from ctypes import *
from private.mkds_python_bindings.pointer import POINTER32, c_void_p32
MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PROCESSOR_ARM9 = 0
MI_PROCESSOR_ARM7 = 1

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_PHI_CLOCK_LOW = 0
MI_PHI_CLOCK_4MHZ = 1
MI_PHI_CLOCK_8MHZ = 2
MI_PHI_CLOCK_16MHZ = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE1_10 = 0
MI_CTRDG_ROMCYCLE1_8 = 1
MI_CTRDG_ROMCYCLE1_6 = 2
MI_CTRDG_ROMCYCLE1_18 = 3

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_ROMCYCLE2_6 = 0
MI_CTRDG_ROMCYCLE2_4 = 1

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_CTRDG_RAMCYCLE_10 = 0
MI_CTRDG_RAMCYCLE_8 = 1
MI_CTRDG_RAMCYCLE_6 = 2
MI_CTRDG_RAMCYCLE_18 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_1_9 = 0
MI_WMWAIT0_1_7 = 1
MI_WMWAIT0_1_5 = 2
MI_WMWAIT0_1_17 = 3

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT0_2_5 = 0
MI_WMWAIT0_2_3 = 1

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_1_9 = 0
MI_WMWAIT1_1_7 = 1
MI_WMWAIT1_1_5 = 2
MI_WMWAIT1_1_17 = 3

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_WMWAIT1_2_9 = 0
MI_WMWAIT1_2_3 = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MI_PHI_CLOCK_CARTRIDGE = 0
MI_PHI_CLOCK_33MHZ = 1

MICartridgeRamCycle = c_int
MIPhiClock = c_int
MIPhiControl = c_int
MIWMWait0_2 = c_int
MIWMWait1_1 = c_int
MIWMWait1_2 = c_int
MIWMWait0_1 = c_int
MICartridgeRomCycle1st = c_int
MICartridgeRomCycle2nd = c_int
MIProcessor = c_int
