# Reading E:/Programas/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do ex3_7_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7/ex3_7.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_7
# 
# Top level modules:
# 	ex3_7
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7/tb_absolutesum.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_absolutesum
# 
# Top level modules:
# 	tb_absolutesum
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_absolutesum
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_absolutesum 
# Loading work.tb_absolutesum
# Loading work.ex3_7
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A=  3, B= -2, C=  4, D= -1 | S= 4
# A= -8, B= -7, C= -6, D= -4 | S= x
# A=  7, B=  5, C=  2, D=  1 | S=15
# A= -5, B=  3, C= -2, D=  6 | S= 2
# A= -2, B= -2, C= -2, D= -2 | S= 8
# Break in Module tb_absolutesum at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7/tb_absolutesum.v line 39
# Simulation Breakpoint: Break in Module tb_absolutesum at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7/tb_absolutesum.v line 39
# MACRO ./ex3_7_run_msim_rtl_verilog.do PAUSED at line 17
