// Seed: 1597044157
module module_0;
  logic [7:0][-1 : 1] id_1;
  id_2();
  assign module_1.id_5 = 0;
endmodule
program module_1 #(
    parameter id_5 = 32'd69
) (
    output tri0 id_0,
    output wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wand _id_5,
    input wor id_6,
    output supply0 id_7,
    output logic id_8,
    input wire id_9[(  -1  ) : id_5],
    output wand id_10,
    output tri0 id_11
);
  always_ff id_8 = 1;
  module_0 modCall_1 ();
endprogram
