INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/designProject2/designProject2.srcs/sim_1/new/tb_top_designProject2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_designProject2
