# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex6_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex6 {H:/VERI/part_2/ex6/divclk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module divclk
# 
# Top level modules:
# 	divclk
# 
vsim work.divclk
# vsim work.divclk 
# Loading work.divclk
add wave clk_in clk_out
add wave k
add wave count
force k 16'h61a8
force clk_in 0 0, 1 10ns -repeat 20ns
run 10ms
