Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sun Mar 12 18:26:23 2017
| Host         : zaid-LIFEBOOK-A555 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hwcosim_top_wrapper_timing_summary_routed.rpt -rpx hwcosim_top_wrapper_timing_summary_routed.rpx
| Design       : hwcosim_top_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/current_state_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/current_state_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/current_state_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/opcode_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/opcode_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/hwcosim_cmd_proc/inst/opcode_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/axi_wready_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0               135096        0.024        0.000                      0               135048        1.100        0.000                       0                 54430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
jtag_clk                              {0.000 16.666}       33.333          30.000          
jtag_clk_gated                        {0.000 16.666}       33.333          30.000          
sys_diff_clock_clk_p                  {0.000 2.500}        5.000           200.000         
  clk_out1_hwcosim_top_sys_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_hwcosim_top_sys_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
jtag_clk                                   30.665        0.000                      0                  564        0.108        0.000                      0                  564       16.266        0.000                       0                   333  
sys_diff_clock_clk_p                                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_hwcosim_top_sys_clk_wiz_0        1.141        0.000                      0               134466        0.024        0.000                      0               134466        9.358        0.000                       0                 54093  
  clkfbout_hwcosim_top_sys_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_hwcosim_top_sys_clk_wiz_0  jtag_clk                                 19.175        0.000                      0                   24                                                                        
jtag_clk                            clk_out1_hwcosim_top_sys_clk_wiz_0       32.643        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_out1_hwcosim_top_sys_clk_wiz_0  clk_out1_hwcosim_top_sys_clk_wiz_0       18.736        0.000                      0                    9        0.274        0.000                      0                    9  
**async_default**                   jtag_clk                            jtag_clk                                 32.113        0.000                      0                    9        0.324        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.665ns  (required time - arrival time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.309ns (13.531%)  route 1.975ns (86.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 37.917 - 33.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.313    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X11Y180        FDCE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.223     5.536 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/Q
                         net (fo=5, routed)           0.479     6.015    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg__0[1]
    SLICE_X11Y180        LUT6 (Prop_lut6_I5_O)        0.043     6.058 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state[1]_i_2/O
                         net (fo=36, routed)          1.012     7.070    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state1__4
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.043     7.113 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1/O
                         net (fo=16, routed)          0.484     7.597    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1_n_0
    SLICE_X4Y182         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.348    37.917    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X4Y182         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[12]/C
                         clock pessimism              0.684    38.601    
                         clock uncertainty           -0.035    38.566    
    SLICE_X4Y182         FDRE (Setup_fdre_C_R)       -0.304    38.262    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 30.665    

Slack (MET) :             30.665ns  (required time - arrival time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.309ns (13.531%)  route 1.975ns (86.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 37.917 - 33.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.313    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X11Y180        FDCE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.223     5.536 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/Q
                         net (fo=5, routed)           0.479     6.015    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg__0[1]
    SLICE_X11Y180        LUT6 (Prop_lut6_I5_O)        0.043     6.058 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state[1]_i_2/O
                         net (fo=36, routed)          1.012     7.070    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state1__4
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.043     7.113 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1/O
                         net (fo=16, routed)          0.484     7.597    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1_n_0
    SLICE_X4Y182         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.348    37.917    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X4Y182         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[20]/C
                         clock pessimism              0.684    38.601    
                         clock uncertainty           -0.035    38.566    
    SLICE_X4Y182         FDRE (Setup_fdre_C_R)       -0.304    38.262    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 30.665    

Slack (MET) :             30.703ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.800ns (72.016%)  route 0.699ns (27.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 37.914 - 33.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.508     5.341    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     7.141 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.699     7.841    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[4]
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.345    37.914    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.684    38.598    
                         clock uncertainty           -0.035    38.563    
    SLICE_X7Y179         FDRE (Setup_fdre_C_D)       -0.019    38.544    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 30.703    

Slack (MET) :             30.742ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.800ns (73.541%)  route 0.648ns (26.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 37.914 - 33.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.508     5.341    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     7.141 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.648     7.789    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[2]
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.345    37.914    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                         clock pessimism              0.684    38.598    
                         clock uncertainty           -0.035    38.563    
    SLICE_X7Y179         FDRE (Setup_fdre_C_D)       -0.031    38.532    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 30.742    

Slack (MET) :             30.759ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.800ns (73.675%)  route 0.643ns (26.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 37.914 - 33.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.508     5.341    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     7.141 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.643     7.785    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[3]
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.345    37.914    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X7Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.684    38.598    
                         clock uncertainty           -0.035    38.563    
    SLICE_X7Y179         FDRE (Setup_fdre_C_D)       -0.019    38.544    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         38.544    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 30.759    

Slack (MET) :             30.763ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.800ns (73.534%)  route 0.648ns (26.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 37.914 - 33.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.508     5.341    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     7.141 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.648     7.789    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[6]
    SLICE_X6Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.345    37.914    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X6Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.684    38.598    
                         clock uncertainty           -0.035    38.563    
    SLICE_X6Y179         FDRE (Setup_fdre_C_D)       -0.010    38.553    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                 30.763    

Slack (MET) :             30.775ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.800ns (73.592%)  route 0.646ns (26.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 37.914 - 33.333 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.508     5.341    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     7.141 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.646     7.787    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[8]
    SLICE_X6Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.345    37.914    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X6Y179         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                         clock pessimism              0.684    38.598    
                         clock uncertainty           -0.035    38.563    
    SLICE_X6Y179         FDRE (Setup_fdre_C_D)        0.000    38.563    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 30.775    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.309ns (14.131%)  route 1.878ns (85.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 37.915 - 33.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.313    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X11Y180        FDCE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.223     5.536 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/Q
                         net (fo=5, routed)           0.479     6.015    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg__0[1]
    SLICE_X11Y180        LUT6 (Prop_lut6_I5_O)        0.043     6.058 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state[1]_i_2/O
                         net (fo=36, routed)          1.012     7.070    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state1__4
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.043     7.113 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1/O
                         net (fo=16, routed)          0.387     7.500    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1_n_0
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.346    37.915    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[0]/C
                         clock pessimism              0.684    38.599    
                         clock uncertainty           -0.035    38.564    
    SLICE_X6Y181         FDRE (Setup_fdre_C_R)       -0.281    38.283    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.309ns (14.131%)  route 1.878ns (85.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 37.915 - 33.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.313    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X11Y180        FDCE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.223     5.536 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/Q
                         net (fo=5, routed)           0.479     6.015    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg__0[1]
    SLICE_X11Y180        LUT6 (Prop_lut6_I5_O)        0.043     6.058 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state[1]_i_2/O
                         net (fo=36, routed)          1.012     7.070    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state1__4
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.043     7.113 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1/O
                         net (fo=16, routed)          0.387     7.500    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1_n_0
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.346    37.915    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[1]/C
                         clock pessimism              0.684    38.599    
                         clock uncertainty           -0.035    38.564    
    SLICE_X6Y181         FDRE (Setup_fdre_C_R)       -0.281    38.283    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.783    

Slack (MET) :             30.783ns  (required time - arrival time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.309ns (14.131%)  route 1.878ns (85.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 37.915 - 33.333 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.479     5.313    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X11Y180        FDCE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDCE (Prop_fdce_C_Q)         0.223     5.536 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg[1]/Q
                         net (fo=5, routed)           0.479     6.015    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_count_reg__0[1]
    SLICE_X11Y180        LUT6 (Prop_lut6_I5_O)        0.043     6.058 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state[1]_i_2/O
                         net (fo=36, routed)          1.012     7.070    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_state1__4
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.043     7.113 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1/O
                         net (fo=16, routed)          0.387     7.500    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[29]_i_1_n_0
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.346    37.915    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X6Y181         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[21]/C
                         clock pessimism              0.684    38.599    
                         clock uncertainty           -0.035    38.564    
    SLICE_X6Y181         FDRE (Setup_fdre_C_R)       -0.281    38.283    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.704     2.721    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X7Y183         FDSE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDSE (Prop_fdse_C_Q)         0.100     2.821 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[26]/Q
                         net (fo=1, routed)           0.083     2.903    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg_n_0_[26]
    SLICE_X6Y183         LUT3 (Prop_lut3_I1_O)        0.032     2.935 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.935    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/p_2_in[25]
    SLICE_X6Y183         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.905     3.277    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/CLK
    SLICE_X6Y183         FDRE                                         r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[25]/C
                         clock pessimism             -0.545     2.732    
    SLICE_X6Y183         FDRE (Hold_fdre_C_D)         0.096     2.828    hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.697     2.714    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y177        FDPE (Prop_fdpe_C_Q)         0.100     2.814 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.869    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X11Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.898     3.270    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.556     2.714    
    SLICE_X11Y177        FDPE (Hold_fdpe_C_D)         0.047     2.761    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.695     2.712    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDCE (Prop_fdce_C_Q)         0.100     2.812 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.867    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.895     3.267    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.555     2.712    
    SLICE_X11Y174        FDCE (Hold_fdce_C_D)         0.047     2.759    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X15Y172        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y172        FDCE (Prop_fdce_C_Q)         0.100     2.813 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     2.868    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X15Y172        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.897     3.269    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X15Y172        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.556     2.713    
    SLICE_X15Y172        FDCE (Hold_fdce_C_D)         0.047     2.760    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.695     2.712    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174        FDCE (Prop_fdce_C_Q)         0.100     2.812 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.867    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.895     3.267    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.555     2.712    
    SLICE_X11Y174        FDCE (Hold_fdce_C_D)         0.047     2.759    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.695     2.712    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y174         FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y174         FDRE (Prop_fdre_C_Q)         0.100     2.812 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.055     2.867    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]_0[8]
    SLICE_X9Y174         FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.895     3.267    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X9Y174         FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.555     2.712    
    SLICE_X9Y174         FDRE (Hold_fdre_C_D)         0.047     2.759    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.100     2.813 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.868    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.897     3.269    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.556     2.713    
    SLICE_X5Y175         FDCE (Hold_fdce_C_D)         0.047     2.760    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X3Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDCE (Prop_fdce_C_Q)         0.100     2.813 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.868    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X3Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.897     3.269    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X3Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.556     2.713    
    SLICE_X3Y174         FDCE (Hold_fdce_C_D)         0.047     2.760    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.697     2.714    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X3Y173         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDCE (Prop_fdce_C_Q)         0.100     2.814 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.869    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X3Y173         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.898     3.270    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X3Y173         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.556     2.714    
    SLICE_X3Y173         FDCE (Hold_fdce_C_D)         0.047     2.761    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.100     2.813 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.868    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.897     3.269    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.556     2.713    
    SLICE_X5Y175         FDCE (Hold_fdce_C_D)         0.047     2.760    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         33.333      31.494     RAMB36_X1Y34   hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         33.333      31.494     RAMB36_X0Y34   hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         33.333      31.925     BUFGCTRL_X0Y0  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X11Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X15Y172  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X8Y175   hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X11Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X12Y175  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X14Y171  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         33.333      32.583     SLICE_X14Y171  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X18Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/byte_complete_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X18Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/byte_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X19Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/deser_byte_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X19Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/deser_byte_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X19Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/deser_byte_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.666      16.266     SLICE_X19Y176  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/deser_byte_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.666      16.266     SLICE_X5Y182   hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_byte_order_reg_reg[1][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.666      16.266     SLICE_X5Y182   hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_byte_order_reg_reg[1][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.666      16.266     SLICE_X5Y182   hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_byte_order_reg_reg[1][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.666      16.266     SLICE_X5Y182   hwcosim_top_i/hwc_jtag_axi_transport_0/inst/tx_byte_order_reg_reg[1][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X11Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X15Y172  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X8Y175   hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X11Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X12Y175  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X12Y175  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X14Y171  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X14Y171  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X14Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.666      16.316     SLICE_X14Y174  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0
  To Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.449ns (2.366%)  route 18.526ns (97.634%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.141     9.752 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[4].sumI[4][24]_i_1/O
                         net (fo=5525, routed)        7.212    16.964    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR_n_677
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.822    19.276    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][0]/C
                         clock pessimism             -0.700    18.576    
                         clock uncertainty           -0.074    18.502    
    SLICE_X197Y46        FDRE (Setup_fdre_C_R)       -0.397    18.105    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][0]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.449ns (2.366%)  route 18.526ns (97.634%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.141     9.752 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[4].sumI[4][24]_i_1/O
                         net (fo=5525, routed)        7.212    16.964    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR_n_677
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.822    19.276    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][1]/C
                         clock pessimism             -0.700    18.576    
                         clock uncertainty           -0.074    18.502    
    SLICE_X197Y46        FDRE (Setup_fdre_C_R)       -0.397    18.105    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][1]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.449ns (2.366%)  route 18.526ns (97.634%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.141     9.752 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[4].sumI[4][24]_i_1/O
                         net (fo=5525, routed)        7.212    16.964    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR_n_677
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.822    19.276    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][2]/C
                         clock pessimism             -0.700    18.576    
                         clock uncertainty           -0.074    18.502    
    SLICE_X197Y46        FDRE (Setup_fdre_C_R)       -0.397    18.105    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][2]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.449ns (2.366%)  route 18.526ns (97.634%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.141     9.752 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[4].sumI[4][24]_i_1/O
                         net (fo=5525, routed)        7.212    16.964    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR_n_677
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.822    19.276    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y46        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][3]/C
                         clock pessimism             -0.700    18.576    
                         clock uncertainty           -0.074    18.502    
    SLICE_X197Y46        FDRE (Setup_fdre_C_R)       -0.397    18.105    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][3]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.978ns  (logic 0.440ns (2.319%)  route 18.538ns (97.681%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.132     9.743 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[219].sumQ[219][24]_i_2/O
                         net (fo=12500, routed)       7.223    16.966    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/sumQ
    SLICE_X197Y52        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y52        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y52        FDRE (Setup_fdre_C_CE)      -0.201    18.131    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]
  -------------------------------------------------------------------
                         required time                         18.131    
                         arrival time                         -16.966    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.440ns (2.319%)  route 18.535ns (97.681%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.132     9.743 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[219].sumQ[219][24]_i_2/O
                         net (fo=12500, routed)       7.220    16.963    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/sumQ
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][16]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y50        FDRE (Setup_fdre_C_CE)      -0.201    18.131    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][16]
  -------------------------------------------------------------------
                         required time                         18.131    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.440ns (2.319%)  route 18.535ns (97.681%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.132     9.743 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[219].sumQ[219][24]_i_2/O
                         net (fo=12500, routed)       7.220    16.963    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/sumQ
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][17]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y50        FDRE (Setup_fdre_C_CE)      -0.201    18.131    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][17]
  -------------------------------------------------------------------
                         required time                         18.131    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.440ns (2.319%)  route 18.535ns (97.681%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.132     9.743 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[219].sumQ[219][24]_i_2/O
                         net (fo=12500, routed)       7.220    16.963    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/sumQ
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][18]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y50        FDRE (Setup_fdre_C_CE)      -0.201    18.131    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][18]
  -------------------------------------------------------------------
                         required time                         18.131    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 0.440ns (2.319%)  route 18.535ns (97.681%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.132     9.743 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[219].sumQ[219][24]_i_2/O
                         net (fo=12500, routed)       7.220    16.963    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/sumQ
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y50        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][19]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y50        FDRE (Setup_fdre_C_CE)      -0.201    18.131    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][19]
  -------------------------------------------------------------------
                         required time                         18.131    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.729ns  (logic 0.449ns (2.397%)  route 18.280ns (97.603%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 19.106 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.011ns
    Clock Pessimism Removal (CPR):    -0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.132    -3.352    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.259 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.248    -2.011    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/clk_35_net
    SLICE_X78Y157        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y157        FDRE (Prop_fdre_C_Q)         0.259    -1.752 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]__0/Q
                         net (fo=441, routed)         5.617     3.865    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/p_9_out[0]
    SLICE_X208Y95        LUT2 (Prop_lut2_I0_O)        0.049     3.914 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/ResultQ[222][24]_i_1/O
                         net (fo=12506, routed)       5.697     9.611    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/strbenegedge
    SLICE_X73Y171        LUT3 (Prop_lut3_I2_O)        0.141     9.752 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/Adders[4].sumI[4][24]_i_1/O
                         net (fo=5525, routed)        6.966    16.718    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR_n_677
    SLICE_X197Y52        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.119    17.371    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    17.454 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.652    19.106    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y52        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]/C
                         clock pessimism             -0.700    18.406    
                         clock uncertainty           -0.074    18.332    
    SLICE_X197Y52        FDRE (Setup_fdre_C_R)       -0.397    17.935    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[209].sumQ_reg[209][24]
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[91].sumI_reg[91][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[91][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.494%)  route 0.111ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.783    -0.281    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X33Y99         FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[91].sumI_reg[91][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.181 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[91].sumI_reg[91][24]/Q
                         net (fo=2, routed)           0.111    -0.070    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[91].sumI_reg[91]__0[24]
    SLICE_X33Y100        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[91][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.955    -0.342    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X33Y100        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[91][24]/C
                         clock pessimism              0.205    -0.137    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.043    -0.094    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[91][24]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].cmltve_phse_frac1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.195ns (51.205%)  route 0.186ns (48.795%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.733    -0.331    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X196Y100       FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].cmltve_phse_frac1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y100       FDRE (Prop_fdre_C_Q)         0.118    -0.213 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].cmltve_phse_frac1_reg[7]/Q
                         net (fo=9, routed)           0.186    -0.027    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].cmltve_phse_frac1_reg[7]
    SLICE_X197Y99        LUT1 (Prop_lut1_I0_O)        0.028     0.001 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.001    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt[7]_i_2_n_0
    SLICE_X197Y99        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.050 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.050    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]_i_1_n_4
    SLICE_X197Y99        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.028    -0.269    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X197Y99        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]/C
                         clock pessimism              0.205    -0.064    
    SLICE_X197Y99        FDRE (Hold_fdre_C_D)         0.070     0.006    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[26].phase_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.388%)  route 0.181ns (58.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.698    -0.366    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X111Y7         FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDRE (Prop_fdre_C_Q)         0.100    -0.266 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_reg[6]/Q
                         net (fo=7, routed)           0.181    -0.085    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/wr_G1_17937_in[5]
    SLICE_X109Y7         LUT5 (Prop_lut5_I4_O)        0.028    -0.057 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter[4]_i_1_n_0
    SLICE_X109Y7         FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.958    -0.339    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X109Y7         FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter_reg[4]/C
                         clock pessimism              0.165    -0.174    
    SLICE_X109Y7         FDRE (Hold_fdre_C_D)         0.060    -0.114    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[78].rg_G1_nextiter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.018%)  route 0.212ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.438ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.696    -0.429    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y174        FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y174        FDRE (Prop_fdre_C_Q)         0.100    -0.329 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.212    -0.117    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]
    RAMB36_X1Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.929    -0.438    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y34         RAMB36E1                                     r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.073    -0.364    
    RAMB36_X1Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.181    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.459%)  route 0.254ns (63.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.810    -0.254    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X208Y53        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y53        FDRE (Prop_fdre_C_Q)         0.118    -0.136 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_reg[5]/Q
                         net (fo=15, routed)          0.254     0.119    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/p_1_in1379_in
    SLICE_X210Y49        LUT5 (Prop_lut5_I4_O)        0.028     0.147 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.147    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter[3]_i_1_n_0
    SLICE_X210Y49        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.127    -0.170    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X210Y49        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter_reg[3]/C
                         clock pessimism              0.185     0.015    
    SLICE_X210Y49        FDRE (Hold_fdre_C_D)         0.061     0.076    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[234].rg_G2_nextiter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].phase_nxt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].cmltve_phse_frac1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.201ns (49.067%)  route 0.209ns (50.933%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.735    -0.329    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X200Y101       FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].phase_nxt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y101       FDRE (Prop_fdre_C_Q)         0.118    -0.211 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].phase_nxt_reg[13]/Q
                         net (fo=2, routed)           0.209    -0.002    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[21].phase_nxt_reg[31][13]
    SLICE_X203Y98        LUT3 (Prop_lut3_I2_O)        0.028     0.026 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[21].cmltve_phse_frac1[13]_i_7/O
                         net (fo=1, routed)           0.000     0.026    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[21].cmltve_phse_frac1[13]_i_7_n_0
    SLICE_X203Y98        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.081 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[21].cmltve_phse_frac1_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.081    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR_n_21427
    SLICE_X203Y98        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].cmltve_phse_frac1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       1.030    -0.267    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X203Y98        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].cmltve_phse_frac1_reg[13]/C
                         clock pessimism              0.205    -0.062    
    SLICE_X203Y98        FDRE (Hold_fdre_C_D)         0.071     0.009    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[21].cmltve_phse_frac1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.193ns (44.490%)  route 0.241ns (55.510%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.682    -0.382    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X24Y151        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.264 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[26]/Q
                         net (fo=6, routed)           0.241    -0.023    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[26]
    SLICE_X26Y146        LUT1 (Prop_lut1_I0_O)        0.028     0.005 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt[27]_i_3/O
                         net (fo=1, routed)           0.000     0.005    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt[27]_i_3_n_0
    SLICE_X26Y146        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.052 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.000     0.052    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[27]_i_1_n_5
    SLICE_X26Y146        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.955    -0.342    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X26Y146        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[26]/C
                         clock pessimism              0.225    -0.117    
    SLICE_X26Y146        FDRE (Hold_fdre_C_D)         0.090    -0.027    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].phase_nxt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].cmltve_phse_frac1_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.195ns (66.360%)  route 0.099ns (33.640%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.735    -0.329    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X20Y149        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].phase_nxt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.211 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].phase_nxt_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.112    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[45].phase_nxt_reg[31][26]
    SLICE_X21Y151        LUT3 (Prop_lut3_I1_O)        0.028    -0.084 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[45].cmltve_phse_frac1[25]_i_6/O
                         net (fo=1, routed)           0.000    -0.084    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[45].cmltve_phse_frac1[25]_i_6_n_0
    SLICE_X21Y151        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.035 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/Adders[45].cmltve_phse_frac1_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR_n_23980
    SLICE_X21Y151        FDSE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].cmltve_phse_frac1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.886    -0.411    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X21Y151        FDSE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].cmltve_phse_frac1_reg[26]/C
                         clock pessimism              0.225    -0.186    
    SLICE_X21Y151        FDSE (Hold_fdse_C_D)         0.071    -0.115    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[45].cmltve_phse_frac1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[124].sumI_reg[124][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[124][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.911%)  route 0.286ns (74.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.596    -0.468    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X107Y107       FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[124].sumI_reg[124][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[124].sumI_reg[124][17]/Q
                         net (fo=3, routed)           0.286    -0.082    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[124].sumI_reg[124]__0[17]
    SLICE_X107Y99        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[124][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.890    -0.407    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X107Y99        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[124][17]/C
                         clock pessimism              0.205    -0.202    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.040    -0.162    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/ResultI_reg[124][17]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.068%)  route 0.245ns (55.932%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.035    -1.090    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.064 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.682    -0.382    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X24Y150        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.264 f  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[22]/Q
                         net (fo=10, routed)          0.245    -0.019    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].cmltve_phse_frac1_reg[22]
    SLICE_X26Y145        LUT1 (Prop_lut1_I0_O)        0.028     0.009 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt[23]_i_3/O
                         net (fo=1, routed)           0.000     0.009    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt[23]_i_3_n_0
    SLICE_X26Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.056 r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.000     0.056    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[23]_i_1_n_5
    SLICE_X26Y145        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.039    -1.327    hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/clk
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.297 r  hwcosim_top_i/sum_1_0/inst/sum_1_axi_lite_interface/xhwcmmcc/xhwcbufgmux_inst/O
                         net (fo=53451, routed)       0.955    -0.342    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/clk_35_net
    SLICE_X26Y145        FDRE                                         r  hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[22]/C
                         clock pessimism              0.225    -0.117    
    SLICE_X26Y145        FDRE (Hold_fdre_C_D)         0.090    -0.027    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/Adders[111].phase_nxt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hwcosim_top_sys_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X8Y31     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X8Y31     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X7Y27     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X7Y27     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X7Y28     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X7Y28     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y36     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram5/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X4Y36     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram5/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         20.000      17.975     RAMB36_X9Y37     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         20.000      17.975     RAMB36_X9Y37     hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X78Y157    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X74Y169    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y186   hwcosim_top_i/reset_gen/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X78Y157    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y186   hwcosim_top_i/reset_gen/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X74Y169    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y186   hwcosim_top_i/reset_gen/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y186   hwcosim_top_i/reset_gen/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X78Y157    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X78Y157    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X74Y169    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X74Y169    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X96Y176    hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hwcosim_top_sys_clk_wiz_0
  To Clock:  clkfbout_hwcosim_top_sys_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hwcosim_top_sys_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   hwcosim_top_i/sys_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack       19.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.175ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.766ns  (logic 0.236ns (30.809%)  route 0.530ns (69.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y170                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X12Y170        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.530     0.766    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X12Y175        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y175        FDCE (Setup_fdce_C_D)       -0.059    19.941    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 19.175    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.819ns  (logic 0.223ns (27.221%)  route 0.596ns (72.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y172                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X16Y172        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.596     0.819    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y175        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y175        FDCE (Setup_fdce_C_D)        0.026    20.026    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.026    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 19.207    

Slack (MET) :             19.280ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.660ns  (logic 0.204ns (30.914%)  route 0.456ns (69.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X17Y172        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.456     0.660    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X14Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y174        FDCE (Setup_fdce_C_D)       -0.060    19.940    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                 19.280    

Slack (MET) :             19.298ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.181%)  route 0.470ns (67.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X5Y170         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.693    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)       -0.009    19.991    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 19.298    

Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.698ns  (logic 0.259ns (37.123%)  route 0.439ns (62.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X2Y173         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.439     0.698    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X2Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y174         FDCE (Setup_fdce_C_D)        0.026    20.026    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         20.026    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             19.334ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.684ns  (logic 0.223ns (32.626%)  route 0.461ns (67.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X4Y170         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.461     0.684    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X2Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y174         FDCE (Setup_fdce_C_D)        0.018    20.018    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         20.018    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 19.334    

Slack (MET) :             19.335ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.804%)  route 0.437ns (66.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y173                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X15Y173        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.437     0.660    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X15Y172        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X15Y172        FDCE (Setup_fdce_C_D)       -0.005    19.995    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                 19.335    

Slack (MET) :             19.348ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.249%)  route 0.384ns (59.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y170                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X12Y170        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.384     0.643    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y174        FDCE (Setup_fdce_C_D)       -0.009    19.991    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 19.348    

Slack (MET) :             19.349ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.433%)  route 0.388ns (65.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.388     0.592    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X14Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y174        FDCE (Setup_fdce_C_D)       -0.059    19.941    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                 19.349    

Slack (MET) :             19.350ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.844%)  route 0.417ns (65.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X5Y170         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.417     0.640    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y175         FDCE (Setup_fdce_C_D)       -0.010    19.990    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                 19.350    





---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.643ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.683ns  (logic 0.223ns (32.653%)  route 0.460ns (67.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.460     0.683    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X16Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X16Y174        FDCE (Setup_fdce_C_D)       -0.007    33.326    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.326    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 32.643    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.676ns  (logic 0.223ns (33.009%)  route 0.453ns (66.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X3Y174         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.453     0.676    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X4Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)       -0.007    33.326    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.326    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.657ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.671ns  (logic 0.223ns (33.254%)  route 0.448ns (66.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X5Y175         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.448     0.671    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X5Y174         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X5Y174         FDCE (Setup_fdce_C_D)       -0.005    33.328    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         33.328    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                 32.657    

Slack (MET) :             32.688ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.584ns  (logic 0.204ns (34.903%)  route 0.380ns (65.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X3Y173         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.380     0.584    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X2Y173         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X2Y173         FDCE (Setup_fdce_C_D)       -0.061    33.272    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.272    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 32.688    

Slack (MET) :             32.705ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.337%)  route 0.426ns (65.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y174                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X11Y174        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.426     0.649    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X12Y170        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X12Y170        FDCE (Setup_fdce_C_D)        0.021    33.354    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.354    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 32.705    

Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.615ns  (logic 0.223ns (36.253%)  route 0.392ns (63.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X16Y171        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.392     0.615    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y173        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X16Y173        FDCE (Setup_fdce_C_D)       -0.009    33.324    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.324    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.710ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.354%)  route 0.296ns (55.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X2Y175         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.296     0.532    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X1Y175         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X1Y175         FDCE (Setup_fdce_C_D)       -0.091    33.242    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.242    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 32.710    

Slack (MET) :             32.728ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.477%)  route 0.372ns (62.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173                                      0.000     0.000 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X3Y173         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.595    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y173         FDCE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X4Y173         FDCE (Setup_fdce_C_D)       -0.010    33.323    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.323    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 32.728    

Slack (MET) :             32.728ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.313%)  route 0.375ns (62.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X16Y171        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.375     0.598    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X17Y172        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X17Y172        FDCE (Setup_fdce_C_D)       -0.007    33.326    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.326    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                 32.728    

Slack (MET) :             32.755ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_hwcosim_top_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.568ns  (logic 0.259ns (45.637%)  route 0.309ns (54.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y174                                     0.000     0.000 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X14Y174        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.309     0.568    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X16Y174        FDCE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X16Y174        FDCE (Setup_fdce_C_D)       -0.010    33.323    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.323    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                 32.755    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0
  To Clock:  clk_out1_hwcosim_top_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.736ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.395%)  route 0.660ns (68.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.475    -2.009    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X14Y176        FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.750 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356    -1.395    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X14Y176        LUT2 (Prop_lut2_I1_O)        0.043    -1.352 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.304    -1.047    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.339    18.591    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.650    17.941    
                         clock uncertainty           -0.074    17.867    
    SLICE_X16Y175        FDPE (Recov_fdpe_C_PRE)     -0.178    17.689    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                 18.736    

Slack (MET) :             18.736ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.395%)  route 0.660ns (68.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.475    -2.009    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X14Y176        FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.750 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356    -1.395    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X14Y176        LUT2 (Prop_lut2_I1_O)        0.043    -1.352 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.304    -1.047    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.339    18.591    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.650    17.941    
                         clock uncertainty           -0.074    17.867    
    SLICE_X16Y175        FDPE (Recov_fdpe_C_PRE)     -0.178    17.689    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                 18.736    

Slack (MET) :             18.736ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.302ns (31.395%)  route 0.660ns (68.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.475    -2.009    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X14Y176        FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDRE (Prop_fdre_C_Q)         0.259    -1.750 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356    -1.395    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X14Y176        LUT2 (Prop_lut2_I1_O)        0.043    -1.352 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.304    -1.047    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.339    18.591    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.650    17.941    
                         clock uncertainty           -0.074    17.867    
    SLICE_X16Y175        FDPE (Recov_fdpe_C_PRE)     -0.178    17.689    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                 18.736    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.302ns (33.512%)  route 0.599ns (66.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.479    -2.005    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDPE (Prop_fdpe_C_Q)         0.259    -1.746 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.298    -1.448    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X6Y177         LUT2 (Prop_lut2_I0_O)        0.043    -1.405 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.301    -1.104    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y176         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.344    18.596    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X5Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.650    17.946    
                         clock uncertainty           -0.074    17.872    
    SLICE_X5Y176         FDPE (Recov_fdpe_C_PRE)     -0.178    17.694    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.694    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.302ns (33.512%)  route 0.599ns (66.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.005ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.479    -2.005    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDPE (Prop_fdpe_C_Q)         0.259    -1.746 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.298    -1.448    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X6Y177         LUT2 (Prop_lut2_I0_O)        0.043    -1.405 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.301    -1.104    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y176         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.344    18.596    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X5Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.650    17.946    
                         clock uncertainty           -0.074    17.872    
    SLICE_X5Y176         FDPE (Recov_fdpe_C_PRE)     -0.178    17.694    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.694    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.236ns (36.320%)  route 0.414ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.008ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.476    -2.008    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y175         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDPE (Prop_fdpe_C_Q)         0.236    -1.772 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.414    -1.358    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y172         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.344    18.596    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y172         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.650    17.946    
                         clock uncertainty           -0.074    17.872    
    SLICE_X6Y172         FDPE (Recov_fdpe_C_PRE)     -0.267    17.605    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.605    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                 18.964    

Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.236ns (36.320%)  route 0.414ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.008ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.476    -2.008    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y175         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDPE (Prop_fdpe_C_Q)         0.236    -1.772 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.414    -1.358    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y172         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.344    18.596    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y172         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.650    17.946    
                         clock uncertainty           -0.074    17.872    
    SLICE_X6Y172         FDPE (Recov_fdpe_C_PRE)     -0.267    17.605    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         17.605    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                 18.964    

Slack (MET) :             19.115ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.576%)  route 0.299ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 18.593 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.009ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.475    -2.009    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X9Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDPE (Prop_fdpe_C_Q)         0.204    -1.805 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.299    -1.506    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.341    18.593    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.650    17.943    
                         clock uncertainty           -0.074    17.869    
    SLICE_X13Y176        FDPE (Recov_fdpe_C_PRE)     -0.261    17.608    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                 19.115    

Slack (MET) :             19.194ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@20.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.236ns (52.960%)  route 0.210ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.007ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.477    -2.007    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDPE (Prop_fdpe_C_Q)         0.236    -1.771 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.210    -1.562    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y177         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E19                                               0.000    20.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    20.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    17.252 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         1.344    18.596    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.623    17.973    
                         clock uncertainty           -0.074    17.899    
    SLICE_X6Y177         FDPE (Recov_fdpe_C_PRE)     -0.267    17.632    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         17.632    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                 19.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.699    -0.426    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y176         FDPE (Prop_fdpe_C_Q)         0.107    -0.319 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092    -0.227    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y177         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.901    -0.465    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.052    -0.413    
    SLICE_X6Y177         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.501    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.606%)  route 0.139ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.698    -0.427    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X9Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDPE (Prop_fdpe_C_Q)         0.091    -0.336 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.139    -0.197    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.897    -0.469    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.073    -0.396    
    SLICE_X13Y176        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.506    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.209%)  route 0.206ns (65.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.698    -0.427    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y175         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDPE (Prop_fdpe_C_Q)         0.107    -0.320 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.206    -0.114    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y172         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.901    -0.465    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y172         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.073    -0.392    
    SLICE_X6Y172         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.480    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.209%)  route 0.206ns (65.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.698    -0.427    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X6Y175         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDPE (Prop_fdpe_C_Q)         0.107    -0.320 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.206    -0.114    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y172         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.901    -0.465    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y172         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.073    -0.392    
    SLICE_X6Y172         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.480    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.756%)  route 0.263ns (67.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.700    -0.425    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X7Y177         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.122    -0.203    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y177         LUT2 (Prop_lut2_I1_O)        0.028    -0.175 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.141    -0.034    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y176         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.900    -0.466    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X5Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.073    -0.393    
    SLICE_X5Y176         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.465    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.756%)  route 0.263ns (67.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.700    -0.425    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X7Y177         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.100    -0.325 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.122    -0.203    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y177         LUT2 (Prop_lut2_I1_O)        0.028    -0.175 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.141    -0.034    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y176         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.900    -0.466    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X5Y176         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.073    -0.393    
    SLICE_X5Y176         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.465    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.642%)  route 0.319ns (71.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.697    -0.428    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y176        FDPE (Prop_fdpe_C_Q)         0.100    -0.328 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175    -0.152    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X14Y176        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     0.019    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.895    -0.471    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.073    -0.398    
    SLICE_X16Y175        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.470    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.642%)  route 0.319ns (71.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.697    -0.428    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y176        FDPE (Prop_fdpe_C_Q)         0.100    -0.328 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175    -0.152    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X14Y176        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     0.019    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.895    -0.471    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.073    -0.398    
    SLICE_X16Y175        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.470    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_hwcosim_top_sys_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns - clk_out1_hwcosim_top_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.642%)  route 0.319ns (71.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.697    -0.428    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y176        FDPE (Prop_fdpe_C_Q)         0.100    -0.328 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.175    -0.152    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X14Y176        LUT2 (Prop_lut2_I0_O)        0.028    -0.124 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     0.019    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X16Y175        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hwcosim_top_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  hwcosim_top_i/sys_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    hwcosim_top_i/sys_clk_wiz/inst/clk_in1_hwcosim_top_sys_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  hwcosim_top_i/sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    hwcosim_top_i/sys_clk_wiz/inst/clk_out1_hwcosim_top_sys_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  hwcosim_top_i/sys_clk_wiz/inst/clkout1_buf/O
                         net (fo=640, routed)         0.895    -0.471    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X16Y175        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.073    -0.398    
    SLICE_X16Y175        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.470    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.266ns (27.988%)  route 0.684ns (72.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 37.916 - 33.333 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.480     5.314    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X0Y180         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223     5.537 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.351     5.888    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X0Y180         LUT2 (Prop_lut2_I1_O)        0.043     5.931 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.334     6.264    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X2Y180         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.347    37.916    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X2Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.684    38.600    
                         clock uncertainty           -0.035    38.565    
    SLICE_X2Y180         FDPE (Recov_fdpe_C_PRE)     -0.187    38.378    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.178ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.266ns (29.034%)  route 0.650ns (70.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.912 - 33.333 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.480     5.314    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X0Y180         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223     5.537 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.351     5.888    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X0Y180         LUT2 (Prop_lut2_I1_O)        0.043     5.931 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.299     6.230    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X1Y178         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.343    37.912    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.710    38.622    
                         clock uncertainty           -0.035    38.587    
    SLICE_X1Y178         FDPE (Recov_fdpe_C_PRE)     -0.178    38.409    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 32.178    

Slack (MET) :             32.178ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.266ns (29.034%)  route 0.650ns (70.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 37.912 - 33.333 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.480     5.314    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X0Y180         FDRE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223     5.537 r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.351     5.888    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X0Y180         LUT2 (Prop_lut2_I1_O)        0.043     5.931 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.299     6.230    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X1Y178         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.343    37.912    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.710    38.622    
                         clock uncertainty           -0.035    38.587    
    SLICE_X1Y178         FDPE (Recov_fdpe_C_PRE)     -0.178    38.409    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 32.178    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.266ns (34.926%)  route 0.496ns (65.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.910 - 33.333 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.475     5.309    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X9Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDPE (Prop_fdpe_C_Q)         0.223     5.532 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     5.819    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X9Y177         LUT2 (Prop_lut2_I0_O)        0.043     5.862 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     6.070    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X10Y177        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.341    37.910    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.710    38.620    
                         clock uncertainty           -0.035    38.585    
    SLICE_X10Y177        FDPE (Recov_fdpe_C_PRE)     -0.187    38.398    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.266ns (34.926%)  route 0.496ns (65.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.910 - 33.333 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.475     5.309    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X9Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDPE (Prop_fdpe_C_Q)         0.223     5.532 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     5.819    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X9Y177         LUT2 (Prop_lut2_I0_O)        0.043     5.862 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     6.070    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X10Y177        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.341    37.910    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.710    38.620    
                         clock uncertainty           -0.035    38.585    
    SLICE_X10Y177        FDPE (Recov_fdpe_C_PRE)     -0.187    38.398    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.343ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.236ns (36.279%)  route 0.415ns (63.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 37.915 - 33.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.478     5.312    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X6Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDPE (Prop_fdpe_C_Q)         0.236     5.548 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.415     5.962    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y180         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.346    37.915    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.684    38.599    
                         clock uncertainty           -0.035    38.564    
    SLICE_X1Y180         FDPE (Recov_fdpe_C_PRE)     -0.258    38.306    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 32.343    

Slack (MET) :             32.437ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 37.909 - 33.333 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.473     5.307    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDPE (Prop_fdpe_C_Q)         0.236     5.543 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.345     5.888    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.340    37.909    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X11Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.710    38.619    
                         clock uncertainty           -0.035    38.584    
    SLICE_X11Y176        FDPE (Recov_fdpe_C_PRE)     -0.258    38.326    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 32.437    

Slack (MET) :             32.437ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.591%)  route 0.345ns (59.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 37.909 - 33.333 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.473     5.307    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDPE (Prop_fdpe_C_Q)         0.236     5.543 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.345     5.888    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.340    37.909    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X11Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.710    38.619    
                         clock uncertainty           -0.035    38.584    
    SLICE_X11Y176        FDPE (Recov_fdpe_C_PRE)     -0.258    38.326    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 32.437    

Slack (MET) :             32.510ns  (required time - arrival time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (jtag_clk rise@33.333ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.391%)  route 0.301ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 37.910 - 33.333 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.741     3.741    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.834 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.475     5.309    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y177        FDPE (Prop_fdpe_C_Q)         0.204     5.513 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.301     5.814    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y177         FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           3.153    36.486    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.569 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         1.341    37.910    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X9Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.710    38.620    
                         clock uncertainty           -0.035    38.585    
    SLICE_X9Y177         FDPE (Recov_fdpe_C_PRE)     -0.261    38.324    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 32.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.253%)  route 0.135ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.697     2.714    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y177        FDPE (Prop_fdpe_C_Q)         0.091     2.805 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.135     2.940    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y177         FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.898     3.270    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X9Y177         FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.544     2.726    
    SLICE_X9Y177         FDPE (Remov_fdpe_C_PRE)     -0.110     2.616    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDPE (Prop_fdpe_C_Q)         0.107     2.820 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     2.973    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.896     3.268    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X11Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.544     2.724    
    SLICE_X11Y176        FDPE (Remov_fdpe_C_PRE)     -0.108     2.616    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.696     2.713    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y176        FDPE (Prop_fdpe_C_Q)         0.107     2.820 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     2.973    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y176        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.896     3.268    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X11Y176        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.544     2.724    
    SLICE_X11Y176        FDPE (Remov_fdpe_C_PRE)     -0.108     2.616    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.271%)  route 0.206ns (61.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.697     2.714    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X8Y177         FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.100     2.814 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.117     2.931    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.028     2.959 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.090     3.048    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X10Y177        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.898     3.270    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.544     2.726    
    SLICE_X10Y177        FDPE (Remov_fdpe_C_PRE)     -0.052     2.674    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.271%)  route 0.206ns (61.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.697     2.714    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X8Y177         FDRE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.100     2.814 r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.117     2.931    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.028     2.959 f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.090     3.048    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X10Y177        FDPE                                         f  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.898     3.270    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X10Y177        FDPE                                         r  hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.544     2.726    
    SLICE_X10Y177        FDPE (Remov_fdpe_C_PRE)     -0.052     2.674    hwcosim_top_i/axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.107ns (35.253%)  route 0.197ns (64.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.699     2.716    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X6Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDPE (Prop_fdpe_C_Q)         0.107     2.823 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.197     3.019    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y180         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.903     3.275    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.523     2.752    
    SLICE_X1Y180         FDPE (Remov_fdpe_C_PRE)     -0.108     2.644    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.104%)  route 0.259ns (66.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.702     2.719    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDPE (Prop_fdpe_C_Q)         0.100     2.819 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.103     2.922    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X0Y180         LUT2 (Prop_lut2_I0_O)        0.028     2.950 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.156     3.106    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X2Y180         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.903     3.275    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X2Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.523     2.752    
    SLICE_X2Y180         FDPE (Remov_fdpe_C_PRE)     -0.052     2.700    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.554%)  route 0.242ns (65.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.702     2.719    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDPE (Prop_fdpe_C_Q)         0.100     2.819 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.103     2.922    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X0Y180         LUT2 (Prop_lut2_I0_O)        0.028     2.950 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.139     3.089    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X1Y178         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.901     3.273    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.544     2.729    
    SLICE_X1Y178         FDPE (Remov_fdpe_C_PRE)     -0.072     2.657    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock jtag_clk  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.554%)  route 0.242ns (65.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           1.991     1.991    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.017 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.702     2.719    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y180         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDPE (Prop_fdpe_C_Q)         0.100     2.819 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.103     2.922    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X0Y180         LUT2 (Prop_lut2_I0_O)        0.028     2.950 f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.139     3.089    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X1Y178         FDPE                                         f  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  hwcosim_top_i/hwc_jtag_axi_transport_0/inst/BSCANE2_inst/TCK
                         net (fo=1, routed)           2.342     2.342    hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.372 r  hwcosim_top_i/hwc_jtag_axi_transport_0/jtag_clk_BUFG_inst/O
                         net (fo=332, routed)         0.901     3.273    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X1Y178         FDPE                                         r  hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.544     2.729    
    SLICE_X1Y178         FDPE (Remov_fdpe_C_PRE)     -0.072     2.657    hwcosim_top_i/axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.432    





