
018_Timer_Int_Trig_In.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015cc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080016d8  080016d8  000026d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016fc  080016fc  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080016fc  080016fc  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016fc  080016fc  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016fc  080016fc  000026fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001700  08001700  00002700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001704  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08001710  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08001710  000030c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d32  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000126c  00000000  00000000  00009d67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0000afd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d2  00000000  00000000  0000b8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000163e2  00000000  00000000  0000bf7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f65  00000000  00000000  0002235c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083dc0  00000000  00000000  0002b2c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af081  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002470  00000000  00000000  000af0c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000b1534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080016c0 	.word	0x080016c0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080016c0 	.word	0x080016c0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f9da 	bl	8000508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f822 	bl	800019c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f900 	bl	800035c <MX_GPIO_Init>
  MX_TIM1_Init();
 800015c:	f000 f85e 	bl	800021c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000160:	f000 f8ae 	bl	80002c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000164:	4809      	ldr	r0, [pc, #36]	@ (800018c <main+0x40>)
 8000166:	f000 ff43 	bl	8000ff0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 800016a:	4809      	ldr	r0, [pc, #36]	@ (8000190 <main+0x44>)
 800016c:	f000 ff40 	bl	8000ff0 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  count_tim1 = __HAL_TIM_GET_COUNTER(&htim1);
 8000170:	4b06      	ldr	r3, [pc, #24]	@ (800018c <main+0x40>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000176:	b29a      	uxth	r2, r3
 8000178:	4b06      	ldr	r3, [pc, #24]	@ (8000194 <main+0x48>)
 800017a:	801a      	strh	r2, [r3, #0]
	  count_tim2 = __HAL_TIM_GET_COUNTER(&htim2);
 800017c:	4b04      	ldr	r3, [pc, #16]	@ (8000190 <main+0x44>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000182:	b29a      	uxth	r2, r3
 8000184:	4b04      	ldr	r3, [pc, #16]	@ (8000198 <main+0x4c>)
 8000186:	801a      	strh	r2, [r3, #0]
	  count_tim1 = __HAL_TIM_GET_COUNTER(&htim1);
 8000188:	bf00      	nop
 800018a:	e7f1      	b.n	8000170 <main+0x24>
 800018c:	20000028 	.word	0x20000028
 8000190:	20000070 	.word	0x20000070
 8000194:	200000b8 	.word	0x200000b8
 8000198:	200000ba 	.word	0x200000ba

0800019c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b090      	sub	sp, #64	@ 0x40
 80001a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001a2:	f107 0318 	add.w	r3, r7, #24
 80001a6:	2228      	movs	r2, #40	@ 0x28
 80001a8:	2100      	movs	r1, #0
 80001aa:	4618      	mov	r0, r3
 80001ac:	f001 fa5c 	bl	8001668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b0:	1d3b      	adds	r3, r7, #4
 80001b2:	2200      	movs	r2, #0
 80001b4:	601a      	str	r2, [r3, #0]
 80001b6:	605a      	str	r2, [r3, #4]
 80001b8:	609a      	str	r2, [r3, #8]
 80001ba:	60da      	str	r2, [r3, #12]
 80001bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001be:	2302      	movs	r3, #2
 80001c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c2:	2301      	movs	r3, #1
 80001c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001c6:	2310      	movs	r3, #16
 80001c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ca:	2302      	movs	r3, #2
 80001cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001ce:	2300      	movs	r3, #0
 80001d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80001d2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80001d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d8:	f107 0318 	add.w	r3, r7, #24
 80001dc:	4618      	mov	r0, r3
 80001de:	f000 fad9 	bl	8000794 <HAL_RCC_OscConfig>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d001      	beq.n	80001ec <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001e8:	f000 f8ce 	bl	8000388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ec:	230f      	movs	r3, #15
 80001ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f0:	2302      	movs	r3, #2
 80001f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f4:	2300      	movs	r3, #0
 80001f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f8:	2300      	movs	r3, #0
 80001fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fc:	2300      	movs	r3, #0
 80001fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000200:	1d3b      	adds	r3, r7, #4
 8000202:	2100      	movs	r1, #0
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fd47 	bl	8000c98 <HAL_RCC_ClockConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000210:	f000 f8ba 	bl	8000388 <Error_Handler>
  }
}
 8000214:	bf00      	nop
 8000216:	3740      	adds	r7, #64	@ 0x40
 8000218:	46bd      	mov	sp, r7
 800021a:	bd80      	pop	{r7, pc}

0800021c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000222:	f107 0308 	add.w	r3, r7, #8
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000230:	463b      	mov	r3, r7
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000238:	4b1f      	ldr	r3, [pc, #124]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 800023a:	4a20      	ldr	r2, [pc, #128]	@ (80002bc <MX_TIM1_Init+0xa0>)
 800023c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15999;
 800023e:	4b1e      	ldr	r3, [pc, #120]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000240:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000244:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000246:	4b1c      	ldr	r3, [pc, #112]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000248:	2200      	movs	r2, #0
 800024a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800024c:	4b1a      	ldr	r3, [pc, #104]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 800024e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000252:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000254:	4b18      	ldr	r3, [pc, #96]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800025a:	4b17      	ldr	r3, [pc, #92]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 800025c:	2200      	movs	r2, #0
 800025e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000260:	4b15      	ldr	r3, [pc, #84]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000262:	2200      	movs	r2, #0
 8000264:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000266:	4814      	ldr	r0, [pc, #80]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000268:	f000 fe72 	bl	8000f50 <HAL_TIM_Base_Init>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000272:	f000 f889 	bl	8000388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000276:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800027a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800027c:	f107 0308 	add.w	r3, r7, #8
 8000280:	4619      	mov	r1, r3
 8000282:	480d      	ldr	r0, [pc, #52]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 8000284:	f000 fefe 	bl	8001084 <HAL_TIM_ConfigClockSource>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d001      	beq.n	8000292 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800028e:	f000 f87b 	bl	8000388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000292:	2320      	movs	r3, #32
 8000294:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000296:	2380      	movs	r3, #128	@ 0x80
 8000298:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800029a:	463b      	mov	r3, r7
 800029c:	4619      	mov	r1, r3
 800029e:	4806      	ldr	r0, [pc, #24]	@ (80002b8 <MX_TIM1_Init+0x9c>)
 80002a0:	f001 f984 	bl	80015ac <HAL_TIMEx_MasterConfigSynchronization>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80002aa:	f000 f86d 	bl	8000388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80002ae:	bf00      	nop
 80002b0:	3718      	adds	r7, #24
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000028 	.word	0x20000028
 80002bc:	40012c00 	.word	0x40012c00

080002c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b088      	sub	sp, #32
 80002c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80002c6:	f107 030c 	add.w	r3, r7, #12
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
 80002d4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2200      	movs	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
 80002dc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002de:	4b1e      	ldr	r3, [pc, #120]	@ (8000358 <MX_TIM2_Init+0x98>)
 80002e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80002e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000358 <MX_TIM2_Init+0x98>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000358 <MX_TIM2_Init+0x98>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80002f2:	4b19      	ldr	r3, [pc, #100]	@ (8000358 <MX_TIM2_Init+0x98>)
 80002f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80002f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002fa:	4b17      	ldr	r3, [pc, #92]	@ (8000358 <MX_TIM2_Init+0x98>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000300:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <MX_TIM2_Init+0x98>)
 8000302:	2200      	movs	r2, #0
 8000304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000306:	4814      	ldr	r0, [pc, #80]	@ (8000358 <MX_TIM2_Init+0x98>)
 8000308:	f000 fe22 	bl	8000f50 <HAL_TIM_Base_Init>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000312:	f000 f839 	bl	8000388 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000316:	2307      	movs	r3, #7
 8000318:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800031a:	2300      	movs	r3, #0
 800031c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800031e:	f107 030c 	add.w	r3, r7, #12
 8000322:	4619      	mov	r1, r3
 8000324:	480c      	ldr	r0, [pc, #48]	@ (8000358 <MX_TIM2_Init+0x98>)
 8000326:	f000 ff74 	bl	8001212 <HAL_TIM_SlaveConfigSynchro>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d001      	beq.n	8000334 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000330:	f000 f82a 	bl	8000388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000334:	2300      	movs	r3, #0
 8000336:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000338:	2300      	movs	r3, #0
 800033a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800033c:	1d3b      	adds	r3, r7, #4
 800033e:	4619      	mov	r1, r3
 8000340:	4805      	ldr	r0, [pc, #20]	@ (8000358 <MX_TIM2_Init+0x98>)
 8000342:	f001 f933 	bl	80015ac <HAL_TIMEx_MasterConfigSynchronization>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800034c:	f000 f81c 	bl	8000388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000350:	bf00      	nop
 8000352:	3720      	adds	r7, #32
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	20000070 	.word	0x20000070

0800035c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000362:	4b08      	ldr	r3, [pc, #32]	@ (8000384 <MX_GPIO_Init+0x28>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a07      	ldr	r2, [pc, #28]	@ (8000384 <MX_GPIO_Init+0x28>)
 8000368:	f043 0304 	orr.w	r3, r3, #4
 800036c:	6193      	str	r3, [r2, #24]
 800036e:	4b05      	ldr	r3, [pc, #20]	@ (8000384 <MX_GPIO_Init+0x28>)
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	f003 0304 	and.w	r3, r3, #4
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800037a:	bf00      	nop
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	bc80      	pop	{r7}
 8000382:	4770      	bx	lr
 8000384:	40021000 	.word	0x40021000

08000388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800038c:	b672      	cpsid	i
}
 800038e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <Error_Handler+0x8>

08000394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039a:	4b15      	ldr	r3, [pc, #84]	@ (80003f0 <HAL_MspInit+0x5c>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	4a14      	ldr	r2, [pc, #80]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6193      	str	r3, [r2, #24]
 80003a6:	4b12      	ldr	r3, [pc, #72]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	f003 0301 	and.w	r3, r3, #1
 80003ae:	60bb      	str	r3, [r7, #8]
 80003b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b2:	4b0f      	ldr	r3, [pc, #60]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	4a0e      	ldr	r2, [pc, #56]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003bc:	61d3      	str	r3, [r2, #28]
 80003be:	4b0c      	ldr	r3, [pc, #48]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ca:	4b0a      	ldr	r3, [pc, #40]	@ (80003f4 <HAL_MspInit+0x60>)
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	4a04      	ldr	r2, [pc, #16]	@ (80003f4 <HAL_MspInit+0x60>)
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e6:	bf00      	nop
 80003e8:	3714      	adds	r7, #20
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	40021000 	.word	0x40021000
 80003f4:	40010000 	.word	0x40010000

080003f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a12      	ldr	r2, [pc, #72]	@ (8000450 <HAL_TIM_Base_MspInit+0x58>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d10c      	bne.n	8000424 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800040a:	4b12      	ldr	r3, [pc, #72]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	4a11      	ldr	r2, [pc, #68]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 8000410:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000414:	6193      	str	r3, [r2, #24]
 8000416:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800041e:	60fb      	str	r3, [r7, #12]
 8000420:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000422:	e010      	b.n	8000446 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800042c:	d10b      	bne.n	8000446 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800042e:	4b09      	ldr	r3, [pc, #36]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a08      	ldr	r2, [pc, #32]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b06      	ldr	r3, [pc, #24]	@ (8000454 <HAL_TIM_Base_MspInit+0x5c>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 0301 	and.w	r3, r3, #1
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
}
 8000446:	bf00      	nop
 8000448:	3714      	adds	r7, #20
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	40012c00 	.word	0x40012c00
 8000454:	40021000 	.word	0x40021000

08000458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <NMI_Handler+0x4>

08000460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000464:	bf00      	nop
 8000466:	e7fd      	b.n	8000464 <HardFault_Handler+0x4>

08000468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800046c:	bf00      	nop
 800046e:	e7fd      	b.n	800046c <MemManage_Handler+0x4>

08000470 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000474:	bf00      	nop
 8000476:	e7fd      	b.n	8000474 <BusFault_Handler+0x4>

08000478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800047c:	bf00      	nop
 800047e:	e7fd      	b.n	800047c <UsageFault_Handler+0x4>

08000480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr

0800048c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr

08000498 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004a8:	f000 f874 	bl	8000594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}

080004b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr

080004bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004bc:	f7ff fff8 	bl	80004b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004c0:	480b      	ldr	r0, [pc, #44]	@ (80004f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004c2:	490c      	ldr	r1, [pc, #48]	@ (80004f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004c4:	4a0c      	ldr	r2, [pc, #48]	@ (80004f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c8:	e002      	b.n	80004d0 <LoopCopyDataInit>

080004ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ce:	3304      	adds	r3, #4

080004d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d4:	d3f9      	bcc.n	80004ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004d6:	4a09      	ldr	r2, [pc, #36]	@ (80004fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004d8:	4c09      	ldr	r4, [pc, #36]	@ (8000500 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004dc:	e001      	b.n	80004e2 <LoopFillZerobss>

080004de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004e0:	3204      	adds	r2, #4

080004e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e4:	d3fb      	bcc.n	80004de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004e6:	f001 f8c7 	bl	8001678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ea:	f7ff fe2f 	bl	800014c <main>
  bx lr
 80004ee:	4770      	bx	lr
  ldr r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004f8:	08001704 	.word	0x08001704
  ldr r2, =_sbss
 80004fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000500:	200000c0 	.word	0x200000c0

08000504 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000504:	e7fe      	b.n	8000504 <ADC1_2_IRQHandler>
	...

08000508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <HAL_Init+0x28>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a07      	ldr	r2, [pc, #28]	@ (8000530 <HAL_Init+0x28>)
 8000512:	f043 0310 	orr.w	r3, r3, #16
 8000516:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000518:	2003      	movs	r0, #3
 800051a:	f000 f907 	bl	800072c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800051e:	200f      	movs	r0, #15
 8000520:	f000 f808 	bl	8000534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000524:	f7ff ff36 	bl	8000394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000528:	2300      	movs	r3, #0
}
 800052a:	4618      	mov	r0, r3
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40022000 	.word	0x40022000

08000534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800053c:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <HAL_InitTick+0x54>)
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	4b12      	ldr	r3, [pc, #72]	@ (800058c <HAL_InitTick+0x58>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	4619      	mov	r1, r3
 8000546:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800054a:	fbb3 f3f1 	udiv	r3, r3, r1
 800054e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000552:	4618      	mov	r0, r3
 8000554:	f000 f911 	bl	800077a <HAL_SYSTICK_Config>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800055e:	2301      	movs	r3, #1
 8000560:	e00e      	b.n	8000580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	2b0f      	cmp	r3, #15
 8000566:	d80a      	bhi.n	800057e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000568:	2200      	movs	r2, #0
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	f04f 30ff 	mov.w	r0, #4294967295
 8000570:	f000 f8e7 	bl	8000742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000574:	4a06      	ldr	r2, [pc, #24]	@ (8000590 <HAL_InitTick+0x5c>)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800057a:	2300      	movs	r3, #0
 800057c:	e000      	b.n	8000580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800057e:	2301      	movs	r3, #1
}
 8000580:	4618      	mov	r0, r3
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000000 	.word	0x20000000
 800058c:	20000008 	.word	0x20000008
 8000590:	20000004 	.word	0x20000004

08000594 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <HAL_IncTick+0x1c>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	461a      	mov	r2, r3
 800059e:	4b05      	ldr	r3, [pc, #20]	@ (80005b4 <HAL_IncTick+0x20>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4413      	add	r3, r2
 80005a4:	4a03      	ldr	r2, [pc, #12]	@ (80005b4 <HAL_IncTick+0x20>)
 80005a6:	6013      	str	r3, [r2, #0]
}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	20000008 	.word	0x20000008
 80005b4:	200000bc 	.word	0x200000bc

080005b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return uwTick;
 80005bc:	4b02      	ldr	r3, [pc, #8]	@ (80005c8 <HAL_GetTick+0x10>)
 80005be:	681b      	ldr	r3, [r3, #0]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr
 80005c8:	200000bc 	.word	0x200000bc

080005cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005e8:	4013      	ands	r3, r2
 80005ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fe:	4a04      	ldr	r2, [pc, #16]	@ (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	60d3      	str	r3, [r2, #12]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	@ (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	bc80      	pop	{r7}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	6039      	str	r1, [r7, #0]
 800063a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000640:	2b00      	cmp	r3, #0
 8000642:	db0a      	blt.n	800065a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	b2da      	uxtb	r2, r3
 8000648:	490c      	ldr	r1, [pc, #48]	@ (800067c <__NVIC_SetPriority+0x4c>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	b2d2      	uxtb	r2, r2
 8000652:	440b      	add	r3, r1
 8000654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000658:	e00a      	b.n	8000670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	b2da      	uxtb	r2, r3
 800065e:	4908      	ldr	r1, [pc, #32]	@ (8000680 <__NVIC_SetPriority+0x50>)
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	3b04      	subs	r3, #4
 8000668:	0112      	lsls	r2, r2, #4
 800066a:	b2d2      	uxtb	r2, r2
 800066c:	440b      	add	r3, r1
 800066e:	761a      	strb	r2, [r3, #24]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	bc80      	pop	{r7}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000684:	b480      	push	{r7}
 8000686:	b089      	sub	sp, #36	@ 0x24
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	f1c3 0307 	rsb	r3, r3, #7
 800069e:	2b04      	cmp	r3, #4
 80006a0:	bf28      	it	cs
 80006a2:	2304      	movcs	r3, #4
 80006a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3304      	adds	r3, #4
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d902      	bls.n	80006b4 <NVIC_EncodePriority+0x30>
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3b03      	subs	r3, #3
 80006b2:	e000      	b.n	80006b6 <NVIC_EncodePriority+0x32>
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	f04f 32ff 	mov.w	r2, #4294967295
 80006bc:	69bb      	ldr	r3, [r7, #24]
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	43da      	mvns	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	401a      	ands	r2, r3
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006cc:	f04f 31ff 	mov.w	r1, #4294967295
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	fa01 f303 	lsl.w	r3, r1, r3
 80006d6:	43d9      	mvns	r1, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	4313      	orrs	r3, r2
         );
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3724      	adds	r7, #36	@ 0x24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006f8:	d301      	bcc.n	80006fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006fa:	2301      	movs	r3, #1
 80006fc:	e00f      	b.n	800071e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000728 <SysTick_Config+0x40>)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3b01      	subs	r3, #1
 8000704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000706:	210f      	movs	r1, #15
 8000708:	f04f 30ff 	mov.w	r0, #4294967295
 800070c:	f7ff ff90 	bl	8000630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <SysTick_Config+0x40>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000716:	4b04      	ldr	r3, [pc, #16]	@ (8000728 <SysTick_Config+0x40>)
 8000718:	2207      	movs	r2, #7
 800071a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	e000e010 	.word	0xe000e010

0800072c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ff49 	bl	80005cc <__NVIC_SetPriorityGrouping>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000742:	b580      	push	{r7, lr}
 8000744:	b086      	sub	sp, #24
 8000746:	af00      	add	r7, sp, #0
 8000748:	4603      	mov	r3, r0
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
 800074e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000754:	f7ff ff5e 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	68b9      	ldr	r1, [r7, #8]
 800075e:	6978      	ldr	r0, [r7, #20]
 8000760:	f7ff ff90 	bl	8000684 <NVIC_EncodePriority>
 8000764:	4602      	mov	r2, r0
 8000766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff5f 	bl	8000630 <__NVIC_SetPriority>
}
 8000772:	bf00      	nop
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff ffb0 	bl	80006e8 <SysTick_Config>
 8000788:	4603      	mov	r3, r0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b086      	sub	sp, #24
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d101      	bne.n	80007a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007a2:	2301      	movs	r3, #1
 80007a4:	e272      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	f000 8087 	beq.w	80008c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007b4:	4b92      	ldr	r3, [pc, #584]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	f003 030c 	and.w	r3, r3, #12
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d00c      	beq.n	80007da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007c0:	4b8f      	ldr	r3, [pc, #572]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f003 030c 	and.w	r3, r3, #12
 80007c8:	2b08      	cmp	r3, #8
 80007ca:	d112      	bne.n	80007f2 <HAL_RCC_OscConfig+0x5e>
 80007cc:	4b8c      	ldr	r3, [pc, #560]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80007ce:	685b      	ldr	r3, [r3, #4]
 80007d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007d8:	d10b      	bne.n	80007f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007da:	4b89      	ldr	r3, [pc, #548]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d06c      	beq.n	80008c0 <HAL_RCC_OscConfig+0x12c>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d168      	bne.n	80008c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e24c      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007fa:	d106      	bne.n	800080a <HAL_RCC_OscConfig+0x76>
 80007fc:	4b80      	ldr	r3, [pc, #512]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a7f      	ldr	r2, [pc, #508]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000802:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000806:	6013      	str	r3, [r2, #0]
 8000808:	e02e      	b.n	8000868 <HAL_RCC_OscConfig+0xd4>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d10c      	bne.n	800082c <HAL_RCC_OscConfig+0x98>
 8000812:	4b7b      	ldr	r3, [pc, #492]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a7a      	ldr	r2, [pc, #488]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000818:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	4b78      	ldr	r3, [pc, #480]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a77      	ldr	r2, [pc, #476]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000824:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000828:	6013      	str	r3, [r2, #0]
 800082a:	e01d      	b.n	8000868 <HAL_RCC_OscConfig+0xd4>
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000834:	d10c      	bne.n	8000850 <HAL_RCC_OscConfig+0xbc>
 8000836:	4b72      	ldr	r3, [pc, #456]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a71      	ldr	r2, [pc, #452]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800083c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000840:	6013      	str	r3, [r2, #0]
 8000842:	4b6f      	ldr	r3, [pc, #444]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a6e      	ldr	r2, [pc, #440]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800084c:	6013      	str	r3, [r2, #0]
 800084e:	e00b      	b.n	8000868 <HAL_RCC_OscConfig+0xd4>
 8000850:	4b6b      	ldr	r3, [pc, #428]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a6a      	ldr	r2, [pc, #424]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800085a:	6013      	str	r3, [r2, #0]
 800085c:	4b68      	ldr	r3, [pc, #416]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a67      	ldr	r2, [pc, #412]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000866:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d013      	beq.n	8000898 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000870:	f7ff fea2 	bl	80005b8 <HAL_GetTick>
 8000874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000876:	e008      	b.n	800088a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000878:	f7ff fe9e 	bl	80005b8 <HAL_GetTick>
 800087c:	4602      	mov	r2, r0
 800087e:	693b      	ldr	r3, [r7, #16]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	2b64      	cmp	r3, #100	@ 0x64
 8000884:	d901      	bls.n	800088a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000886:	2303      	movs	r3, #3
 8000888:	e200      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800088a:	4b5d      	ldr	r3, [pc, #372]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0f0      	beq.n	8000878 <HAL_RCC_OscConfig+0xe4>
 8000896:	e014      	b.n	80008c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000898:	f7ff fe8e 	bl	80005b8 <HAL_GetTick>
 800089c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800089e:	e008      	b.n	80008b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008a0:	f7ff fe8a 	bl	80005b8 <HAL_GetTick>
 80008a4:	4602      	mov	r2, r0
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	2b64      	cmp	r3, #100	@ 0x64
 80008ac:	d901      	bls.n	80008b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008ae:	2303      	movs	r3, #3
 80008b0:	e1ec      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008b2:	4b53      	ldr	r3, [pc, #332]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d1f0      	bne.n	80008a0 <HAL_RCC_OscConfig+0x10c>
 80008be:	e000      	b.n	80008c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d063      	beq.n	8000996 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008ce:	4b4c      	ldr	r3, [pc, #304]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 030c 	and.w	r3, r3, #12
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d00b      	beq.n	80008f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008da:	4b49      	ldr	r3, [pc, #292]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f003 030c 	and.w	r3, r3, #12
 80008e2:	2b08      	cmp	r3, #8
 80008e4:	d11c      	bne.n	8000920 <HAL_RCC_OscConfig+0x18c>
 80008e6:	4b46      	ldr	r3, [pc, #280]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d116      	bne.n	8000920 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008f2:	4b43      	ldr	r3, [pc, #268]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d005      	beq.n	800090a <HAL_RCC_OscConfig+0x176>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	691b      	ldr	r3, [r3, #16]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d001      	beq.n	800090a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000906:	2301      	movs	r3, #1
 8000908:	e1c0      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800090a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	4939      	ldr	r1, [pc, #228]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800091a:	4313      	orrs	r3, r2
 800091c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800091e:	e03a      	b.n	8000996 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	691b      	ldr	r3, [r3, #16]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d020      	beq.n	800096a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000928:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <HAL_RCC_OscConfig+0x270>)
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800092e:	f7ff fe43 	bl	80005b8 <HAL_GetTick>
 8000932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000934:	e008      	b.n	8000948 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000936:	f7ff fe3f 	bl	80005b8 <HAL_GetTick>
 800093a:	4602      	mov	r2, r0
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	1ad3      	subs	r3, r2, r3
 8000940:	2b02      	cmp	r3, #2
 8000942:	d901      	bls.n	8000948 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000944:	2303      	movs	r3, #3
 8000946:	e1a1      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000948:	4b2d      	ldr	r3, [pc, #180]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	d0f0      	beq.n	8000936 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000954:	4b2a      	ldr	r3, [pc, #168]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	695b      	ldr	r3, [r3, #20]
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	4927      	ldr	r1, [pc, #156]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 8000964:	4313      	orrs	r3, r2
 8000966:	600b      	str	r3, [r1, #0]
 8000968:	e015      	b.n	8000996 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <HAL_RCC_OscConfig+0x270>)
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000970:	f7ff fe22 	bl	80005b8 <HAL_GetTick>
 8000974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000976:	e008      	b.n	800098a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000978:	f7ff fe1e 	bl	80005b8 <HAL_GetTick>
 800097c:	4602      	mov	r2, r0
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	2b02      	cmp	r3, #2
 8000984:	d901      	bls.n	800098a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000986:	2303      	movs	r3, #3
 8000988:	e180      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800098a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	2b00      	cmp	r3, #0
 8000994:	d1f0      	bne.n	8000978 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f003 0308 	and.w	r3, r3, #8
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d03a      	beq.n	8000a18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	699b      	ldr	r3, [r3, #24]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d019      	beq.n	80009de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009aa:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <HAL_RCC_OscConfig+0x274>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009b0:	f7ff fe02 	bl	80005b8 <HAL_GetTick>
 80009b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009b6:	e008      	b.n	80009ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009b8:	f7ff fdfe 	bl	80005b8 <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	d901      	bls.n	80009ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009c6:	2303      	movs	r3, #3
 80009c8:	e160      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000a00 <HAL_RCC_OscConfig+0x26c>)
 80009cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d0f0      	beq.n	80009b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009d6:	2001      	movs	r0, #1
 80009d8:	f000 fa9c 	bl	8000f14 <RCC_Delay>
 80009dc:	e01c      	b.n	8000a18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009de:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <HAL_RCC_OscConfig+0x274>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009e4:	f7ff fde8 	bl	80005b8 <HAL_GetTick>
 80009e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ea:	e00f      	b.n	8000a0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009ec:	f7ff fde4 	bl	80005b8 <HAL_GetTick>
 80009f0:	4602      	mov	r2, r0
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d908      	bls.n	8000a0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009fa:	2303      	movs	r3, #3
 80009fc:	e146      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000
 8000a04:	42420000 	.word	0x42420000
 8000a08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a0c:	4b92      	ldr	r3, [pc, #584]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a10:	f003 0302 	and.w	r3, r3, #2
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1e9      	bne.n	80009ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	f000 80a6 	beq.w	8000b72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a26:	2300      	movs	r3, #0
 8000a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a2a:	4b8b      	ldr	r3, [pc, #556]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d10d      	bne.n	8000a52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a36:	4b88      	ldr	r3, [pc, #544]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	4a87      	ldr	r2, [pc, #540]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a40:	61d3      	str	r3, [r2, #28]
 8000a42:	4b85      	ldr	r3, [pc, #532]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a52:	4b82      	ldr	r3, [pc, #520]	@ (8000c5c <HAL_RCC_OscConfig+0x4c8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d118      	bne.n	8000a90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c5c <HAL_RCC_OscConfig+0x4c8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a7e      	ldr	r2, [pc, #504]	@ (8000c5c <HAL_RCC_OscConfig+0x4c8>)
 8000a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a6a:	f7ff fda5 	bl	80005b8 <HAL_GetTick>
 8000a6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a70:	e008      	b.n	8000a84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a72:	f7ff fda1 	bl	80005b8 <HAL_GetTick>
 8000a76:	4602      	mov	r2, r0
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	2b64      	cmp	r3, #100	@ 0x64
 8000a7e:	d901      	bls.n	8000a84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a80:	2303      	movs	r3, #3
 8000a82:	e103      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a84:	4b75      	ldr	r3, [pc, #468]	@ (8000c5c <HAL_RCC_OscConfig+0x4c8>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d0f0      	beq.n	8000a72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d106      	bne.n	8000aa6 <HAL_RCC_OscConfig+0x312>
 8000a98:	4b6f      	ldr	r3, [pc, #444]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	4a6e      	ldr	r2, [pc, #440]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6213      	str	r3, [r2, #32]
 8000aa4:	e02d      	b.n	8000b02 <HAL_RCC_OscConfig+0x36e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d10c      	bne.n	8000ac8 <HAL_RCC_OscConfig+0x334>
 8000aae:	4b6a      	ldr	r3, [pc, #424]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ab0:	6a1b      	ldr	r3, [r3, #32]
 8000ab2:	4a69      	ldr	r2, [pc, #420]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ab4:	f023 0301 	bic.w	r3, r3, #1
 8000ab8:	6213      	str	r3, [r2, #32]
 8000aba:	4b67      	ldr	r3, [pc, #412]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000abc:	6a1b      	ldr	r3, [r3, #32]
 8000abe:	4a66      	ldr	r2, [pc, #408]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ac0:	f023 0304 	bic.w	r3, r3, #4
 8000ac4:	6213      	str	r3, [r2, #32]
 8000ac6:	e01c      	b.n	8000b02 <HAL_RCC_OscConfig+0x36e>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	2b05      	cmp	r3, #5
 8000ace:	d10c      	bne.n	8000aea <HAL_RCC_OscConfig+0x356>
 8000ad0:	4b61      	ldr	r3, [pc, #388]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ad2:	6a1b      	ldr	r3, [r3, #32]
 8000ad4:	4a60      	ldr	r2, [pc, #384]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	6213      	str	r3, [r2, #32]
 8000adc:	4b5e      	ldr	r3, [pc, #376]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ade:	6a1b      	ldr	r3, [r3, #32]
 8000ae0:	4a5d      	ldr	r2, [pc, #372]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6213      	str	r3, [r2, #32]
 8000ae8:	e00b      	b.n	8000b02 <HAL_RCC_OscConfig+0x36e>
 8000aea:	4b5b      	ldr	r3, [pc, #364]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4a5a      	ldr	r2, [pc, #360]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000af0:	f023 0301 	bic.w	r3, r3, #1
 8000af4:	6213      	str	r3, [r2, #32]
 8000af6:	4b58      	ldr	r3, [pc, #352]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000af8:	6a1b      	ldr	r3, [r3, #32]
 8000afa:	4a57      	ldr	r2, [pc, #348]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000afc:	f023 0304 	bic.w	r3, r3, #4
 8000b00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d015      	beq.n	8000b36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b0a:	f7ff fd55 	bl	80005b8 <HAL_GetTick>
 8000b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b10:	e00a      	b.n	8000b28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b12:	f7ff fd51 	bl	80005b8 <HAL_GetTick>
 8000b16:	4602      	mov	r2, r0
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d901      	bls.n	8000b28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b24:	2303      	movs	r3, #3
 8000b26:	e0b1      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b28:	4b4b      	ldr	r3, [pc, #300]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000b2a:	6a1b      	ldr	r3, [r3, #32]
 8000b2c:	f003 0302 	and.w	r3, r3, #2
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d0ee      	beq.n	8000b12 <HAL_RCC_OscConfig+0x37e>
 8000b34:	e014      	b.n	8000b60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b36:	f7ff fd3f 	bl	80005b8 <HAL_GetTick>
 8000b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b3c:	e00a      	b.n	8000b54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b3e:	f7ff fd3b 	bl	80005b8 <HAL_GetTick>
 8000b42:	4602      	mov	r2, r0
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d901      	bls.n	8000b54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b50:	2303      	movs	r3, #3
 8000b52:	e09b      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b54:	4b40      	ldr	r3, [pc, #256]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000b56:	6a1b      	ldr	r3, [r3, #32]
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1ee      	bne.n	8000b3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b60:	7dfb      	ldrb	r3, [r7, #23]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d105      	bne.n	8000b72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b66:	4b3c      	ldr	r3, [pc, #240]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	4a3b      	ldr	r2, [pc, #236]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000b70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f000 8087 	beq.w	8000c8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b7c:	4b36      	ldr	r3, [pc, #216]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f003 030c 	and.w	r3, r3, #12
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d061      	beq.n	8000c4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	69db      	ldr	r3, [r3, #28]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d146      	bne.n	8000c1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b90:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <HAL_RCC_OscConfig+0x4cc>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b96:	f7ff fd0f 	bl	80005b8 <HAL_GetTick>
 8000b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b9c:	e008      	b.n	8000bb0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b9e:	f7ff fd0b 	bl	80005b8 <HAL_GetTick>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d901      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e06d      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bb0:	4b29      	ldr	r3, [pc, #164]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1f0      	bne.n	8000b9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a1b      	ldr	r3, [r3, #32]
 8000bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bc4:	d108      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bc6:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	689b      	ldr	r3, [r3, #8]
 8000bd2:	4921      	ldr	r1, [pc, #132]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6a19      	ldr	r1, [r3, #32]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000be8:	430b      	orrs	r3, r1
 8000bea:	491b      	ldr	r1, [pc, #108]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000bec:	4313      	orrs	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <HAL_RCC_OscConfig+0x4cc>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf6:	f7ff fcdf 	bl	80005b8 <HAL_GetTick>
 8000bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bfc:	e008      	b.n	8000c10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bfe:	f7ff fcdb 	bl	80005b8 <HAL_GetTick>
 8000c02:	4602      	mov	r2, r0
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	1ad3      	subs	r3, r2, r3
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d901      	bls.n	8000c10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	e03d      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c10:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0f0      	beq.n	8000bfe <HAL_RCC_OscConfig+0x46a>
 8000c1c:	e035      	b.n	8000c8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <HAL_RCC_OscConfig+0x4cc>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c24:	f7ff fcc8 	bl	80005b8 <HAL_GetTick>
 8000c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c2a:	e008      	b.n	8000c3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c2c:	f7ff fcc4 	bl	80005b8 <HAL_GetTick>
 8000c30:	4602      	mov	r2, r0
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d901      	bls.n	8000c3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	e026      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c3e:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_RCC_OscConfig+0x4c4>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d1f0      	bne.n	8000c2c <HAL_RCC_OscConfig+0x498>
 8000c4a:	e01e      	b.n	8000c8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d107      	bne.n	8000c64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e019      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40007000 	.word	0x40007000
 8000c60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c64:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <HAL_RCC_OscConfig+0x500>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6a1b      	ldr	r3, [r3, #32]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d106      	bne.n	8000c86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d001      	beq.n	8000c8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e000      	b.n	8000c8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40021000 	.word	0x40021000

08000c98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d101      	bne.n	8000cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e0d0      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000cac:	4b6a      	ldr	r3, [pc, #424]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0307 	and.w	r3, r3, #7
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d910      	bls.n	8000cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cba:	4b67      	ldr	r3, [pc, #412]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f023 0207 	bic.w	r2, r3, #7
 8000cc2:	4965      	ldr	r1, [pc, #404]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cca:	4b63      	ldr	r3, [pc, #396]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d001      	beq.n	8000cdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e0b8      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 0302 	and.w	r3, r3, #2
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d020      	beq.n	8000d2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d005      	beq.n	8000d00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cf4:	4b59      	ldr	r3, [pc, #356]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	4a58      	ldr	r2, [pc, #352]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000cfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000cfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f003 0308 	and.w	r3, r3, #8
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d005      	beq.n	8000d18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d0c:	4b53      	ldr	r3, [pc, #332]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	4a52      	ldr	r2, [pc, #328]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d12:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000d16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d18:	4b50      	ldr	r3, [pc, #320]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	494d      	ldr	r1, [pc, #308]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d26:	4313      	orrs	r3, r2
 8000d28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d040      	beq.n	8000db8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d107      	bne.n	8000d4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d3e:	4b47      	ldr	r3, [pc, #284]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d115      	bne.n	8000d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e07f      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d107      	bne.n	8000d66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d56:	4b41      	ldr	r3, [pc, #260]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d109      	bne.n	8000d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	e073      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d66:	4b3d      	ldr	r3, [pc, #244]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d101      	bne.n	8000d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e06b      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d76:	4b39      	ldr	r3, [pc, #228]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f023 0203 	bic.w	r2, r3, #3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	4936      	ldr	r1, [pc, #216]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d88:	f7ff fc16 	bl	80005b8 <HAL_GetTick>
 8000d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d8e:	e00a      	b.n	8000da6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d90:	f7ff fc12 	bl	80005b8 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d901      	bls.n	8000da6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e053      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000da6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 020c 	and.w	r2, r3, #12
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d1eb      	bne.n	8000d90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000db8:	4b27      	ldr	r3, [pc, #156]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0307 	and.w	r3, r3, #7
 8000dc0:	683a      	ldr	r2, [r7, #0]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d210      	bcs.n	8000de8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dc6:	4b24      	ldr	r3, [pc, #144]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f023 0207 	bic.w	r2, r3, #7
 8000dce:	4922      	ldr	r1, [pc, #136]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dd6:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c0>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d001      	beq.n	8000de8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e032      	b.n	8000e4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d008      	beq.n	8000e06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000df4:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	4916      	ldr	r1, [pc, #88]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000e02:	4313      	orrs	r3, r2
 8000e04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 0308 	and.w	r3, r3, #8
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d009      	beq.n	8000e26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	691b      	ldr	r3, [r3, #16]
 8000e1e:	00db      	lsls	r3, r3, #3
 8000e20:	490e      	ldr	r1, [pc, #56]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000e22:	4313      	orrs	r3, r2
 8000e24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e26:	f000 f821 	bl	8000e6c <HAL_RCC_GetSysClockFreq>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c4>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	091b      	lsrs	r3, r3, #4
 8000e32:	f003 030f 	and.w	r3, r3, #15
 8000e36:	490a      	ldr	r1, [pc, #40]	@ (8000e60 <HAL_RCC_ClockConfig+0x1c8>)
 8000e38:	5ccb      	ldrb	r3, [r1, r3]
 8000e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3e:	4a09      	ldr	r2, [pc, #36]	@ (8000e64 <HAL_RCC_ClockConfig+0x1cc>)
 8000e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e42:	4b09      	ldr	r3, [pc, #36]	@ (8000e68 <HAL_RCC_ClockConfig+0x1d0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff fb74 	bl	8000534 <HAL_InitTick>

  return HAL_OK;
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40022000 	.word	0x40022000
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	080016d8 	.word	0x080016d8
 8000e64:	20000000 	.word	0x20000000
 8000e68:	20000004 	.word	0x20000004

08000e6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b087      	sub	sp, #28
 8000e70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e86:	4b1e      	ldr	r3, [pc, #120]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0x94>)
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d002      	beq.n	8000e9c <HAL_RCC_GetSysClockFreq+0x30>
 8000e96:	2b08      	cmp	r3, #8
 8000e98:	d003      	beq.n	8000ea2 <HAL_RCC_GetSysClockFreq+0x36>
 8000e9a:	e027      	b.n	8000eec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e9e:	613b      	str	r3, [r7, #16]
      break;
 8000ea0:	e027      	b.n	8000ef2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	0c9b      	lsrs	r3, r3, #18
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	4a17      	ldr	r2, [pc, #92]	@ (8000f08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000eac:	5cd3      	ldrb	r3, [r2, r3]
 8000eae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d010      	beq.n	8000edc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000eba:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0x94>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	0c5b      	lsrs	r3, r3, #17
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8000ec6:	5cd3      	ldrb	r3, [r2, r3]
 8000ec8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f04 <HAL_RCC_GetSysClockFreq+0x98>)
 8000ece:	fb03 f202 	mul.w	r2, r3, r2
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	e004      	b.n	8000ee6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a0c      	ldr	r2, [pc, #48]	@ (8000f10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000ee0:	fb02 f303 	mul.w	r3, r2, r3
 8000ee4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	613b      	str	r3, [r7, #16]
      break;
 8000eea:	e002      	b.n	8000ef2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000eec:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <HAL_RCC_GetSysClockFreq+0x98>)
 8000eee:	613b      	str	r3, [r7, #16]
      break;
 8000ef0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000ef2:	693b      	ldr	r3, [r7, #16]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bc80      	pop	{r7}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40021000 	.word	0x40021000
 8000f04:	007a1200 	.word	0x007a1200
 8000f08:	080016e8 	.word	0x080016e8
 8000f0c:	080016f8 	.word	0x080016f8
 8000f10:	003d0900 	.word	0x003d0900

08000f14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <RCC_Delay+0x34>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <RCC_Delay+0x38>)
 8000f22:	fba2 2303 	umull	r2, r3, r2, r3
 8000f26:	0a5b      	lsrs	r3, r3, #9
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	fb02 f303 	mul.w	r3, r2, r3
 8000f2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f30:	bf00      	nop
  }
  while (Delay --);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	1e5a      	subs	r2, r3, #1
 8000f36:	60fa      	str	r2, [r7, #12]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f9      	bne.n	8000f30 <RCC_Delay+0x1c>
}
 8000f3c:	bf00      	nop
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	10624dd3 	.word	0x10624dd3

08000f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e041      	b.n	8000fe6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d106      	bne.n	8000f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff fa3e 	bl	80003f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2202      	movs	r2, #2
 8000f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3304      	adds	r3, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4610      	mov	r0, r2
 8000f90:	f000 f982 	bl	8001298 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b01      	cmp	r3, #1
 8001002:	d001      	beq.n	8001008 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	e032      	b.n	800106e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2202      	movs	r2, #2
 800100c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a18      	ldr	r2, [pc, #96]	@ (8001078 <HAL_TIM_Base_Start+0x88>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d00e      	beq.n	8001038 <HAL_TIM_Base_Start+0x48>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001022:	d009      	beq.n	8001038 <HAL_TIM_Base_Start+0x48>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a14      	ldr	r2, [pc, #80]	@ (800107c <HAL_TIM_Base_Start+0x8c>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d004      	beq.n	8001038 <HAL_TIM_Base_Start+0x48>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a13      	ldr	r2, [pc, #76]	@ (8001080 <HAL_TIM_Base_Start+0x90>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d111      	bne.n	800105c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b06      	cmp	r3, #6
 8001048:	d010      	beq.n	800106c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f042 0201 	orr.w	r2, r2, #1
 8001058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800105a:	e007      	b.n	800106c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f042 0201 	orr.w	r2, r2, #1
 800106a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	40012c00 	.word	0x40012c00
 800107c:	40000400 	.word	0x40000400
 8001080:	40000800 	.word	0x40000800

08001084 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001098:	2b01      	cmp	r3, #1
 800109a:	d101      	bne.n	80010a0 <HAL_TIM_ConfigClockSource+0x1c>
 800109c:	2302      	movs	r3, #2
 800109e:	e0b4      	b.n	800120a <HAL_TIM_ConfigClockSource+0x186>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2201      	movs	r2, #1
 80010a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2202      	movs	r2, #2
 80010ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80010be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80010c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010d8:	d03e      	beq.n	8001158 <HAL_TIM_ConfigClockSource+0xd4>
 80010da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010de:	f200 8087 	bhi.w	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 80010e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010e6:	f000 8086 	beq.w	80011f6 <HAL_TIM_ConfigClockSource+0x172>
 80010ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010ee:	d87f      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 80010f0:	2b70      	cmp	r3, #112	@ 0x70
 80010f2:	d01a      	beq.n	800112a <HAL_TIM_ConfigClockSource+0xa6>
 80010f4:	2b70      	cmp	r3, #112	@ 0x70
 80010f6:	d87b      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 80010f8:	2b60      	cmp	r3, #96	@ 0x60
 80010fa:	d050      	beq.n	800119e <HAL_TIM_ConfigClockSource+0x11a>
 80010fc:	2b60      	cmp	r3, #96	@ 0x60
 80010fe:	d877      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001100:	2b50      	cmp	r3, #80	@ 0x50
 8001102:	d03c      	beq.n	800117e <HAL_TIM_ConfigClockSource+0xfa>
 8001104:	2b50      	cmp	r3, #80	@ 0x50
 8001106:	d873      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001108:	2b40      	cmp	r3, #64	@ 0x40
 800110a:	d058      	beq.n	80011be <HAL_TIM_ConfigClockSource+0x13a>
 800110c:	2b40      	cmp	r3, #64	@ 0x40
 800110e:	d86f      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001110:	2b30      	cmp	r3, #48	@ 0x30
 8001112:	d064      	beq.n	80011de <HAL_TIM_ConfigClockSource+0x15a>
 8001114:	2b30      	cmp	r3, #48	@ 0x30
 8001116:	d86b      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001118:	2b20      	cmp	r3, #32
 800111a:	d060      	beq.n	80011de <HAL_TIM_ConfigClockSource+0x15a>
 800111c:	2b20      	cmp	r3, #32
 800111e:	d867      	bhi.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001120:	2b00      	cmp	r3, #0
 8001122:	d05c      	beq.n	80011de <HAL_TIM_ConfigClockSource+0x15a>
 8001124:	2b10      	cmp	r3, #16
 8001126:	d05a      	beq.n	80011de <HAL_TIM_ConfigClockSource+0x15a>
 8001128:	e062      	b.n	80011f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800113a:	f000 fa17 	bl	800156c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800114c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	609a      	str	r2, [r3, #8]
      break;
 8001156:	e04f      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001168:	f000 fa00 	bl	800156c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800117a:	609a      	str	r2, [r3, #8]
      break;
 800117c:	e03c      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800118a:	461a      	mov	r2, r3
 800118c:	f000 f977 	bl	800147e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2150      	movs	r1, #80	@ 0x50
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f9ce 	bl	8001538 <TIM_ITRx_SetConfig>
      break;
 800119c:	e02c      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80011aa:	461a      	mov	r2, r3
 80011ac:	f000 f995 	bl	80014da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2160      	movs	r1, #96	@ 0x60
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 f9be 	bl	8001538 <TIM_ITRx_SetConfig>
      break;
 80011bc:	e01c      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80011ca:	461a      	mov	r2, r3
 80011cc:	f000 f957 	bl	800147e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2140      	movs	r1, #64	@ 0x40
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 f9ae 	bl	8001538 <TIM_ITRx_SetConfig>
      break;
 80011dc:	e00c      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4619      	mov	r1, r3
 80011e8:	4610      	mov	r0, r2
 80011ea:	f000 f9a5 	bl	8001538 <TIM_ITRx_SetConfig>
      break;
 80011ee:	e003      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	73fb      	strb	r3, [r7, #15]
      break;
 80011f4:	e000      	b.n	80011f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80011f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
 800121a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001222:	2b01      	cmp	r3, #1
 8001224:	d101      	bne.n	800122a <HAL_TIM_SlaveConfigSynchro+0x18>
 8001226:	2302      	movs	r3, #2
 8001228:	e031      	b.n	800128e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2201      	movs	r2, #1
 800122e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2202      	movs	r2, #2
 8001236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800123a:	6839      	ldr	r1, [r7, #0]
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f000 f88d 	bl	800135c <TIM_SlaveTimer_SetConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d009      	beq.n	800125c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2201      	movs	r2, #1
 800124c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e018      	b.n	800128e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800126a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800127a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a29      	ldr	r2, [pc, #164]	@ (8001350 <TIM_Base_SetConfig+0xb8>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d00b      	beq.n	80012c8 <TIM_Base_SetConfig+0x30>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012b6:	d007      	beq.n	80012c8 <TIM_Base_SetConfig+0x30>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a26      	ldr	r2, [pc, #152]	@ (8001354 <TIM_Base_SetConfig+0xbc>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d003      	beq.n	80012c8 <TIM_Base_SetConfig+0x30>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a25      	ldr	r2, [pc, #148]	@ (8001358 <TIM_Base_SetConfig+0xc0>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d108      	bne.n	80012da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80012ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001350 <TIM_Base_SetConfig+0xb8>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d00b      	beq.n	80012fa <TIM_Base_SetConfig+0x62>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012e8:	d007      	beq.n	80012fa <TIM_Base_SetConfig+0x62>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a19      	ldr	r2, [pc, #100]	@ (8001354 <TIM_Base_SetConfig+0xbc>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d003      	beq.n	80012fa <TIM_Base_SetConfig+0x62>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a18      	ldr	r2, [pc, #96]	@ (8001358 <TIM_Base_SetConfig+0xc0>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d108      	bne.n	800130c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001300:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	4313      	orrs	r3, r2
 8001318:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a07      	ldr	r2, [pc, #28]	@ (8001350 <TIM_Base_SetConfig+0xb8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d103      	bne.n	8001340 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	691a      	ldr	r2, [r3, #16]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2201      	movs	r2, #1
 8001344:	615a      	str	r2, [r3, #20]
}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	40012c00 	.word	0x40012c00
 8001354:	40000400 	.word	0x40000400
 8001358:	40000800 	.word	0x40000800

0800135c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001378:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	f023 0307 	bic.w	r3, r3, #7
 800138a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b70      	cmp	r3, #112	@ 0x70
 80013a4:	d01a      	beq.n	80013dc <TIM_SlaveTimer_SetConfig+0x80>
 80013a6:	2b70      	cmp	r3, #112	@ 0x70
 80013a8:	d860      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013aa:	2b60      	cmp	r3, #96	@ 0x60
 80013ac:	d054      	beq.n	8001458 <TIM_SlaveTimer_SetConfig+0xfc>
 80013ae:	2b60      	cmp	r3, #96	@ 0x60
 80013b0:	d85c      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013b2:	2b50      	cmp	r3, #80	@ 0x50
 80013b4:	d046      	beq.n	8001444 <TIM_SlaveTimer_SetConfig+0xe8>
 80013b6:	2b50      	cmp	r3, #80	@ 0x50
 80013b8:	d858      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013ba:	2b40      	cmp	r3, #64	@ 0x40
 80013bc:	d019      	beq.n	80013f2 <TIM_SlaveTimer_SetConfig+0x96>
 80013be:	2b40      	cmp	r3, #64	@ 0x40
 80013c0:	d854      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013c2:	2b30      	cmp	r3, #48	@ 0x30
 80013c4:	d055      	beq.n	8001472 <TIM_SlaveTimer_SetConfig+0x116>
 80013c6:	2b30      	cmp	r3, #48	@ 0x30
 80013c8:	d850      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013ca:	2b20      	cmp	r3, #32
 80013cc:	d051      	beq.n	8001472 <TIM_SlaveTimer_SetConfig+0x116>
 80013ce:	2b20      	cmp	r3, #32
 80013d0:	d84c      	bhi.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d04d      	beq.n	8001472 <TIM_SlaveTimer_SetConfig+0x116>
 80013d6:	2b10      	cmp	r3, #16
 80013d8:	d04b      	beq.n	8001472 <TIM_SlaveTimer_SetConfig+0x116>
 80013da:	e047      	b.n	800146c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80013ec:	f000 f8be 	bl	800156c <TIM_ETR_SetConfig>
      break;
 80013f0:	e040      	b.n	8001474 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b05      	cmp	r3, #5
 80013f8:	d101      	bne.n	80013fe <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	e03b      	b.n	8001476 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	6a1a      	ldr	r2, [r3, #32]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f022 0201 	bic.w	r2, r2, #1
 8001414:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001424:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	011b      	lsls	r3, r3, #4
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	4313      	orrs	r3, r2
 8001430:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	68ba      	ldr	r2, [r7, #8]
 8001438:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68fa      	ldr	r2, [r7, #12]
 8001440:	621a      	str	r2, [r3, #32]
      break;
 8001442:	e017      	b.n	8001474 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001450:	461a      	mov	r2, r3
 8001452:	f000 f814 	bl	800147e <TIM_TI1_ConfigInputStage>
      break;
 8001456:	e00d      	b.n	8001474 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001464:	461a      	mov	r2, r3
 8001466:	f000 f838 	bl	80014da <TIM_TI2_ConfigInputStage>
      break;
 800146a:	e003      	b.n	8001474 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	75fb      	strb	r3, [r7, #23]
      break;
 8001470:	e000      	b.n	8001474 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8001472:	bf00      	nop
  }

  return status;
 8001474:	7dfb      	ldrb	r3, [r7, #23]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800147e:	b480      	push	{r7}
 8001480:	b087      	sub	sp, #28
 8001482:	af00      	add	r7, sp, #0
 8001484:	60f8      	str	r0, [r7, #12]
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	f023 0201 	bic.w	r2, r3, #1
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	011b      	lsls	r3, r3, #4
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	f023 030a 	bic.w	r3, r3, #10
 80014ba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80014bc:	697a      	ldr	r2, [r7, #20]
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	621a      	str	r2, [r3, #32]
}
 80014d0:	bf00      	nop
 80014d2:	371c      	adds	r7, #28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80014da:	b480      	push	{r7}
 80014dc:	b087      	sub	sp, #28
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6a1b      	ldr	r3, [r3, #32]
 80014ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f023 0210 	bic.w	r2, r3, #16
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001504:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	031b      	lsls	r3, r3, #12
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001516:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	011b      	lsls	r3, r3, #4
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	4313      	orrs	r3, r2
 8001520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	697a      	ldr	r2, [r7, #20]
 800152c:	621a      	str	r2, [r3, #32]
}
 800152e:	bf00      	nop
 8001530:	371c      	adds	r7, #28
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800154e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	4313      	orrs	r3, r2
 8001556:	f043 0307 	orr.w	r3, r3, #7
 800155a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	609a      	str	r2, [r3, #8]
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800156c:	b480      	push	{r7}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
 8001578:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001586:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	021a      	lsls	r2, r3, #8
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	431a      	orrs	r2, r3
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	4313      	orrs	r3, r2
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	4313      	orrs	r3, r2
 8001598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	609a      	str	r2, [r3, #8]
}
 80015a0:	bf00      	nop
 80015a2:	371c      	adds	r7, #28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
	...

080015ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d101      	bne.n	80015c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e046      	b.n	8001652 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2202      	movs	r2, #2
 80015d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a16      	ldr	r2, [pc, #88]	@ (800165c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d00e      	beq.n	8001626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001610:	d009      	beq.n	8001626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a12      	ldr	r2, [pc, #72]	@ (8001660 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d004      	beq.n	8001626 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a10      	ldr	r2, [pc, #64]	@ (8001664 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d10c      	bne.n	8001640 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800162c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	4313      	orrs	r3, r2
 8001636:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68ba      	ldr	r2, [r7, #8]
 800163e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	40012c00 	.word	0x40012c00
 8001660:	40000400 	.word	0x40000400
 8001664:	40000800 	.word	0x40000800

08001668 <memset>:
 8001668:	4603      	mov	r3, r0
 800166a:	4402      	add	r2, r0
 800166c:	4293      	cmp	r3, r2
 800166e:	d100      	bne.n	8001672 <memset+0xa>
 8001670:	4770      	bx	lr
 8001672:	f803 1b01 	strb.w	r1, [r3], #1
 8001676:	e7f9      	b.n	800166c <memset+0x4>

08001678 <__libc_init_array>:
 8001678:	b570      	push	{r4, r5, r6, lr}
 800167a:	2600      	movs	r6, #0
 800167c:	4d0c      	ldr	r5, [pc, #48]	@ (80016b0 <__libc_init_array+0x38>)
 800167e:	4c0d      	ldr	r4, [pc, #52]	@ (80016b4 <__libc_init_array+0x3c>)
 8001680:	1b64      	subs	r4, r4, r5
 8001682:	10a4      	asrs	r4, r4, #2
 8001684:	42a6      	cmp	r6, r4
 8001686:	d109      	bne.n	800169c <__libc_init_array+0x24>
 8001688:	f000 f81a 	bl	80016c0 <_init>
 800168c:	2600      	movs	r6, #0
 800168e:	4d0a      	ldr	r5, [pc, #40]	@ (80016b8 <__libc_init_array+0x40>)
 8001690:	4c0a      	ldr	r4, [pc, #40]	@ (80016bc <__libc_init_array+0x44>)
 8001692:	1b64      	subs	r4, r4, r5
 8001694:	10a4      	asrs	r4, r4, #2
 8001696:	42a6      	cmp	r6, r4
 8001698:	d105      	bne.n	80016a6 <__libc_init_array+0x2e>
 800169a:	bd70      	pop	{r4, r5, r6, pc}
 800169c:	f855 3b04 	ldr.w	r3, [r5], #4
 80016a0:	4798      	blx	r3
 80016a2:	3601      	adds	r6, #1
 80016a4:	e7ee      	b.n	8001684 <__libc_init_array+0xc>
 80016a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016aa:	4798      	blx	r3
 80016ac:	3601      	adds	r6, #1
 80016ae:	e7f2      	b.n	8001696 <__libc_init_array+0x1e>
 80016b0:	080016fc 	.word	0x080016fc
 80016b4:	080016fc 	.word	0x080016fc
 80016b8:	080016fc 	.word	0x080016fc
 80016bc:	08001700 	.word	0x08001700

080016c0 <_init>:
 80016c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016c2:	bf00      	nop
 80016c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016c6:	bc08      	pop	{r3}
 80016c8:	469e      	mov	lr, r3
 80016ca:	4770      	bx	lr

080016cc <_fini>:
 80016cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ce:	bf00      	nop
 80016d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016d2:	bc08      	pop	{r3}
 80016d4:	469e      	mov	lr, r3
 80016d6:	4770      	bx	lr
