vendor_name = ModelSim
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/video_sync_generator.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/vga_controller.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/VGA_Audio_PLL.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/SEG7_LUT_8.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/SEG7_LUT.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/Reset_Delay.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/LCD_TEST.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/LCD_Controller.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/LCD.V
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/img_index.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/img_data.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/I2C_Controller.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/I2C_AV_Config.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/V/AUDIO_DAC.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/de2_115_default.SDC
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/DE2_115_Default.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/Waveform.vwf
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/test.v
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/DE2_115_Default.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/altpll_k3n2.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/altsyncram_skd1.tdf
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/vga_data/img_data_logo.mif
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/decode_aaa.tdf
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/mux_1pb.tdf
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/db/altsyncram_b7d1.tdf
source_file = 1, C:/Users/Tom/Google Drive/Duke/paint/DE2_115_Default/vga_data/index_logo.mif
design_name = DE2_115_Default
instance = comp, \SD_CLK~output , SD_CLK~output, DE2_115_Default, 1
instance = comp, \EEP_I2C_SCLK~output , EEP_I2C_SCLK~output, DE2_115_Default, 1
instance = comp, \SMA_CLKOUT~output , SMA_CLKOUT~output, DE2_115_Default, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, DE2_115_Default, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, DE2_115_Default, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, DE2_115_Default, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, DE2_115_Default, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, DE2_115_Default, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, DE2_115_Default, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, DE2_115_Default, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, DE2_115_Default, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, DE2_115_Default, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE2_115_Default, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE2_115_Default, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE2_115_Default, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE2_115_Default, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE2_115_Default, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE2_115_Default, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE2_115_Default, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE2_115_Default, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE2_115_Default, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE2_115_Default, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, DE2_115_Default, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, DE2_115_Default, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, DE2_115_Default, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, DE2_115_Default, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, DE2_115_Default, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, DE2_115_Default, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, DE2_115_Default, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, DE2_115_Default, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE2_115_Default, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE2_115_Default, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE2_115_Default, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE2_115_Default, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE2_115_Default, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE2_115_Default, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE2_115_Default, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE2_115_Default, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE2_115_Default, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE2_115_Default, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE2_115_Default, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE2_115_Default, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE2_115_Default, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE2_115_Default, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE2_115_Default, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE2_115_Default, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE2_115_Default, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE2_115_Default, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE2_115_Default, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE2_115_Default, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE2_115_Default, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE2_115_Default, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE2_115_Default, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE2_115_Default, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE2_115_Default, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE2_115_Default, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE2_115_Default, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE2_115_Default, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE2_115_Default, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE2_115_Default, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE2_115_Default, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE2_115_Default, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE2_115_Default, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE2_115_Default, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE2_115_Default, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE2_115_Default, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE2_115_Default, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE2_115_Default, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE2_115_Default, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE2_115_Default, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE2_115_Default, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE2_115_Default, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, DE2_115_Default, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, DE2_115_Default, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, DE2_115_Default, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, DE2_115_Default, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, DE2_115_Default, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, DE2_115_Default, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, DE2_115_Default, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, DE2_115_Default, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, DE2_115_Default, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, DE2_115_Default, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, DE2_115_Default, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, DE2_115_Default, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, DE2_115_Default, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, DE2_115_Default, 1
instance = comp, \LCD_BLON~output , LCD_BLON~output, DE2_115_Default, 1
instance = comp, \LCD_EN~output , LCD_EN~output, DE2_115_Default, 1
instance = comp, \LCD_ON~output , LCD_ON~output, DE2_115_Default, 1
instance = comp, \LCD_RS~output , LCD_RS~output, DE2_115_Default, 1
instance = comp, \LCD_RW~output , LCD_RW~output, DE2_115_Default, 1
instance = comp, \UART_CTS~output , UART_CTS~output, DE2_115_Default, 1
instance = comp, \UART_TXD~output , UART_TXD~output, DE2_115_Default, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE2_115_Default, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE2_115_Default, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE2_115_Default, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE2_115_Default, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE2_115_Default, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE2_115_Default, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE2_115_Default, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE2_115_Default, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE2_115_Default, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE2_115_Default, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE2_115_Default, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE2_115_Default, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE2_115_Default, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE2_115_Default, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE2_115_Default, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE2_115_Default, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE2_115_Default, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE2_115_Default, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE2_115_Default, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE2_115_Default, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE2_115_Default, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE2_115_Default, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE2_115_Default, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE2_115_Default, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE2_115_Default, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE2_115_Default, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE2_115_Default, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE2_115_Default, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE2_115_Default, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE2_115_Default, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE2_115_Default, 1
instance = comp, \I2C_SCLK~output , I2C_SCLK~output, DE2_115_Default, 1
instance = comp, \ENET0_GTX_CLK~output , ENET0_GTX_CLK~output, DE2_115_Default, 1
instance = comp, \ENET0_MDC~output , ENET0_MDC~output, DE2_115_Default, 1
instance = comp, \ENET0_RST_N~output , ENET0_RST_N~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_DATA[0]~output , ENET0_TX_DATA[0]~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_DATA[1]~output , ENET0_TX_DATA[1]~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_DATA[2]~output , ENET0_TX_DATA[2]~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_DATA[3]~output , ENET0_TX_DATA[3]~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_EN~output , ENET0_TX_EN~output, DE2_115_Default, 1
instance = comp, \ENET0_TX_ER~output , ENET0_TX_ER~output, DE2_115_Default, 1
instance = comp, \ENET1_GTX_CLK~output , ENET1_GTX_CLK~output, DE2_115_Default, 1
instance = comp, \ENET1_MDC~output , ENET1_MDC~output, DE2_115_Default, 1
instance = comp, \ENET1_RST_N~output , ENET1_RST_N~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_DATA[0]~output , ENET1_TX_DATA[0]~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_DATA[1]~output , ENET1_TX_DATA[1]~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_DATA[2]~output , ENET1_TX_DATA[2]~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_DATA[3]~output , ENET1_TX_DATA[3]~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_EN~output , ENET1_TX_EN~output, DE2_115_Default, 1
instance = comp, \ENET1_TX_ER~output , ENET1_TX_ER~output, DE2_115_Default, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE2_115_Default, 1
instance = comp, \OTG_ADDR[0]~output , OTG_ADDR[0]~output, DE2_115_Default, 1
instance = comp, \OTG_ADDR[1]~output , OTG_ADDR[1]~output, DE2_115_Default, 1
instance = comp, \OTG_CS_N~output , OTG_CS_N~output, DE2_115_Default, 1
instance = comp, \OTG_WR_N~output , OTG_WR_N~output, DE2_115_Default, 1
instance = comp, \OTG_RD_N~output , OTG_RD_N~output, DE2_115_Default, 1
instance = comp, \OTG_RST_N~output , OTG_RST_N~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE2_115_Default, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE2_115_Default, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE2_115_Default, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE2_115_Default, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE2_115_Default, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE2_115_Default, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE2_115_Default, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE2_115_Default, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, DE2_115_Default, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE2_115_Default, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[0]~output , SRAM_ADDR[0]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[1]~output , SRAM_ADDR[1]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[2]~output , SRAM_ADDR[2]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[3]~output , SRAM_ADDR[3]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[4]~output , SRAM_ADDR[4]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[5]~output , SRAM_ADDR[5]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[6]~output , SRAM_ADDR[6]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[7]~output , SRAM_ADDR[7]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[8]~output , SRAM_ADDR[8]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[9]~output , SRAM_ADDR[9]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[10]~output , SRAM_ADDR[10]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[11]~output , SRAM_ADDR[11]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[12]~output , SRAM_ADDR[12]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[13]~output , SRAM_ADDR[13]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[14]~output , SRAM_ADDR[14]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[15]~output , SRAM_ADDR[15]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[16]~output , SRAM_ADDR[16]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[17]~output , SRAM_ADDR[17]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[18]~output , SRAM_ADDR[18]~output, DE2_115_Default, 1
instance = comp, \SRAM_ADDR[19]~output , SRAM_ADDR[19]~output, DE2_115_Default, 1
instance = comp, \SRAM_CE_N~output , SRAM_CE_N~output, DE2_115_Default, 1
instance = comp, \SRAM_LB_N~output , SRAM_LB_N~output, DE2_115_Default, 1
instance = comp, \SRAM_OE_N~output , SRAM_OE_N~output, DE2_115_Default, 1
instance = comp, \SRAM_UB_N~output , SRAM_UB_N~output, DE2_115_Default, 1
instance = comp, \SRAM_WE_N~output , SRAM_WE_N~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[0]~output , FL_ADDR[0]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[1]~output , FL_ADDR[1]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[2]~output , FL_ADDR[2]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[3]~output , FL_ADDR[3]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[4]~output , FL_ADDR[4]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[5]~output , FL_ADDR[5]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[6]~output , FL_ADDR[6]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[7]~output , FL_ADDR[7]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[8]~output , FL_ADDR[8]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[9]~output , FL_ADDR[9]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[10]~output , FL_ADDR[10]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[11]~output , FL_ADDR[11]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[12]~output , FL_ADDR[12]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[13]~output , FL_ADDR[13]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[14]~output , FL_ADDR[14]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[15]~output , FL_ADDR[15]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[16]~output , FL_ADDR[16]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[17]~output , FL_ADDR[17]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[18]~output , FL_ADDR[18]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[19]~output , FL_ADDR[19]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[20]~output , FL_ADDR[20]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[21]~output , FL_ADDR[21]~output, DE2_115_Default, 1
instance = comp, \FL_ADDR[22]~output , FL_ADDR[22]~output, DE2_115_Default, 1
instance = comp, \FL_CE_N~output , FL_CE_N~output, DE2_115_Default, 1
instance = comp, \FL_OE_N~output , FL_OE_N~output, DE2_115_Default, 1
instance = comp, \FL_RST_N~output , FL_RST_N~output, DE2_115_Default, 1
instance = comp, \FL_WE_N~output , FL_WE_N~output, DE2_115_Default, 1
instance = comp, \FL_WP_N~output , FL_WP_N~output, DE2_115_Default, 1
instance = comp, \HSMC_CLKOUT_P1~output , HSMC_CLKOUT_P1~output, DE2_115_Default, 1
instance = comp, \HSMC_CLKOUT_P2~output , HSMC_CLKOUT_P2~output, DE2_115_Default, 1
instance = comp, \HSMC_CLKOUT0~output , HSMC_CLKOUT0~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[0]~output , HSMC_TX_D_P[0]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[1]~output , HSMC_TX_D_P[1]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[2]~output , HSMC_TX_D_P[2]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[3]~output , HSMC_TX_D_P[3]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[4]~output , HSMC_TX_D_P[4]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[5]~output , HSMC_TX_D_P[5]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[6]~output , HSMC_TX_D_P[6]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[7]~output , HSMC_TX_D_P[7]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[8]~output , HSMC_TX_D_P[8]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[9]~output , HSMC_TX_D_P[9]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[10]~output , HSMC_TX_D_P[10]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[11]~output , HSMC_TX_D_P[11]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[12]~output , HSMC_TX_D_P[12]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[13]~output , HSMC_TX_D_P[13]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[14]~output , HSMC_TX_D_P[14]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[15]~output , HSMC_TX_D_P[15]~output, DE2_115_Default, 1
instance = comp, \HSMC_TX_D_P[16]~output , HSMC_TX_D_P[16]~output, DE2_115_Default, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE2_115_Default, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE2_115_Default, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE2_115_Default, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE2_115_Default, 1
instance = comp, \HSMC_D[0]~output , HSMC_D[0]~output, DE2_115_Default, 1
instance = comp, \HSMC_D[1]~output , HSMC_D[1]~output, DE2_115_Default, 1
instance = comp, \HSMC_D[2]~output , HSMC_D[2]~output, DE2_115_Default, 1
instance = comp, \HSMC_D[3]~output , HSMC_D[3]~output, DE2_115_Default, 1
instance = comp, \EX_IO[0]~output , EX_IO[0]~output, DE2_115_Default, 1
instance = comp, \EX_IO[1]~output , EX_IO[1]~output, DE2_115_Default, 1
instance = comp, \EX_IO[2]~output , EX_IO[2]~output, DE2_115_Default, 1
instance = comp, \EX_IO[3]~output , EX_IO[3]~output, DE2_115_Default, 1
instance = comp, \EX_IO[4]~output , EX_IO[4]~output, DE2_115_Default, 1
instance = comp, \EX_IO[5]~output , EX_IO[5]~output, DE2_115_Default, 1
instance = comp, \EX_IO[6]~output , EX_IO[6]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[0]~output , LCD_DATA[0]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[1]~output , LCD_DATA[1]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[2]~output , LCD_DATA[2]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[3]~output , LCD_DATA[3]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[4]~output , LCD_DATA[4]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[5]~output , LCD_DATA[5]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[6]~output , LCD_DATA[6]~output, DE2_115_Default, 1
instance = comp, \LCD_DATA[7]~output , LCD_DATA[7]~output, DE2_115_Default, 1
instance = comp, \SD_CMD~output , SD_CMD~output, DE2_115_Default, 1
instance = comp, \SD_DAT[0]~output , SD_DAT[0]~output, DE2_115_Default, 1
instance = comp, \SD_DAT[1]~output , SD_DAT[1]~output, DE2_115_Default, 1
instance = comp, \SD_DAT[2]~output , SD_DAT[2]~output, DE2_115_Default, 1
instance = comp, \SD_DAT[3]~output , SD_DAT[3]~output, DE2_115_Default, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE2_115_Default, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE2_115_Default, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE2_115_Default, 1
instance = comp, \EEP_I2C_SDAT~output , EEP_I2C_SDAT~output, DE2_115_Default, 1
instance = comp, \I2C_SDAT~output , I2C_SDAT~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[0]~output , OTG_DATA[0]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[1]~output , OTG_DATA[1]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[2]~output , OTG_DATA[2]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[3]~output , OTG_DATA[3]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[4]~output , OTG_DATA[4]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[5]~output , OTG_DATA[5]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[6]~output , OTG_DATA[6]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[7]~output , OTG_DATA[7]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[8]~output , OTG_DATA[8]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[9]~output , OTG_DATA[9]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[10]~output , OTG_DATA[10]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[11]~output , OTG_DATA[11]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[12]~output , OTG_DATA[12]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[13]~output , OTG_DATA[13]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[14]~output , OTG_DATA[14]~output, DE2_115_Default, 1
instance = comp, \OTG_DATA[15]~output , OTG_DATA[15]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, DE2_115_Default, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[0]~output , SRAM_DQ[0]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[1]~output , SRAM_DQ[1]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[2]~output , SRAM_DQ[2]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[3]~output , SRAM_DQ[3]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[4]~output , SRAM_DQ[4]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[5]~output , SRAM_DQ[5]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[6]~output , SRAM_DQ[6]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[7]~output , SRAM_DQ[7]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[8]~output , SRAM_DQ[8]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[9]~output , SRAM_DQ[9]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[10]~output , SRAM_DQ[10]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[11]~output , SRAM_DQ[11]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[12]~output , SRAM_DQ[12]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[13]~output , SRAM_DQ[13]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[14]~output , SRAM_DQ[14]~output, DE2_115_Default, 1
instance = comp, \SRAM_DQ[15]~output , SRAM_DQ[15]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[0]~output , FL_DQ[0]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[1]~output , FL_DQ[1]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[2]~output , FL_DQ[2]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[3]~output , FL_DQ[3]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[4]~output , FL_DQ[4]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[5]~output , FL_DQ[5]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[6]~output , FL_DQ[6]~output, DE2_115_Default, 1
instance = comp, \FL_DQ[7]~output , FL_DQ[7]~output, DE2_115_Default, 1
instance = comp, \GPIO[0]~output , GPIO[0]~output, DE2_115_Default, 1
instance = comp, \GPIO[1]~output , GPIO[1]~output, DE2_115_Default, 1
instance = comp, \GPIO[2]~output , GPIO[2]~output, DE2_115_Default, 1
instance = comp, \GPIO[3]~output , GPIO[3]~output, DE2_115_Default, 1
instance = comp, \GPIO[4]~output , GPIO[4]~output, DE2_115_Default, 1
instance = comp, \GPIO[5]~output , GPIO[5]~output, DE2_115_Default, 1
instance = comp, \GPIO[6]~output , GPIO[6]~output, DE2_115_Default, 1
instance = comp, \GPIO[7]~output , GPIO[7]~output, DE2_115_Default, 1
instance = comp, \GPIO[8]~output , GPIO[8]~output, DE2_115_Default, 1
instance = comp, \GPIO[9]~output , GPIO[9]~output, DE2_115_Default, 1
instance = comp, \GPIO[10]~output , GPIO[10]~output, DE2_115_Default, 1
instance = comp, \GPIO[11]~output , GPIO[11]~output, DE2_115_Default, 1
instance = comp, \GPIO[12]~output , GPIO[12]~output, DE2_115_Default, 1
instance = comp, \GPIO[13]~output , GPIO[13]~output, DE2_115_Default, 1
instance = comp, \GPIO[14]~output , GPIO[14]~output, DE2_115_Default, 1
instance = comp, \GPIO[15]~output , GPIO[15]~output, DE2_115_Default, 1
instance = comp, \GPIO[16]~output , GPIO[16]~output, DE2_115_Default, 1
instance = comp, \GPIO[17]~output , GPIO[17]~output, DE2_115_Default, 1
instance = comp, \GPIO[18]~output , GPIO[18]~output, DE2_115_Default, 1
instance = comp, \GPIO[19]~output , GPIO[19]~output, DE2_115_Default, 1
instance = comp, \GPIO[20]~output , GPIO[20]~output, DE2_115_Default, 1
instance = comp, \GPIO[21]~output , GPIO[21]~output, DE2_115_Default, 1
instance = comp, \GPIO[22]~output , GPIO[22]~output, DE2_115_Default, 1
instance = comp, \GPIO[23]~output , GPIO[23]~output, DE2_115_Default, 1
instance = comp, \GPIO[24]~output , GPIO[24]~output, DE2_115_Default, 1
instance = comp, \GPIO[25]~output , GPIO[25]~output, DE2_115_Default, 1
instance = comp, \GPIO[26]~output , GPIO[26]~output, DE2_115_Default, 1
instance = comp, \GPIO[27]~output , GPIO[27]~output, DE2_115_Default, 1
instance = comp, \GPIO[28]~output , GPIO[28]~output, DE2_115_Default, 1
instance = comp, \GPIO[29]~output , GPIO[29]~output, DE2_115_Default, 1
instance = comp, \GPIO[30]~output , GPIO[30]~output, DE2_115_Default, 1
instance = comp, \GPIO[31]~output , GPIO[31]~output, DE2_115_Default, 1
instance = comp, \GPIO[32]~output , GPIO[32]~output, DE2_115_Default, 1
instance = comp, \GPIO[33]~output , GPIO[33]~output, DE2_115_Default, 1
instance = comp, \GPIO[34]~output , GPIO[34]~output, DE2_115_Default, 1
instance = comp, \GPIO[35]~output , GPIO[35]~output, DE2_115_Default, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE2_115_Default, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[1]~6 , u5|LUT_INDEX[1]~6, DE2_115_Default, 1
instance = comp, \r0|Cont[1]~19 , r0|Cont[1]~19, DE2_115_Default, 1
instance = comp, \r0|Cont[1] , r0|Cont[1], DE2_115_Default, 1
instance = comp, \r0|Cont[2]~21 , r0|Cont[2]~21, DE2_115_Default, 1
instance = comp, \r0|Cont[2] , r0|Cont[2], DE2_115_Default, 1
instance = comp, \r0|Cont[3]~23 , r0|Cont[3]~23, DE2_115_Default, 1
instance = comp, \r0|Cont[3] , r0|Cont[3], DE2_115_Default, 1
instance = comp, \r0|Cont[4]~25 , r0|Cont[4]~25, DE2_115_Default, 1
instance = comp, \r0|Cont[4] , r0|Cont[4], DE2_115_Default, 1
instance = comp, \r0|Cont[5]~27 , r0|Cont[5]~27, DE2_115_Default, 1
instance = comp, \r0|Cont[5] , r0|Cont[5], DE2_115_Default, 1
instance = comp, \r0|Cont[6]~29 , r0|Cont[6]~29, DE2_115_Default, 1
instance = comp, \r0|Cont[6] , r0|Cont[6], DE2_115_Default, 1
instance = comp, \r0|Cont[7]~31 , r0|Cont[7]~31, DE2_115_Default, 1
instance = comp, \r0|Cont[7] , r0|Cont[7], DE2_115_Default, 1
instance = comp, \r0|Cont[8]~33 , r0|Cont[8]~33, DE2_115_Default, 1
instance = comp, \r0|Cont[8] , r0|Cont[8], DE2_115_Default, 1
instance = comp, \r0|Cont[9]~35 , r0|Cont[9]~35, DE2_115_Default, 1
instance = comp, \r0|Cont[9] , r0|Cont[9], DE2_115_Default, 1
instance = comp, \r0|Cont[10]~37 , r0|Cont[10]~37, DE2_115_Default, 1
instance = comp, \r0|Cont[10] , r0|Cont[10], DE2_115_Default, 1
instance = comp, \r0|Cont[11]~39 , r0|Cont[11]~39, DE2_115_Default, 1
instance = comp, \r0|Cont[11] , r0|Cont[11], DE2_115_Default, 1
instance = comp, \r0|Cont[12]~41 , r0|Cont[12]~41, DE2_115_Default, 1
instance = comp, \r0|Cont[12] , r0|Cont[12], DE2_115_Default, 1
instance = comp, \r0|Cont[13]~43 , r0|Cont[13]~43, DE2_115_Default, 1
instance = comp, \r0|Cont[13] , r0|Cont[13], DE2_115_Default, 1
instance = comp, \r0|Cont[14]~45 , r0|Cont[14]~45, DE2_115_Default, 1
instance = comp, \r0|Cont[14] , r0|Cont[14], DE2_115_Default, 1
instance = comp, \r0|Cont[15]~47 , r0|Cont[15]~47, DE2_115_Default, 1
instance = comp, \r0|Cont[15] , r0|Cont[15], DE2_115_Default, 1
instance = comp, \r0|Cont[16]~49 , r0|Cont[16]~49, DE2_115_Default, 1
instance = comp, \r0|Cont[16] , r0|Cont[16], DE2_115_Default, 1
instance = comp, \r0|Cont[17]~51 , r0|Cont[17]~51, DE2_115_Default, 1
instance = comp, \r0|Cont[17] , r0|Cont[17], DE2_115_Default, 1
instance = comp, \r0|Cont[18]~53 , r0|Cont[18]~53, DE2_115_Default, 1
instance = comp, \r0|Cont[18] , r0|Cont[18], DE2_115_Default, 1
instance = comp, \r0|Cont[19]~55 , r0|Cont[19]~55, DE2_115_Default, 1
instance = comp, \r0|Cont[19] , r0|Cont[19], DE2_115_Default, 1
instance = comp, \r0|Equal0~0 , r0|Equal0~0, DE2_115_Default, 1
instance = comp, \r0|Equal0~4 , r0|Equal0~4, DE2_115_Default, 1
instance = comp, \r0|Equal0~3 , r0|Equal0~3, DE2_115_Default, 1
instance = comp, \r0|Equal0~2 , r0|Equal0~2, DE2_115_Default, 1
instance = comp, \r0|Equal0~7 , r0|Equal0~7, DE2_115_Default, 1
instance = comp, \r0|Cont[0]~57 , r0|Cont[0]~57, DE2_115_Default, 1
instance = comp, \r0|Cont[0] , r0|Cont[0], DE2_115_Default, 1
instance = comp, \r0|Equal0~1 , r0|Equal0~1, DE2_115_Default, 1
instance = comp, \r0|Equal0~5 , r0|Equal0~5, DE2_115_Default, 1
instance = comp, \r0|Equal0~6 , r0|Equal0~6, DE2_115_Default, 1
instance = comp, \r0|oRESET~feeder , r0|oRESET~feeder, DE2_115_Default, 1
instance = comp, \r0|oRESET , r0|oRESET, DE2_115_Default, 1
instance = comp, \u5|LessThan0~0 , u5|LessThan0~0, DE2_115_Default, 1
instance = comp, \u5|LessThan0~1 , u5|LessThan0~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST~18 , u5|mLCD_ST~18, DE2_115_Default, 1
instance = comp, \u5|mDLY[0]~18 , u5|mDLY[0]~18, DE2_115_Default, 1
instance = comp, \u5|mDLY[17]~44 , u5|mDLY[17]~44, DE2_115_Default, 1
instance = comp, \u5|mDLY[0] , u5|mDLY[0], DE2_115_Default, 1
instance = comp, \u5|mDLY[1]~20 , u5|mDLY[1]~20, DE2_115_Default, 1
instance = comp, \u5|mDLY[1] , u5|mDLY[1], DE2_115_Default, 1
instance = comp, \u5|mDLY[2]~22 , u5|mDLY[2]~22, DE2_115_Default, 1
instance = comp, \u5|mDLY[2] , u5|mDLY[2], DE2_115_Default, 1
instance = comp, \u5|mDLY[3]~24 , u5|mDLY[3]~24, DE2_115_Default, 1
instance = comp, \u5|mDLY[3] , u5|mDLY[3], DE2_115_Default, 1
instance = comp, \u5|mDLY[4]~26 , u5|mDLY[4]~26, DE2_115_Default, 1
instance = comp, \u5|mDLY[4] , u5|mDLY[4], DE2_115_Default, 1
instance = comp, \u5|mDLY[5]~28 , u5|mDLY[5]~28, DE2_115_Default, 1
instance = comp, \u5|mDLY[5] , u5|mDLY[5], DE2_115_Default, 1
instance = comp, \u5|mDLY[6]~30 , u5|mDLY[6]~30, DE2_115_Default, 1
instance = comp, \u5|mDLY[6] , u5|mDLY[6], DE2_115_Default, 1
instance = comp, \u5|mDLY[7]~32 , u5|mDLY[7]~32, DE2_115_Default, 1
instance = comp, \u5|mDLY[7] , u5|mDLY[7], DE2_115_Default, 1
instance = comp, \u5|mDLY[8]~34 , u5|mDLY[8]~34, DE2_115_Default, 1
instance = comp, \u5|mDLY[8] , u5|mDLY[8], DE2_115_Default, 1
instance = comp, \u5|mDLY[9]~36 , u5|mDLY[9]~36, DE2_115_Default, 1
instance = comp, \u5|mDLY[9] , u5|mDLY[9], DE2_115_Default, 1
instance = comp, \u5|mDLY[10]~38 , u5|mDLY[10]~38, DE2_115_Default, 1
instance = comp, \u5|mDLY[10] , u5|mDLY[10], DE2_115_Default, 1
instance = comp, \u5|mDLY[11]~40 , u5|mDLY[11]~40, DE2_115_Default, 1
instance = comp, \u5|mDLY[11] , u5|mDLY[11], DE2_115_Default, 1
instance = comp, \u5|mDLY[12]~42 , u5|mDLY[12]~42, DE2_115_Default, 1
instance = comp, \u5|mDLY[12] , u5|mDLY[12], DE2_115_Default, 1
instance = comp, \u5|mDLY[13]~45 , u5|mDLY[13]~45, DE2_115_Default, 1
instance = comp, \u5|mDLY[13] , u5|mDLY[13], DE2_115_Default, 1
instance = comp, \u5|mDLY[14]~47 , u5|mDLY[14]~47, DE2_115_Default, 1
instance = comp, \u5|mDLY[14] , u5|mDLY[14], DE2_115_Default, 1
instance = comp, \u5|mDLY[15]~49 , u5|mDLY[15]~49, DE2_115_Default, 1
instance = comp, \u5|mDLY[15] , u5|mDLY[15], DE2_115_Default, 1
instance = comp, \u5|mDLY[16]~51 , u5|mDLY[16]~51, DE2_115_Default, 1
instance = comp, \u5|mDLY[16] , u5|mDLY[16], DE2_115_Default, 1
instance = comp, \u5|LessThan1~0 , u5|LessThan1~0, DE2_115_Default, 1
instance = comp, \u5|LessThan1~1 , u5|LessThan1~1, DE2_115_Default, 1
instance = comp, \u5|LessThan1~2 , u5|LessThan1~2, DE2_115_Default, 1
instance = comp, \u5|mDLY[17]~53 , u5|mDLY[17]~53, DE2_115_Default, 1
instance = comp, \u5|mDLY[17] , u5|mDLY[17], DE2_115_Default, 1
instance = comp, \u5|LessThan1~3 , u5|LessThan1~3, DE2_115_Default, 1
instance = comp, \u5|LessThan1~4 , u5|LessThan1~4, DE2_115_Default, 1
instance = comp, \u5|LessThan1~5 , u5|LessThan1~5, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST~19 , u5|mLCD_ST~19, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000001~0 , u5|mLCD_ST.000001~0, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000001 , u5|mLCD_ST.000001, DE2_115_Default, 1
instance = comp, \u5|Selector0~0 , u5|Selector0~0, DE2_115_Default, 1
instance = comp, \u5|Selector0~1 , u5|Selector0~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_Start , u5|mLCD_Start, DE2_115_Default, 1
instance = comp, \u5|u0|preStart , u5|u0|preStart, DE2_115_Default, 1
instance = comp, \u5|u0|oDone~0 , u5|u0|oDone~0, DE2_115_Default, 1
instance = comp, \u5|u0|ST.00~0 , u5|u0|ST.00~0, DE2_115_Default, 1
instance = comp, \u5|u0|ST.00 , u5|u0|ST.00, DE2_115_Default, 1
instance = comp, \u5|u0|ST.01~0 , u5|u0|ST.01~0, DE2_115_Default, 1
instance = comp, \u5|u0|ST.01 , u5|u0|ST.01, DE2_115_Default, 1
instance = comp, \u5|u0|Selector5~0 , u5|u0|Selector5~0, DE2_115_Default, 1
instance = comp, \u5|u0|Selector2~1 , u5|u0|Selector2~1, DE2_115_Default, 1
instance = comp, \u5|u0|Add0~0 , u5|u0|Add0~0, DE2_115_Default, 1
instance = comp, \u5|u0|Selector8~0 , u5|u0|Selector8~0, DE2_115_Default, 1
instance = comp, \u5|u0|Cont[0] , u5|u0|Cont[0], DE2_115_Default, 1
instance = comp, \u5|u0|Add0~2 , u5|u0|Add0~2, DE2_115_Default, 1
instance = comp, \u5|u0|Selector7~0 , u5|u0|Selector7~0, DE2_115_Default, 1
instance = comp, \u5|u0|Cont[1] , u5|u0|Cont[1], DE2_115_Default, 1
instance = comp, \u5|u0|Add0~4 , u5|u0|Add0~4, DE2_115_Default, 1
instance = comp, \u5|u0|Selector6~0 , u5|u0|Selector6~0, DE2_115_Default, 1
instance = comp, \u5|u0|Cont[2] , u5|u0|Cont[2], DE2_115_Default, 1
instance = comp, \u5|u0|Add0~6 , u5|u0|Add0~6, DE2_115_Default, 1
instance = comp, \u5|u0|Selector5~1 , u5|u0|Selector5~1, DE2_115_Default, 1
instance = comp, \u5|u0|Cont[3] , u5|u0|Cont[3], DE2_115_Default, 1
instance = comp, \u5|u0|Add0~8 , u5|u0|Add0~8, DE2_115_Default, 1
instance = comp, \u5|u0|Selector4~0 , u5|u0|Selector4~0, DE2_115_Default, 1
instance = comp, \u5|u0|Selector4~1 , u5|u0|Selector4~1, DE2_115_Default, 1
instance = comp, \u5|u0|Cont[4] , u5|u0|Cont[4], DE2_115_Default, 1
instance = comp, \u5|u0|Selector2~0 , u5|u0|Selector2~0, DE2_115_Default, 1
instance = comp, \u5|u0|ST.10 , u5|u0|ST.10, DE2_115_Default, 1
instance = comp, \u5|u0|ST~14 , u5|u0|ST~14, DE2_115_Default, 1
instance = comp, \u5|u0|ST.11 , u5|u0|ST.11, DE2_115_Default, 1
instance = comp, \u5|u0|mStart~0 , u5|u0|mStart~0, DE2_115_Default, 1
instance = comp, \u5|u0|mStart , u5|u0|mStart, DE2_115_Default, 1
instance = comp, \u5|u0|oDone~1 , u5|u0|oDone~1, DE2_115_Default, 1
instance = comp, \u5|u0|oDone , u5|u0|oDone, DE2_115_Default, 1
instance = comp, \u5|Selector3~0 , u5|Selector3~0, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000010 , u5|mLCD_ST.000010, DE2_115_Default, 1
instance = comp, \u5|Selector4~0 , u5|Selector4~0, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000011 , u5|mLCD_ST.000011, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[5]~8 , u5|LUT_INDEX[5]~8, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[1] , u5|LUT_INDEX[1], DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[2]~9 , u5|LUT_INDEX[2]~9, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[2] , u5|LUT_INDEX[2], DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[3]~11 , u5|LUT_INDEX[3]~11, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[3] , u5|LUT_INDEX[3], DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[4]~13 , u5|LUT_INDEX[4]~13, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[4] , u5|LUT_INDEX[4], DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[5]~15 , u5|LUT_INDEX[5]~15, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[5] , u5|LUT_INDEX[5], DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[0]~5 , u5|LUT_INDEX[0]~5, DE2_115_Default, 1
instance = comp, \u5|LUT_INDEX[0] , u5|LUT_INDEX[0], DE2_115_Default, 1
instance = comp, \u5|WideOr8~0 , u5|WideOr8~0, DE2_115_Default, 1
instance = comp, \u5|WideOr8~1 , u5|WideOr8~1, DE2_115_Default, 1
instance = comp, \u5|WideOr8~2 , u5|WideOr8~2, DE2_115_Default, 1
instance = comp, \u5|WideOr8~3 , u5|WideOr8~3, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000000~0 , u5|mLCD_ST.000000~0, DE2_115_Default, 1
instance = comp, \u5|mLCD_ST.000000 , u5|mLCD_ST.000000, DE2_115_Default, 1
instance = comp, \u5|mLCD_RS~0 , u5|mLCD_RS~0, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[0] , u5|mLCD_DATA[0], DE2_115_Default, 1
instance = comp, \u5|WideOr7~0 , u5|WideOr7~0, DE2_115_Default, 1
instance = comp, \u5|WideOr7~1 , u5|WideOr7~1, DE2_115_Default, 1
instance = comp, \u5|WideOr7~2 , u5|WideOr7~2, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[1] , u5|mLCD_DATA[1], DE2_115_Default, 1
instance = comp, \u5|WideOr6~0 , u5|WideOr6~0, DE2_115_Default, 1
instance = comp, \u5|WideOr6~1 , u5|WideOr6~1, DE2_115_Default, 1
instance = comp, \u5|WideOr6~2 , u5|WideOr6~2, DE2_115_Default, 1
instance = comp, \u5|WideOr6~3 , u5|WideOr6~3, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[2] , u5|mLCD_DATA[2], DE2_115_Default, 1
instance = comp, \u5|WideOr5~0 , u5|WideOr5~0, DE2_115_Default, 1
instance = comp, \u5|WideOr5~1 , u5|WideOr5~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[3] , u5|mLCD_DATA[3], DE2_115_Default, 1
instance = comp, \u5|WideOr4~3 , u5|WideOr4~3, DE2_115_Default, 1
instance = comp, \u5|WideOr4~5 , u5|WideOr4~5, DE2_115_Default, 1
instance = comp, \u5|WideOr4~2 , u5|WideOr4~2, DE2_115_Default, 1
instance = comp, \u5|WideOr4~4 , u5|WideOr4~4, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[4] , u5|mLCD_DATA[4], DE2_115_Default, 1
instance = comp, \u5|WideOr3~0 , u5|WideOr3~0, DE2_115_Default, 1
instance = comp, \u5|WideOr3~1 , u5|WideOr3~1, DE2_115_Default, 1
instance = comp, \u5|WideOr3~2 , u5|WideOr3~2, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[5] , u5|mLCD_DATA[5], DE2_115_Default, 1
instance = comp, \u5|WideOr2~0 , u5|WideOr2~0, DE2_115_Default, 1
instance = comp, \u5|WideOr2~1 , u5|WideOr2~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[6] , u5|mLCD_DATA[6], DE2_115_Default, 1
instance = comp, \u5|WideOr1~0 , u5|WideOr1~0, DE2_115_Default, 1
instance = comp, \u5|WideOr1~1 , u5|WideOr1~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_DATA[7] , u5|mLCD_DATA[7], DE2_115_Default, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE2_115_Default, 1
instance = comp, \p1|altpll_component|auto_generated|pll1 , p1|altpll_component|auto_generated|pll1, DE2_115_Default, 1
instance = comp, \p1|altpll_component|auto_generated|clk[1]~clkctrl , p1|altpll_component|auto_generated|clk[1]~clkctrl, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[0]~9 , u4|LRCK_1X_DIV[0]~9, DE2_115_Default, 1
instance = comp, \u4|LessThan1~0 , u4|LessThan1~0, DE2_115_Default, 1
instance = comp, \u4|LessThan1~1 , u4|LessThan1~1, DE2_115_Default, 1
instance = comp, \u4|LessThan1~2 , u4|LessThan1~2, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[0] , u4|LRCK_1X_DIV[0], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[1]~11 , u4|LRCK_1X_DIV[1]~11, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[1] , u4|LRCK_1X_DIV[1], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[2]~13 , u4|LRCK_1X_DIV[2]~13, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[2] , u4|LRCK_1X_DIV[2], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[3]~15 , u4|LRCK_1X_DIV[3]~15, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[3] , u4|LRCK_1X_DIV[3], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[4]~17 , u4|LRCK_1X_DIV[4]~17, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[4] , u4|LRCK_1X_DIV[4], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[5]~19 , u4|LRCK_1X_DIV[5]~19, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[5] , u4|LRCK_1X_DIV[5], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[6]~21 , u4|LRCK_1X_DIV[6]~21, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[6] , u4|LRCK_1X_DIV[6], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[7]~23 , u4|LRCK_1X_DIV[7]~23, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[7] , u4|LRCK_1X_DIV[7], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[8]~25 , u4|LRCK_1X_DIV[8]~25, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X_DIV[8] , u4|LRCK_1X_DIV[8], DE2_115_Default, 1
instance = comp, \u4|LRCK_1X~0 , u4|LRCK_1X~0, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X , u4|LRCK_1X, DE2_115_Default, 1
instance = comp, \u4|BCK_DIV~0 , u4|BCK_DIV~0, DE2_115_Default, 1
instance = comp, \u4|BCK_DIV[2] , u4|BCK_DIV[2], DE2_115_Default, 1
instance = comp, \u4|BCK_DIV~2 , u4|BCK_DIV~2, DE2_115_Default, 1
instance = comp, \u4|BCK_DIV[0] , u4|BCK_DIV[0], DE2_115_Default, 1
instance = comp, \u4|BCK_DIV~1 , u4|BCK_DIV~1, DE2_115_Default, 1
instance = comp, \u4|BCK_DIV[1] , u4|BCK_DIV[1], DE2_115_Default, 1
instance = comp, \u4|oAUD_BCK~0 , u4|oAUD_BCK~0, DE2_115_Default, 1
instance = comp, \u4|oAUD_BCK , u4|oAUD_BCK, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[0]~16 , u3|mI2C_CLK_DIV[0]~16, DE2_115_Default, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[0] , u3|mI2C_CLK_DIV[0], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[1]~18 , u3|mI2C_CLK_DIV[1]~18, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[1] , u3|mI2C_CLK_DIV[1], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[2]~20 , u3|mI2C_CLK_DIV[2]~20, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[2] , u3|mI2C_CLK_DIV[2], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[3]~22 , u3|mI2C_CLK_DIV[3]~22, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[3] , u3|mI2C_CLK_DIV[3], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[4]~24 , u3|mI2C_CLK_DIV[4]~24, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[4] , u3|mI2C_CLK_DIV[4], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[5]~26 , u3|mI2C_CLK_DIV[5]~26, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[5] , u3|mI2C_CLK_DIV[5], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[6]~28 , u3|mI2C_CLK_DIV[6]~28, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[6] , u3|mI2C_CLK_DIV[6], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[7]~30 , u3|mI2C_CLK_DIV[7]~30, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[7] , u3|mI2C_CLK_DIV[7], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[8]~32 , u3|mI2C_CLK_DIV[8]~32, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[8] , u3|mI2C_CLK_DIV[8], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[9]~34 , u3|mI2C_CLK_DIV[9]~34, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[9] , u3|mI2C_CLK_DIV[9], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[10]~36 , u3|mI2C_CLK_DIV[10]~36, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[10] , u3|mI2C_CLK_DIV[10], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[11]~38 , u3|mI2C_CLK_DIV[11]~38, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[11] , u3|mI2C_CLK_DIV[11], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[12]~40 , u3|mI2C_CLK_DIV[12]~40, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[12] , u3|mI2C_CLK_DIV[12], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[13]~42 , u3|mI2C_CLK_DIV[13]~42, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[13] , u3|mI2C_CLK_DIV[13], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[14]~44 , u3|mI2C_CLK_DIV[14]~44, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[14] , u3|mI2C_CLK_DIV[14], DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[15]~46 , u3|mI2C_CLK_DIV[15]~46, DE2_115_Default, 1
instance = comp, \u3|mI2C_CLK_DIV[15] , u3|mI2C_CLK_DIV[15], DE2_115_Default, 1
instance = comp, \u3|LessThan0~0 , u3|LessThan0~0, DE2_115_Default, 1
instance = comp, \u3|LessThan0~3 , u3|LessThan0~3, DE2_115_Default, 1
instance = comp, \u3|LessThan0~1 , u3|LessThan0~1, DE2_115_Default, 1
instance = comp, \u3|LessThan0~2 , u3|LessThan0~2, DE2_115_Default, 1
instance = comp, \u3|LessThan0~4 , u3|LessThan0~4, DE2_115_Default, 1
instance = comp, \u3|mI2C_CTRL_CLK~0 , u3|mI2C_CTRL_CLK~0, DE2_115_Default, 1
instance = comp, \u3|mI2C_CTRL_CLK , u3|mI2C_CTRL_CLK, DE2_115_Default, 1
instance = comp, \u3|mI2C_CTRL_CLK~clkctrl , u3|mI2C_CTRL_CLK~clkctrl, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[0]~6 , u3|u0|SD_COUNTER[0]~6, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[1]~10 , u3|u0|SD_COUNTER[1]~10, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[2]~12 , u3|u0|SD_COUNTER[2]~12, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[4]~8 , u3|u0|SD_COUNTER[4]~8, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[4]~16 , u3|u0|SD_COUNTER[4]~16, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[5]~18 , u3|u0|SD_COUNTER[5]~18, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[5] , u3|u0|SD_COUNTER[5], DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[4]~9 , u3|u0|SD_COUNTER[4]~9, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[2] , u3|u0|SD_COUNTER[2], DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[3]~14 , u3|u0|SD_COUNTER[3]~14, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[3] , u3|u0|SD_COUNTER[3], DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[4] , u3|u0|SD_COUNTER[4], DE2_115_Default, 1
instance = comp, \u3|u0|END~0 , u3|u0|END~0, DE2_115_Default, 1
instance = comp, \u3|u0|END~1 , u3|u0|END~1, DE2_115_Default, 1
instance = comp, \u3|u0|END , u3|u0|END, DE2_115_Default, 1
instance = comp, \u3|u0|ACK2~0 , u3|u0|ACK2~0, DE2_115_Default, 1
instance = comp, \u3|u0|ACK2~1 , u3|u0|ACK2~1, DE2_115_Default, 1
instance = comp, \I2C_SDAT~input , I2C_SDAT~input, DE2_115_Default, 1
instance = comp, \u3|u0|ACK2~2 , u3|u0|ACK2~2, DE2_115_Default, 1
instance = comp, \u3|u0|ACK2 , u3|u0|ACK2, DE2_115_Default, 1
instance = comp, \u3|u0|ACK1~0 , u3|u0|ACK1~0, DE2_115_Default, 1
instance = comp, \u3|u0|Selector4~0 , u3|u0|Selector4~0, DE2_115_Default, 1
instance = comp, \u3|u0|ACK1~1 , u3|u0|ACK1~1, DE2_115_Default, 1
instance = comp, \u3|u0|ACK1 , u3|u0|ACK1, DE2_115_Default, 1
instance = comp, \u3|u0|ACK3~0 , u3|u0|ACK3~0, DE2_115_Default, 1
instance = comp, \u3|u0|ACK3~1 , u3|u0|ACK3~1, DE2_115_Default, 1
instance = comp, \u3|u0|ACK3~2 , u3|u0|ACK3~2, DE2_115_Default, 1
instance = comp, \u3|u0|ACK3 , u3|u0|ACK3, DE2_115_Default, 1
instance = comp, \u3|mSetup_ST~12 , u3|mSetup_ST~12, DE2_115_Default, 1
instance = comp, \u3|Selector1~0 , u3|Selector1~0, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[0]~5 , u3|LUT_INDEX[0]~5, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[0] , u3|LUT_INDEX[0], DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[1]~6 , u3|LUT_INDEX[1]~6, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[5]~8 , u3|LUT_INDEX[5]~8, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[1] , u3|LUT_INDEX[1], DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[2]~9 , u3|LUT_INDEX[2]~9, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[2] , u3|LUT_INDEX[2], DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[3]~11 , u3|LUT_INDEX[3]~11, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[3] , u3|LUT_INDEX[3], DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[4]~13 , u3|LUT_INDEX[4]~13, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[4] , u3|LUT_INDEX[4], DE2_115_Default, 1
instance = comp, \u3|LessThan1~0 , u3|LessThan1~0, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[5]~15 , u3|LUT_INDEX[5]~15, DE2_115_Default, 1
instance = comp, \u3|LUT_INDEX[5] , u3|LUT_INDEX[5], DE2_115_Default, 1
instance = comp, \u3|LessThan1~1 , u3|LessThan1~1, DE2_115_Default, 1
instance = comp, \u3|mSetup_ST.0000 , u3|mSetup_ST.0000, DE2_115_Default, 1
instance = comp, \u3|Selector2~0 , u3|Selector2~0, DE2_115_Default, 1
instance = comp, \u3|mSetup_ST.0001 , u3|mSetup_ST.0001, DE2_115_Default, 1
instance = comp, \u3|mSetup_ST~13 , u3|mSetup_ST~13, DE2_115_Default, 1
instance = comp, \u3|mSetup_ST.0010 , u3|mSetup_ST.0010, DE2_115_Default, 1
instance = comp, \u3|Selector0~0 , u3|Selector0~0, DE2_115_Default, 1
instance = comp, \u3|mI2C_GO , u3|mI2C_GO, DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[0] , u3|u0|SD_COUNTER[0], DE2_115_Default, 1
instance = comp, \u3|u0|SD_COUNTER[1] , u3|u0|SD_COUNTER[1], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~3 , u3|u0|Mux0~3, DE2_115_Default, 1
instance = comp, \u3|WideOr8~0 , u3|WideOr8~0, DE2_115_Default, 1
instance = comp, \u3|WideOr8~1 , u3|WideOr8~1, DE2_115_Default, 1
instance = comp, \u3|WideOr8~2 , u3|WideOr8~2, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[22]~0 , u3|mI2C_DATA[22]~0, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[6] , u3|mI2C_DATA[6], DE2_115_Default, 1
instance = comp, \u3|u0|SD[6]~feeder , u3|u0|SD[6]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[22]~0 , u3|u0|SD[22]~0, DE2_115_Default, 1
instance = comp, \u3|u0|SD[22]~1 , u3|u0|SD[22]~1, DE2_115_Default, 1
instance = comp, \u3|u0|SD[6] , u3|u0|SD[6], DE2_115_Default, 1
instance = comp, \u3|WideOr9~0 , u3|WideOr9~0, DE2_115_Default, 1
instance = comp, \u3|WideOr9~1 , u3|WideOr9~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[5] , u3|mI2C_DATA[5], DE2_115_Default, 1
instance = comp, \u3|u0|SD[5] , u3|u0|SD[5], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~10 , u3|u0|Mux0~10, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~11 , u3|u0|Mux0~11, DE2_115_Default, 1
instance = comp, \u3|WideOr7~0 , u3|WideOr7~0, DE2_115_Default, 1
instance = comp, \u3|WideOr7~1 , u3|WideOr7~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[7] , u3|mI2C_DATA[7], DE2_115_Default, 1
instance = comp, \u3|u0|SD[7]~feeder , u3|u0|SD[7]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[7] , u3|u0|SD[7], DE2_115_Default, 1
instance = comp, \u3|WideOr14~1 , u3|WideOr14~1, DE2_115_Default, 1
instance = comp, \u3|WideOr14~0 , u3|WideOr14~0, DE2_115_Default, 1
instance = comp, \u3|WideOr14~2 , u3|WideOr14~2, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[0] , u3|mI2C_DATA[0], DE2_115_Default, 1
instance = comp, \u3|u0|SD[0] , u3|u0|SD[0], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~6 , u3|u0|Mux0~6, DE2_115_Default, 1
instance = comp, \u3|WideOr3~3 , u3|WideOr3~3, DE2_115_Default, 1
instance = comp, \u3|WideOr3~2 , u3|WideOr3~2, DE2_115_Default, 1
instance = comp, \u3|WideOr3~4 , u3|WideOr3~4, DE2_115_Default, 1
instance = comp, \u3|WideOr5~5 , u3|WideOr5~5, DE2_115_Default, 1
instance = comp, \u3|WideOr3~5 , u3|WideOr3~5, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[11] , u3|mI2C_DATA[11], DE2_115_Default, 1
instance = comp, \u3|u0|SD[11] , u3|u0|SD[11], DE2_115_Default, 1
instance = comp, \u3|WideOr10~0 , u3|WideOr10~0, DE2_115_Default, 1
instance = comp, \u3|WideOr10~1 , u3|WideOr10~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[4] , u3|mI2C_DATA[4], DE2_115_Default, 1
instance = comp, \u3|u0|SD[4]~feeder , u3|u0|SD[4]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[4] , u3|u0|SD[4], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~7 , u3|u0|Mux0~7, DE2_115_Default, 1
instance = comp, \u3|WideOr4~2 , u3|WideOr4~2, DE2_115_Default, 1
instance = comp, \u3|WideOr4~3 , u3|WideOr4~3, DE2_115_Default, 1
instance = comp, \u3|WideOr4~4 , u3|WideOr4~4, DE2_115_Default, 1
instance = comp, \u3|WideOr4~5 , u3|WideOr4~5, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[10] , u3|mI2C_DATA[10], DE2_115_Default, 1
instance = comp, \u3|u0|SD[10] , u3|u0|SD[10], DE2_115_Default, 1
instance = comp, \u3|WideOr11~1 , u3|WideOr11~1, DE2_115_Default, 1
instance = comp, \u3|WideOr11~0 , u3|WideOr11~0, DE2_115_Default, 1
instance = comp, \u3|WideOr11~2 , u3|WideOr11~2, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[3] , u3|mI2C_DATA[3], DE2_115_Default, 1
instance = comp, \u3|u0|SD[3] , u3|u0|SD[3], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~8 , u3|u0|Mux0~8, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~9 , u3|u0|Mux0~9, DE2_115_Default, 1
instance = comp, \u3|WideOr6~0 , u3|WideOr6~0, DE2_115_Default, 1
instance = comp, \u3|WideOr6~1 , u3|WideOr6~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[8] , u3|mI2C_DATA[8], DE2_115_Default, 1
instance = comp, \u3|u0|SD[8]~feeder , u3|u0|SD[8]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[8] , u3|u0|SD[8], DE2_115_Default, 1
instance = comp, \u3|WideOr5~3 , u3|WideOr5~3, DE2_115_Default, 1
instance = comp, \u3|WideOr5~2 , u3|WideOr5~2, DE2_115_Default, 1
instance = comp, \u3|WideOr5~4 , u3|WideOr5~4, DE2_115_Default, 1
instance = comp, \u3|WideOr5~6 , u3|WideOr5~6, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[9] , u3|mI2C_DATA[9], DE2_115_Default, 1
instance = comp, \u3|u0|SD[9] , u3|u0|SD[9], DE2_115_Default, 1
instance = comp, \u3|WideOr12~0 , u3|WideOr12~0, DE2_115_Default, 1
instance = comp, \u3|WideOr12~1 , u3|WideOr12~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[2] , u3|mI2C_DATA[2], DE2_115_Default, 1
instance = comp, \u3|u0|SD[2]~feeder , u3|u0|SD[2]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[2] , u3|u0|SD[2], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~4 , u3|u0|Mux0~4, DE2_115_Default, 1
instance = comp, \u3|WideOr13~0 , u3|WideOr13~0, DE2_115_Default, 1
instance = comp, \u3|WideOr13~1 , u3|WideOr13~1, DE2_115_Default, 1
instance = comp, \u3|WideOr13~2 , u3|WideOr13~2, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[1] , u3|mI2C_DATA[1], DE2_115_Default, 1
instance = comp, \u3|u0|SD[1] , u3|u0|SD[1], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~5 , u3|u0|Mux0~5, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~12 , u3|u0|Mux0~12, DE2_115_Default, 1
instance = comp, \u3|WideOr0~0 , u3|WideOr0~0, DE2_115_Default, 1
instance = comp, \u3|WideOr0~1 , u3|WideOr0~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[14] , u3|mI2C_DATA[14], DE2_115_Default, 1
instance = comp, \u3|u0|SD[14] , u3|u0|SD[14], DE2_115_Default, 1
instance = comp, \u3|LessThan2~0 , u3|LessThan2~0, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[18] , u3|mI2C_DATA[18], DE2_115_Default, 1
instance = comp, \u3|u0|SD[18] , u3|u0|SD[18], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~17 , u3|u0|Mux0~17, DE2_115_Default, 1
instance = comp, \u3|WideOr2~1 , u3|WideOr2~1, DE2_115_Default, 1
instance = comp, \u3|WideOr2~0 , u3|WideOr2~0, DE2_115_Default, 1
instance = comp, \u3|WideOr2~2 , u3|WideOr2~2, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[12] , u3|mI2C_DATA[12], DE2_115_Default, 1
instance = comp, \u3|u0|SD[12] , u3|u0|SD[12], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~21 , u3|u0|Mux0~21, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~15 , u3|u0|Mux0~15, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~2 , u3|u0|Mux0~2, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~16 , u3|u0|Mux0~16, DE2_115_Default, 1
instance = comp, \u3|LUT_DATA~0 , u3|LUT_DATA~0, DE2_115_Default, 1
instance = comp, \u3|LUT_DATA~1 , u3|LUT_DATA~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[15] , u3|mI2C_DATA[15], DE2_115_Default, 1
instance = comp, \u3|u0|SD[15]~feeder , u3|u0|SD[15]~feeder, DE2_115_Default, 1
instance = comp, \u3|u0|SD[15] , u3|u0|SD[15], DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[22]~1 , u3|mI2C_DATA[22]~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[22] , u3|mI2C_DATA[22], DE2_115_Default, 1
instance = comp, \u3|u0|SD[22] , u3|u0|SD[22], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~13 , u3|u0|Mux0~13, DE2_115_Default, 1
instance = comp, \u3|WideOr1~0 , u3|WideOr1~0, DE2_115_Default, 1
instance = comp, \u3|WideOr1~1 , u3|WideOr1~1, DE2_115_Default, 1
instance = comp, \u3|mI2C_DATA[13] , u3|mI2C_DATA[13], DE2_115_Default, 1
instance = comp, \u3|u0|SD[13] , u3|u0|SD[13], DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~14 , u3|u0|Mux0~14, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~18 , u3|u0|Mux0~18, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~19 , u3|u0|Mux0~19, DE2_115_Default, 1
instance = comp, \u3|u0|Mux0~20 , u3|u0|Mux0~20, DE2_115_Default, 1
instance = comp, \u3|u0|SDO , u3|u0|SDO, DE2_115_Default, 1
instance = comp, \Cont[0]~81 , Cont[0]~81, DE2_115_Default, 1
instance = comp, \Cont[0] , Cont[0], DE2_115_Default, 1
instance = comp, \Cont[1]~27 , Cont[1]~27, DE2_115_Default, 1
instance = comp, \Cont[1] , Cont[1], DE2_115_Default, 1
instance = comp, \Cont[2]~29 , Cont[2]~29, DE2_115_Default, 1
instance = comp, \Cont[2] , Cont[2], DE2_115_Default, 1
instance = comp, \Cont[3]~31 , Cont[3]~31, DE2_115_Default, 1
instance = comp, \Cont[3] , Cont[3], DE2_115_Default, 1
instance = comp, \Cont[4]~33 , Cont[4]~33, DE2_115_Default, 1
instance = comp, \Cont[4] , Cont[4], DE2_115_Default, 1
instance = comp, \Cont[5]~35 , Cont[5]~35, DE2_115_Default, 1
instance = comp, \Cont[5] , Cont[5], DE2_115_Default, 1
instance = comp, \Cont[6]~37 , Cont[6]~37, DE2_115_Default, 1
instance = comp, \Cont[6] , Cont[6], DE2_115_Default, 1
instance = comp, \Cont[7]~39 , Cont[7]~39, DE2_115_Default, 1
instance = comp, \Cont[7] , Cont[7], DE2_115_Default, 1
instance = comp, \Cont[8]~41 , Cont[8]~41, DE2_115_Default, 1
instance = comp, \Cont[8] , Cont[8], DE2_115_Default, 1
instance = comp, \Cont[9]~43 , Cont[9]~43, DE2_115_Default, 1
instance = comp, \Cont[9] , Cont[9], DE2_115_Default, 1
instance = comp, \Cont[10]~45 , Cont[10]~45, DE2_115_Default, 1
instance = comp, \Cont[10] , Cont[10], DE2_115_Default, 1
instance = comp, \Cont[11]~47 , Cont[11]~47, DE2_115_Default, 1
instance = comp, \Cont[11] , Cont[11], DE2_115_Default, 1
instance = comp, \Cont[12]~49 , Cont[12]~49, DE2_115_Default, 1
instance = comp, \Cont[12] , Cont[12], DE2_115_Default, 1
instance = comp, \Cont[13]~51 , Cont[13]~51, DE2_115_Default, 1
instance = comp, \Cont[13] , Cont[13], DE2_115_Default, 1
instance = comp, \Cont[14]~53 , Cont[14]~53, DE2_115_Default, 1
instance = comp, \Cont[14] , Cont[14], DE2_115_Default, 1
instance = comp, \Cont[15]~55 , Cont[15]~55, DE2_115_Default, 1
instance = comp, \Cont[15] , Cont[15], DE2_115_Default, 1
instance = comp, \Cont[16]~57 , Cont[16]~57, DE2_115_Default, 1
instance = comp, \Cont[16] , Cont[16], DE2_115_Default, 1
instance = comp, \Cont[17]~59 , Cont[17]~59, DE2_115_Default, 1
instance = comp, \Cont[17] , Cont[17], DE2_115_Default, 1
instance = comp, \Cont[18]~61 , Cont[18]~61, DE2_115_Default, 1
instance = comp, \Cont[18] , Cont[18], DE2_115_Default, 1
instance = comp, \Cont[19]~63 , Cont[19]~63, DE2_115_Default, 1
instance = comp, \Cont[19] , Cont[19], DE2_115_Default, 1
instance = comp, \Cont[20]~65 , Cont[20]~65, DE2_115_Default, 1
instance = comp, \Cont[20] , Cont[20], DE2_115_Default, 1
instance = comp, \Cont[21]~67 , Cont[21]~67, DE2_115_Default, 1
instance = comp, \Cont[21] , Cont[21], DE2_115_Default, 1
instance = comp, \Cont[22]~69 , Cont[22]~69, DE2_115_Default, 1
instance = comp, \Cont[22] , Cont[22], DE2_115_Default, 1
instance = comp, \Cont[23]~71 , Cont[23]~71, DE2_115_Default, 1
instance = comp, \Cont[23] , Cont[23], DE2_115_Default, 1
instance = comp, \Cont[24]~73 , Cont[24]~73, DE2_115_Default, 1
instance = comp, \Cont[24] , Cont[24], DE2_115_Default, 1
instance = comp, \Cont[25]~75 , Cont[25]~75, DE2_115_Default, 1
instance = comp, \Cont[25] , Cont[25], DE2_115_Default, 1
instance = comp, \Cont[26]~77 , Cont[26]~77, DE2_115_Default, 1
instance = comp, \Cont[26] , Cont[26], DE2_115_Default, 1
instance = comp, \Cont[27]~79 , Cont[27]~79, DE2_115_Default, 1
instance = comp, \Cont[27] , Cont[27], DE2_115_Default, 1
instance = comp, \u0|u0|WideOr6~0 , u0|u0|WideOr6~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr5~0 , u0|u0|WideOr5~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr4~0 , u0|u0|WideOr4~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr3~0 , u0|u0|WideOr3~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr2~0 , u0|u0|WideOr2~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr1~0 , u0|u0|WideOr1~0, DE2_115_Default, 1
instance = comp, \u0|u0|WideOr0~0 , u0|u0|WideOr0~0, DE2_115_Default, 1
instance = comp, \u5|u0|Selector3~0 , u5|u0|Selector3~0, DE2_115_Default, 1
instance = comp, \u5|u0|LCD_EN , u5|u0|LCD_EN, DE2_115_Default, 1
instance = comp, \u5|WideOr0~0 , u5|WideOr0~0, DE2_115_Default, 1
instance = comp, \u5|WideOr0~1 , u5|WideOr0~1, DE2_115_Default, 1
instance = comp, \u5|mLCD_RS , u5|mLCD_RS, DE2_115_Default, 1
instance = comp, \p1|altpll_component|auto_generated|clk[0]~clkctrl , p1|altpll_component|auto_generated|clk[0]~clkctrl, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~0 , vga_ins|LTM_ins|Add1~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[0] , vga_ins|LTM_ins|h_cnt[0], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~2 , vga_ins|LTM_ins|Add1~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[1] , vga_ins|LTM_ins|h_cnt[1], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~4 , vga_ins|LTM_ins|Add1~4, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[2] , vga_ins|LTM_ins|h_cnt[2], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~6 , vga_ins|LTM_ins|Add1~6, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[3] , vga_ins|LTM_ins|h_cnt[3], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~8 , vga_ins|LTM_ins|Add1~8, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[4] , vga_ins|LTM_ins|h_cnt[4], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~12 , vga_ins|LTM_ins|Add1~12, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~14 , vga_ins|LTM_ins|Add1~14, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[7] , vga_ins|LTM_ins|h_cnt[7], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal0~2 , vga_ins|LTM_ins|Equal0~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~16 , vga_ins|LTM_ins|Add1~16, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~1 , vga_ins|LTM_ins|h_cnt~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[8] , vga_ins|LTM_ins|h_cnt[8], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal0~1 , vga_ins|LTM_ins|Equal0~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~18 , vga_ins|LTM_ins|Add1~18, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~0 , vga_ins|LTM_ins|h_cnt~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[9] , vga_ins|LTM_ins|h_cnt[9], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~20 , vga_ins|LTM_ins|Add1~20, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[10] , vga_ins|LTM_ins|h_cnt[10], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal0~0 , vga_ins|LTM_ins|Equal0~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add1~10 , vga_ins|LTM_ins|Add1~10, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt~2 , vga_ins|LTM_ins|h_cnt~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[5] , vga_ins|LTM_ins|h_cnt[5], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|h_cnt[6] , vga_ins|LTM_ins|h_cnt[6], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|cDEN~1 , vga_ins|LTM_ins|cDEN~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|cDEN~2 , vga_ins|LTM_ins|cDEN~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~0 , vga_ins|LTM_ins|Add0~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~3 , vga_ins|LTM_ins|v_cnt~3, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal0~3 , vga_ins|LTM_ins|Equal0~3, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[0] , vga_ins|LTM_ins|v_cnt[0], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~2 , vga_ins|LTM_ins|Add0~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[1] , vga_ins|LTM_ins|v_cnt[1], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~4 , vga_ins|LTM_ins|Add0~4, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~1 , vga_ins|LTM_ins|v_cnt~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[2] , vga_ins|LTM_ins|v_cnt[2], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal1~1 , vga_ins|LTM_ins|Equal1~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~6 , vga_ins|LTM_ins|Add0~6, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~0 , vga_ins|LTM_ins|v_cnt~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[3] , vga_ins|LTM_ins|v_cnt[3], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~8 , vga_ins|LTM_ins|Add0~8, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[4] , vga_ins|LTM_ins|v_cnt[4], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~10 , vga_ins|LTM_ins|Add0~10, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[5] , vga_ins|LTM_ins|v_cnt[5], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~12 , vga_ins|LTM_ins|Add0~12, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[6] , vga_ins|LTM_ins|v_cnt[6], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~14 , vga_ins|LTM_ins|Add0~14, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[7] , vga_ins|LTM_ins|v_cnt[7], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~16 , vga_ins|LTM_ins|Add0~16, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[8] , vga_ins|LTM_ins|v_cnt[8], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~0 , vga_ins|LTM_ins|LessThan5~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Equal1~0 , vga_ins|LTM_ins|Equal1~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|Add0~18 , vga_ins|LTM_ins|Add0~18, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt~2 , vga_ins|LTM_ins|v_cnt~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|v_cnt[9] , vga_ins|LTM_ins|v_cnt[9], DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~1 , vga_ins|LTM_ins|LessThan5~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan5~2 , vga_ins|LTM_ins|LessThan5~2, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|cDEN~0 , vga_ins|LTM_ins|cDEN~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|cDEN~3 , vga_ins|LTM_ins|cDEN~3, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|blank_n , vga_ins|LTM_ins|blank_n, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[0]~19 , vga_ins|ADDR[0]~19, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan0~0 , vga_ins|LTM_ins|LessThan0~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan0~1 , vga_ins|LTM_ins|LessThan0~1, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|HS , vga_ins|LTM_ins|HS, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|LessThan1~0 , vga_ins|LTM_ins|LessThan1~0, DE2_115_Default, 1
instance = comp, \vga_ins|LTM_ins|VS , vga_ins|LTM_ins|VS, DE2_115_Default, 1
instance = comp, \vga_ins|always0~0 , vga_ins|always0~0, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[0] , vga_ins|ADDR[0], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[1]~21 , vga_ins|ADDR[1]~21, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[1] , vga_ins|ADDR[1], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[2]~23 , vga_ins|ADDR[2]~23, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[2] , vga_ins|ADDR[2], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[3]~25 , vga_ins|ADDR[3]~25, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[3] , vga_ins|ADDR[3], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[4]~27 , vga_ins|ADDR[4]~27, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[4] , vga_ins|ADDR[4], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[5]~29 , vga_ins|ADDR[5]~29, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[5] , vga_ins|ADDR[5], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[6]~31 , vga_ins|ADDR[6]~31, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[6] , vga_ins|ADDR[6], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[7]~33 , vga_ins|ADDR[7]~33, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[7] , vga_ins|ADDR[7], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[8]~35 , vga_ins|ADDR[8]~35, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[8] , vga_ins|ADDR[8], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[9]~37 , vga_ins|ADDR[9]~37, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[9] , vga_ins|ADDR[9], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[10]~39 , vga_ins|ADDR[10]~39, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[10] , vga_ins|ADDR[10], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[11]~41 , vga_ins|ADDR[11]~41, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[11] , vga_ins|ADDR[11], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[12]~43 , vga_ins|ADDR[12]~43, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[12] , vga_ins|ADDR[12], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[13]~45 , vga_ins|ADDR[13]~45, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[13] , vga_ins|ADDR[13], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[14]~47 , vga_ins|ADDR[14]~47, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[14] , vga_ins|ADDR[14], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[15]~49 , vga_ins|ADDR[15]~49, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[15] , vga_ins|ADDR[15], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[16]~51 , vga_ins|ADDR[16]~51, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[16] , vga_ins|ADDR[16], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[17]~53 , vga_ins|ADDR[17]~53, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[17] , vga_ins|ADDR[17], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0], DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[18]~55 , vga_ins|ADDR[18]~55, DE2_115_Default, 1
instance = comp, \vga_ins|ADDR[18] , vga_ins|ADDR[18], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5]~feeder, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] , vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3], DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~77 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~77, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~92 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~92, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~93 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~93, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~109 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~109, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~108 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~108, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~107 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~107, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~125 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~125, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~124 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~124, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 , vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~122 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~122, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~123 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~123, DE2_115_Default, 1
instance = comp, \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 , vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137, DE2_115_Default, 1
instance = comp, \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0, DE2_115_Default, 1
instance = comp, \vga_ins|oBLANK_n~feeder , vga_ins|oBLANK_n~feeder, DE2_115_Default, 1
instance = comp, \vga_ins|oBLANK_n , vga_ins|oBLANK_n, DE2_115_Default, 1
instance = comp, \vga_ins|oHS~feeder , vga_ins|oHS~feeder, DE2_115_Default, 1
instance = comp, \vga_ins|oHS , vga_ins|oHS, DE2_115_Default, 1
instance = comp, \vga_ins|oVS~feeder , vga_ins|oVS~feeder, DE2_115_Default, 1
instance = comp, \vga_ins|oVS , vga_ins|oVS, DE2_115_Default, 1
instance = comp, \u4|LRCK_1X~clkctrl , u4|LRCK_1X~clkctrl, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[0]~6 , u4|SIN_Cont[0]~6, DE2_115_Default, 1
instance = comp, \u4|LessThan4~0 , u4|LessThan4~0, DE2_115_Default, 1
instance = comp, \u4|LessThan4~1 , u4|LessThan4~1, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[0] , u4|SIN_Cont[0], DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[1]~8 , u4|SIN_Cont[1]~8, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[1] , u4|SIN_Cont[1], DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[2]~10 , u4|SIN_Cont[2]~10, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[2] , u4|SIN_Cont[2], DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[3]~12 , u4|SIN_Cont[3]~12, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[3] , u4|SIN_Cont[3], DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[4]~14 , u4|SIN_Cont[4]~14, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[4] , u4|SIN_Cont[4], DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[5]~16 , u4|SIN_Cont[5]~16, DE2_115_Default, 1
instance = comp, \u4|SIN_Cont[5] , u4|SIN_Cont[5], DE2_115_Default, 1
instance = comp, \u4|oAUD_BCK~clkctrl , u4|oAUD_BCK~clkctrl, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[0]~3 , u4|SEL_Cont[0]~3, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[0] , u4|SEL_Cont[0], DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[1]~0 , u4|SEL_Cont[1]~0, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[1] , u4|SEL_Cont[1], DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[2]~2 , u4|SEL_Cont[2]~2, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[2] , u4|SEL_Cont[2], DE2_115_Default, 1
instance = comp, \u4|Mux0~65 , u4|Mux0~65, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[3]~1 , u4|SEL_Cont[3]~1, DE2_115_Default, 1
instance = comp, \u4|SEL_Cont[3] , u4|SEL_Cont[3], DE2_115_Default, 1
instance = comp, \u4|Mux0~66 , u4|Mux0~66, DE2_115_Default, 1
instance = comp, \u4|Mux0~67 , u4|Mux0~67, DE2_115_Default, 1
instance = comp, \u4|Mux0~68 , u4|Mux0~68, DE2_115_Default, 1
instance = comp, \u4|Mux0~64 , u4|Mux0~64, DE2_115_Default, 1
instance = comp, \u4|Mux0~69 , u4|Mux0~69, DE2_115_Default, 1
instance = comp, \u4|Mux0~61 , u4|Mux0~61, DE2_115_Default, 1
instance = comp, \u4|Mux0~58 , u4|Mux0~58, DE2_115_Default, 1
instance = comp, \u4|Mux0~59 , u4|Mux0~59, DE2_115_Default, 1
instance = comp, \u4|Mux0~60 , u4|Mux0~60, DE2_115_Default, 1
instance = comp, \u4|Mux0~62 , u4|Mux0~62, DE2_115_Default, 1
instance = comp, \u4|Mux0~53 , u4|Mux0~53, DE2_115_Default, 1
instance = comp, \u4|Mux0~54 , u4|Mux0~54, DE2_115_Default, 1
instance = comp, \u4|Mux0~55 , u4|Mux0~55, DE2_115_Default, 1
instance = comp, \u4|Mux0~56 , u4|Mux0~56, DE2_115_Default, 1
instance = comp, \u4|Mux0~52 , u4|Mux0~52, DE2_115_Default, 1
instance = comp, \u4|Mux0~57 , u4|Mux0~57, DE2_115_Default, 1
instance = comp, \u4|Mux0~63 , u4|Mux0~63, DE2_115_Default, 1
instance = comp, \u4|Mux0~50 , u4|Mux0~50, DE2_115_Default, 1
instance = comp, \u4|Mux0~46 , u4|Mux0~46, DE2_115_Default, 1
instance = comp, \u4|Mux0~47 , u4|Mux0~47, DE2_115_Default, 1
instance = comp, \u4|Mux0~48 , u4|Mux0~48, DE2_115_Default, 1
instance = comp, \u4|Mux0~49 , u4|Mux0~49, DE2_115_Default, 1
instance = comp, \u4|Mux0~51 , u4|Mux0~51, DE2_115_Default, 1
instance = comp, \u4|oAUD_DATA~0 , u4|oAUD_DATA~0, DE2_115_Default, 1
instance = comp, \u4|Mux0~1 , u4|Mux0~1, DE2_115_Default, 1
instance = comp, \u4|Mux0~2 , u4|Mux0~2, DE2_115_Default, 1
instance = comp, \u4|Mux0~3 , u4|Mux0~3, DE2_115_Default, 1
instance = comp, \u4|Mux0~0 , u4|Mux0~0, DE2_115_Default, 1
instance = comp, \u4|Mux0~4 , u4|Mux0~4, DE2_115_Default, 1
instance = comp, \u4|Mux0~5 , u4|Mux0~5, DE2_115_Default, 1
instance = comp, \u4|Mux0~19 , u4|Mux0~19, DE2_115_Default, 1
instance = comp, \u4|Mux0~17 , u4|Mux0~17, DE2_115_Default, 1
instance = comp, \u4|Mux0~16 , u4|Mux0~16, DE2_115_Default, 1
instance = comp, \u4|Mux0~18 , u4|Mux0~18, DE2_115_Default, 1
instance = comp, \u4|Mux0~15 , u4|Mux0~15, DE2_115_Default, 1
instance = comp, \u4|Mux0~20 , u4|Mux0~20, DE2_115_Default, 1
instance = comp, \u4|Mux0~9 , u4|Mux0~9, DE2_115_Default, 1
instance = comp, \u4|Mux0~7 , u4|Mux0~7, DE2_115_Default, 1
instance = comp, \u4|Mux0~8 , u4|Mux0~8, DE2_115_Default, 1
instance = comp, \u4|Mux0~6 , u4|Mux0~6, DE2_115_Default, 1
instance = comp, \u4|Mux0~10 , u4|Mux0~10, DE2_115_Default, 1
instance = comp, \u4|Mux0~11 , u4|Mux0~11, DE2_115_Default, 1
instance = comp, \u4|Mux0~12 , u4|Mux0~12, DE2_115_Default, 1
instance = comp, \u4|Mux0~13 , u4|Mux0~13, DE2_115_Default, 1
instance = comp, \u4|Mux0~14 , u4|Mux0~14, DE2_115_Default, 1
instance = comp, \u4|Mux0~21 , u4|Mux0~21, DE2_115_Default, 1
instance = comp, \u4|oAUD_DATA~1 , u4|oAUD_DATA~1, DE2_115_Default, 1
instance = comp, \u4|Mux0~25 , u4|Mux0~25, DE2_115_Default, 1
instance = comp, \u4|Mux0~23 , u4|Mux0~23, DE2_115_Default, 1
instance = comp, \u4|Mux0~24 , u4|Mux0~24, DE2_115_Default, 1
instance = comp, \u4|Mux0~22 , u4|Mux0~22, DE2_115_Default, 1
instance = comp, \u4|Mux0~26 , u4|Mux0~26, DE2_115_Default, 1
instance = comp, \u4|Mux0~40 , u4|Mux0~40, DE2_115_Default, 1
instance = comp, \u4|Mux0~41 , u4|Mux0~41, DE2_115_Default, 1
instance = comp, \u4|Mux0~42 , u4|Mux0~42, DE2_115_Default, 1
instance = comp, \u4|Mux0~43 , u4|Mux0~43, DE2_115_Default, 1
instance = comp, \u4|Mux0~44 , u4|Mux0~44, DE2_115_Default, 1
instance = comp, \u4|Mux0~31 , u4|Mux0~31, DE2_115_Default, 1
instance = comp, \u4|Mux0~27 , u4|Mux0~27, DE2_115_Default, 1
instance = comp, \u4|Mux0~29 , u4|Mux0~29, DE2_115_Default, 1
instance = comp, \u4|Mux0~28 , u4|Mux0~28, DE2_115_Default, 1
instance = comp, \u4|Mux0~30 , u4|Mux0~30, DE2_115_Default, 1
instance = comp, \u4|Mux0~32 , u4|Mux0~32, DE2_115_Default, 1
instance = comp, \u4|Mux0~34 , u4|Mux0~34, DE2_115_Default, 1
instance = comp, \u4|Mux0~35 , u4|Mux0~35, DE2_115_Default, 1
instance = comp, \u4|Mux0~36 , u4|Mux0~36, DE2_115_Default, 1
instance = comp, \u4|Mux0~37 , u4|Mux0~37, DE2_115_Default, 1
instance = comp, \u4|Mux0~33 , u4|Mux0~33, DE2_115_Default, 1
instance = comp, \u4|Mux0~38 , u4|Mux0~38, DE2_115_Default, 1
instance = comp, \u4|Mux0~39 , u4|Mux0~39, DE2_115_Default, 1
instance = comp, \u4|Mux0~45 , u4|Mux0~45, DE2_115_Default, 1
instance = comp, \SW[17]~input , SW[17]~input, DE2_115_Default, 1
instance = comp, \u4|oAUD_DATA~2 , u4|oAUD_DATA~2, DE2_115_Default, 1
instance = comp, \u3|u0|SCLK~0 , u3|u0|SCLK~0, DE2_115_Default, 1
instance = comp, \u3|u0|SCLK~1 , u3|u0|SCLK~1, DE2_115_Default, 1
instance = comp, \u3|u0|SCLK~2 , u3|u0|SCLK~2, DE2_115_Default, 1
instance = comp, \u3|u0|SCLK~3 , u3|u0|SCLK~3, DE2_115_Default, 1
instance = comp, \u3|u0|SCLK , u3|u0|SCLK, DE2_115_Default, 1
instance = comp, \u3|u0|I2C_SCLK~0 , u3|u0|I2C_SCLK~0, DE2_115_Default, 1
instance = comp, \u3|u0|I2C_SCLK~1 , u3|u0|I2C_SCLK~1, DE2_115_Default, 1
instance = comp, \u3|u0|I2C_SCLK~2 , u3|u0|I2C_SCLK~2, DE2_115_Default, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE2_115_Default, 1
instance = comp, \ENETCLK_25~input , ENETCLK_25~input, DE2_115_Default, 1
instance = comp, \SMA_CLKIN~input , SMA_CLKIN~input, DE2_115_Default, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE2_115_Default, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE2_115_Default, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE2_115_Default, 1
instance = comp, \SW[0]~input , SW[0]~input, DE2_115_Default, 1
instance = comp, \SW[1]~input , SW[1]~input, DE2_115_Default, 1
instance = comp, \SW[2]~input , SW[2]~input, DE2_115_Default, 1
instance = comp, \SW[3]~input , SW[3]~input, DE2_115_Default, 1
instance = comp, \SW[4]~input , SW[4]~input, DE2_115_Default, 1
instance = comp, \SW[5]~input , SW[5]~input, DE2_115_Default, 1
instance = comp, \SW[6]~input , SW[6]~input, DE2_115_Default, 1
instance = comp, \SW[7]~input , SW[7]~input, DE2_115_Default, 1
instance = comp, \SW[8]~input , SW[8]~input, DE2_115_Default, 1
instance = comp, \SW[9]~input , SW[9]~input, DE2_115_Default, 1
instance = comp, \SW[10]~input , SW[10]~input, DE2_115_Default, 1
instance = comp, \SW[11]~input , SW[11]~input, DE2_115_Default, 1
instance = comp, \SW[12]~input , SW[12]~input, DE2_115_Default, 1
instance = comp, \SW[13]~input , SW[13]~input, DE2_115_Default, 1
instance = comp, \SW[14]~input , SW[14]~input, DE2_115_Default, 1
instance = comp, \SW[15]~input , SW[15]~input, DE2_115_Default, 1
instance = comp, \SW[16]~input , SW[16]~input, DE2_115_Default, 1
instance = comp, \UART_RTS~input , UART_RTS~input, DE2_115_Default, 1
instance = comp, \UART_RXD~input , UART_RXD~input, DE2_115_Default, 1
instance = comp, \SD_WP_N~input , SD_WP_N~input, DE2_115_Default, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE2_115_Default, 1
instance = comp, \ENET0_INT_N~input , ENET0_INT_N~input, DE2_115_Default, 1
instance = comp, \ENET0_MDIO~input , ENET0_MDIO~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_CLK~input , ENET0_RX_CLK~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_COL~input , ENET0_RX_COL~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_CRS~input , ENET0_RX_CRS~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_DATA[0]~input , ENET0_RX_DATA[0]~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_DATA[1]~input , ENET0_RX_DATA[1]~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_DATA[2]~input , ENET0_RX_DATA[2]~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_DATA[3]~input , ENET0_RX_DATA[3]~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_DV~input , ENET0_RX_DV~input, DE2_115_Default, 1
instance = comp, \ENET0_RX_ER~input , ENET0_RX_ER~input, DE2_115_Default, 1
instance = comp, \ENET0_TX_CLK~input , ENET0_TX_CLK~input, DE2_115_Default, 1
instance = comp, \ENET0_LINK100~input , ENET0_LINK100~input, DE2_115_Default, 1
instance = comp, \ENET1_INT_N~input , ENET1_INT_N~input, DE2_115_Default, 1
instance = comp, \ENET1_MDIO~input , ENET1_MDIO~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_CLK~input , ENET1_RX_CLK~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_COL~input , ENET1_RX_COL~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_CRS~input , ENET1_RX_CRS~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_DATA[0]~input , ENET1_RX_DATA[0]~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_DATA[1]~input , ENET1_RX_DATA[1]~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_DATA[2]~input , ENET1_RX_DATA[2]~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_DATA[3]~input , ENET1_RX_DATA[3]~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_DV~input , ENET1_RX_DV~input, DE2_115_Default, 1
instance = comp, \ENET1_RX_ER~input , ENET1_RX_ER~input, DE2_115_Default, 1
instance = comp, \ENET1_TX_CLK~input , ENET1_TX_CLK~input, DE2_115_Default, 1
instance = comp, \ENET1_LINK100~input , ENET1_LINK100~input, DE2_115_Default, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE2_115_Default, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE2_115_Default, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE2_115_Default, 1
instance = comp, \TD_HS~input , TD_HS~input, DE2_115_Default, 1
instance = comp, \TD_VS~input , TD_VS~input, DE2_115_Default, 1
instance = comp, \OTG_INT~input , OTG_INT~input, DE2_115_Default, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE2_115_Default, 1
instance = comp, \FL_RY~input , FL_RY~input, DE2_115_Default, 1
instance = comp, \HSMC_CLKIN_P1~input , HSMC_CLKIN_P1~input, DE2_115_Default, 1
instance = comp, \HSMC_CLKIN_P2~input , HSMC_CLKIN_P2~input, DE2_115_Default, 1
instance = comp, \HSMC_CLKIN0~input , HSMC_CLKIN0~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[0]~input , HSMC_RX_D_P[0]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[1]~input , HSMC_RX_D_P[1]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[2]~input , HSMC_RX_D_P[2]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[3]~input , HSMC_RX_D_P[3]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[4]~input , HSMC_RX_D_P[4]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[5]~input , HSMC_RX_D_P[5]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[6]~input , HSMC_RX_D_P[6]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[7]~input , HSMC_RX_D_P[7]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[8]~input , HSMC_RX_D_P[8]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[9]~input , HSMC_RX_D_P[9]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[10]~input , HSMC_RX_D_P[10]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[11]~input , HSMC_RX_D_P[11]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[12]~input , HSMC_RX_D_P[12]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[13]~input , HSMC_RX_D_P[13]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[14]~input , HSMC_RX_D_P[14]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[15]~input , HSMC_RX_D_P[15]~input, DE2_115_Default, 1
instance = comp, \HSMC_RX_D_P[16]~input , HSMC_RX_D_P[16]~input, DE2_115_Default, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE2_115_Default, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE2_115_Default, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE2_115_Default, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE2_115_Default, 1
instance = comp, \HSMC_D[0]~input , HSMC_D[0]~input, DE2_115_Default, 1
instance = comp, \HSMC_D[1]~input , HSMC_D[1]~input, DE2_115_Default, 1
instance = comp, \HSMC_D[2]~input , HSMC_D[2]~input, DE2_115_Default, 1
instance = comp, \HSMC_D[3]~input , HSMC_D[3]~input, DE2_115_Default, 1
instance = comp, \EX_IO[0]~input , EX_IO[0]~input, DE2_115_Default, 1
instance = comp, \EX_IO[1]~input , EX_IO[1]~input, DE2_115_Default, 1
instance = comp, \EX_IO[2]~input , EX_IO[2]~input, DE2_115_Default, 1
instance = comp, \EX_IO[3]~input , EX_IO[3]~input, DE2_115_Default, 1
instance = comp, \EX_IO[4]~input , EX_IO[4]~input, DE2_115_Default, 1
instance = comp, \EX_IO[5]~input , EX_IO[5]~input, DE2_115_Default, 1
instance = comp, \EX_IO[6]~input , EX_IO[6]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[0]~input , LCD_DATA[0]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[1]~input , LCD_DATA[1]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[2]~input , LCD_DATA[2]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[3]~input , LCD_DATA[3]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[4]~input , LCD_DATA[4]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[5]~input , LCD_DATA[5]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[6]~input , LCD_DATA[6]~input, DE2_115_Default, 1
instance = comp, \LCD_DATA[7]~input , LCD_DATA[7]~input, DE2_115_Default, 1
instance = comp, \SD_CMD~input , SD_CMD~input, DE2_115_Default, 1
instance = comp, \SD_DAT[0]~input , SD_DAT[0]~input, DE2_115_Default, 1
instance = comp, \SD_DAT[1]~input , SD_DAT[1]~input, DE2_115_Default, 1
instance = comp, \SD_DAT[2]~input , SD_DAT[2]~input, DE2_115_Default, 1
instance = comp, \SD_DAT[3]~input , SD_DAT[3]~input, DE2_115_Default, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE2_115_Default, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE2_115_Default, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE2_115_Default, 1
instance = comp, \EEP_I2C_SDAT~input , EEP_I2C_SDAT~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[0]~input , OTG_DATA[0]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[1]~input , OTG_DATA[1]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[2]~input , OTG_DATA[2]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[3]~input , OTG_DATA[3]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[4]~input , OTG_DATA[4]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[5]~input , OTG_DATA[5]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[6]~input , OTG_DATA[6]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[7]~input , OTG_DATA[7]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[8]~input , OTG_DATA[8]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[9]~input , OTG_DATA[9]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[10]~input , OTG_DATA[10]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[11]~input , OTG_DATA[11]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[12]~input , OTG_DATA[12]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[13]~input , OTG_DATA[13]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[14]~input , OTG_DATA[14]~input, DE2_115_Default, 1
instance = comp, \OTG_DATA[15]~input , OTG_DATA[15]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, DE2_115_Default, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[0]~input , SRAM_DQ[0]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[1]~input , SRAM_DQ[1]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[2]~input , SRAM_DQ[2]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[3]~input , SRAM_DQ[3]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[4]~input , SRAM_DQ[4]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[5]~input , SRAM_DQ[5]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[6]~input , SRAM_DQ[6]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[7]~input , SRAM_DQ[7]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[8]~input , SRAM_DQ[8]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[9]~input , SRAM_DQ[9]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[10]~input , SRAM_DQ[10]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[11]~input , SRAM_DQ[11]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[12]~input , SRAM_DQ[12]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[13]~input , SRAM_DQ[13]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[14]~input , SRAM_DQ[14]~input, DE2_115_Default, 1
instance = comp, \SRAM_DQ[15]~input , SRAM_DQ[15]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[0]~input , FL_DQ[0]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[1]~input , FL_DQ[1]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[2]~input , FL_DQ[2]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[3]~input , FL_DQ[3]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[4]~input , FL_DQ[4]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[5]~input , FL_DQ[5]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[6]~input , FL_DQ[6]~input, DE2_115_Default, 1
instance = comp, \FL_DQ[7]~input , FL_DQ[7]~input, DE2_115_Default, 1
instance = comp, \GPIO[0]~input , GPIO[0]~input, DE2_115_Default, 1
instance = comp, \GPIO[1]~input , GPIO[1]~input, DE2_115_Default, 1
instance = comp, \GPIO[2]~input , GPIO[2]~input, DE2_115_Default, 1
instance = comp, \GPIO[3]~input , GPIO[3]~input, DE2_115_Default, 1
instance = comp, \GPIO[4]~input , GPIO[4]~input, DE2_115_Default, 1
instance = comp, \GPIO[5]~input , GPIO[5]~input, DE2_115_Default, 1
instance = comp, \GPIO[6]~input , GPIO[6]~input, DE2_115_Default, 1
instance = comp, \GPIO[7]~input , GPIO[7]~input, DE2_115_Default, 1
instance = comp, \GPIO[8]~input , GPIO[8]~input, DE2_115_Default, 1
instance = comp, \GPIO[9]~input , GPIO[9]~input, DE2_115_Default, 1
instance = comp, \GPIO[10]~input , GPIO[10]~input, DE2_115_Default, 1
instance = comp, \GPIO[11]~input , GPIO[11]~input, DE2_115_Default, 1
instance = comp, \GPIO[12]~input , GPIO[12]~input, DE2_115_Default, 1
instance = comp, \GPIO[13]~input , GPIO[13]~input, DE2_115_Default, 1
instance = comp, \GPIO[14]~input , GPIO[14]~input, DE2_115_Default, 1
instance = comp, \GPIO[15]~input , GPIO[15]~input, DE2_115_Default, 1
instance = comp, \GPIO[16]~input , GPIO[16]~input, DE2_115_Default, 1
instance = comp, \GPIO[17]~input , GPIO[17]~input, DE2_115_Default, 1
instance = comp, \GPIO[18]~input , GPIO[18]~input, DE2_115_Default, 1
instance = comp, \GPIO[19]~input , GPIO[19]~input, DE2_115_Default, 1
instance = comp, \GPIO[20]~input , GPIO[20]~input, DE2_115_Default, 1
instance = comp, \GPIO[21]~input , GPIO[21]~input, DE2_115_Default, 1
instance = comp, \GPIO[22]~input , GPIO[22]~input, DE2_115_Default, 1
instance = comp, \GPIO[23]~input , GPIO[23]~input, DE2_115_Default, 1
instance = comp, \GPIO[24]~input , GPIO[24]~input, DE2_115_Default, 1
instance = comp, \GPIO[25]~input , GPIO[25]~input, DE2_115_Default, 1
instance = comp, \GPIO[26]~input , GPIO[26]~input, DE2_115_Default, 1
instance = comp, \GPIO[27]~input , GPIO[27]~input, DE2_115_Default, 1
instance = comp, \GPIO[28]~input , GPIO[28]~input, DE2_115_Default, 1
instance = comp, \GPIO[29]~input , GPIO[29]~input, DE2_115_Default, 1
instance = comp, \GPIO[30]~input , GPIO[30]~input, DE2_115_Default, 1
instance = comp, \GPIO[31]~input , GPIO[31]~input, DE2_115_Default, 1
instance = comp, \GPIO[32]~input , GPIO[32]~input, DE2_115_Default, 1
instance = comp, \GPIO[33]~input , GPIO[33]~input, DE2_115_Default, 1
instance = comp, \GPIO[34]~input , GPIO[34]~input, DE2_115_Default, 1
instance = comp, \GPIO[35]~input , GPIO[35]~input, DE2_115_Default, 1
