INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/BranchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/ImmConstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmConstr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/InstrFetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/MemAccessUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemAccessUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Programming/RV-Y/RV-Y.srcs/sim_1/new/Test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test1
