`timescale 1ns / 1ps

module counter(clk, out);
input clk;                    // è®¡æ•°æ—¶é’Ÿ
output reg [2:0] out;             // è®¡æ•°å€?

always @(posedge clk)  begin  // åœ¨æ—¶é’Ÿä¸Šå‡æ²¿è®¡æ•°å™¨åŠ 1
    if (out == 3'b111) begin
       out = 3'b000;
       end
    else
       out <= out+1;	
end                           
endmodule

