INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Splitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Splitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Computation_Pipeline
WARNING: [VRFC 10-3467] initial value of parameter 'PAGE_SIZE' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'SEG_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Computation_Pipeline.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Signal_defs.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'data_packet_pkg' is previously defined; ignoring this definition [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Signal_defs.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Address_Selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Selector
WARNING: [VRFC 10-3467] initial value of parameter 'PAGE_SIZE' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Address_Selector.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'INPUT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Address_Selector.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Complex_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Adder
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Complex_Adder.sv:32]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Complex_Adder.sv:44]
INFO: [VRFC 10-311] analyzing module baby_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-311] analyzing module interview_prep
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/UVM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ult
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:30]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:31]
