$var reg 	3 !	Registerfile.storesel  $end
$var reg 	32 "	Registerfile.two  $end
$var reg 	32 #	Registerfile.three  $end
$var reg 	16 $	PC.a  $end
$var reg 	1 %	System.zero  $end
$var reg 	1 &	System.neg  $end
$var reg 	1 '	System.jflag  $end
$var reg 	3 (	System.alufunc  $end
$var reg 	1 )	System.storeflag  $end
$enddefinitions $end 
$enddefinitions $end 
#1
b001 !
b00000000000000000000000000000000 "
b00000000000000000000000000000000 #
b0000000000000000 $
b0 %
b0 &
b0 '
b001 (
b1 )
#2
b001 !
b00000000000000000000000000000001 "
b00000000000000000000000000000000 #
b0000000000000001 $
b0 %
b0 &
b0 '
b100 (
b0 )
#3
b001 !
b00000000000000000000000000000001 "
b00000000000000000000000000000000 #
b0000000000000001 $
b1 %
b0 &
b0 '
b100 (
b0 )
