12:02:36 **** Incremental Build of configuration Debug for project tmp_FILE_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51109 D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm freertos10_xilinx_ps7_cortexa9_0 D:/three_verilog/Eth_lwip/RW_18/tmp_FILE_system/Debug/system.bif
sdcard_gen --xpfm D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif D:/three_verilog/Eth_lwip/RW_18/tmp_FILE_system/Debug/system.bif --bitstream D:/three_verilog/Eth_lwip/RW_18/tmp_FILE/_ide/bitstream/design_1_wrapper.bit --elf D:/three_verilog/Eth_lwip/RW_18/tmp_FILE/Debug/tmp_FILE.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/three_verilog/Eth_lwip/RW_18/tmp_FILE/_ide/bitstream/design_1_wrapper.bit
Running D:/Xil_23/Vitis/2023.2/bin/bootgen  -image D:/three_verilog/Eth_lwip/RW_18/tmp_FILE_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:02:41 Build Finished (took 4s.944ms)

