Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.11.3.469
Mon Nov 01 15:46:30 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n UartLTFifo -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00g -type ebfifo -depth 2048 -width 9 -rwidth 9 -regout -reset_rel SYNC -pe 2 -pf 2000 -rfill -fill 
    Circuit name     : UartLTFifo
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[8:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[8:0], WCNT[11:0], RCNT[11:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : UartLTFifo.edn
    VHDL output      : UartLTFifo.vhd
    VHDL template    : UartLTFifo_tmpl.vhd
    VHDL testbench   : tb_UartLTFifo_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : UartLTFifo.srp
    Estimated Resource Usage:
            LUT : 215
            EBR : 1
            Reg : 172

END   SCUBA Module Synthesis

File: UartLTFifo.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


