<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_ace_master_two_port_base_sequential_virtual_sequence Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_ace_master_two_port_base_sequential_virtual_sequence Class Reference</h1>
<p>Inheritance diagram for class svt_axi_ace_master_two_port_base_sequential_virtual_sequence:</p>
 <input id="toggle_svt_axi_ace_master_two_port_base_sequential_virtual_sequence" value="+" onclick=toggleDiv("hdiv_svt_axi_ace_master_two_port_base_sequential_virtual_sequence","toggle_svt_axi_ace_master_two_port_base_sequential_virtual_sequence") title="svt_axi_ace_master_two_port_base_sequential_virtual_sequence class inheritence diagram" type="button"/><div id="hdiv_svt_axi_ace_master_two_port_base_sequential_virtual_sequence" style="display:none;"><p><center><img src="svt_axi_ace_master_two_port_base_sequential_virtual_sequence.png" USEMAP="#svt_axi_ace_master_two_port_base_sequential_virtual_sequence" border="0" alt=""> </center>
</div><map id="svt_axi_ace_master_two_port_base_sequential_virtual_sequence" name="svt_axi_ace_master_two_port_base_sequential_virtual_sequence">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="5,85,83,115"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="131,85,219,115"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="267,85,384,115"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="432,85,573,115"/>
<area shape="rect" id="node8" href="class_uvm_sequence_base.html" title="uvm_sequence_base" alt="" coords="621,85,765,115"/>
<area shape="rect" id="node10" href="class_uvm_sequence.html" title="uvm_sequence" alt="" coords="813,85,923,115"/>
<area shape="rect" id="node12" href="class_svt_sequence.html" title="svt_sequence" alt="" coords="972,85,1073,115"/>
<area shape="rect" id="node14" href="class_svt_axi_system_base_sequence.html" title="svt_axi_system_base_sequence" alt="" coords="1124,85,1335,115"/>
<area shape="rect" id="node16" href="class_svt_axi_ace_master_base_virtual_sequence.html" title="svt_axi_ace_master_base_virtual_sequence" alt="" coords="1385,85,1663,115"/>
<area shape="rect" id="node18" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html" title="svt_axi_ace_master_two_port_base_virtual_sequence" alt="" coords="1712,85,2048,115"/>
<area shape="rect" id="node20" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html" title="svt_axi_ace_master_two_port_base_sequential_virtual_sequence" alt="" coords="2096,85,2517,115"/>
<area shape="rect" id="node22" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence" alt="" coords="2565,5,3091,35"/>
<area shape="rect" id="node24" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence" alt="" coords="2583,59,3073,88"/>
<area shape="rect" id="node26" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence" alt="" coords="2567,112,3089,141"/>
<area shape="rect" id="node28" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html" title="svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence" alt="" coords="2596,165,3060,195"/>
</map>
<p><a href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
Base class from which all virtual sequences for sequential accesses to overlapping addresses are extended
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_execute_cache_initialization_for_cmo_store">execute_cache_initialization_for_cmo_store</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , int peer_port_id , int initialization_length  = 0, bit store_select , bit invalidate_mode   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_execute_cache_initialization_for_generic_sequential_access">execute_cache_initialization_for_generic_sequential_access</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int peer_port_invalidation_length , int init_port_id , int peer_port_id , int invalidation_mode  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_execute_cache_initialization_for_memory_update">execute_cache_initialization_for_memory_update</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , bit is_clean  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_execute_cache_initialization_for_sequential_load_access">execute_cache_initialization_for_sequential_load_access</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , bit use_writelineunique_for_ace  = 1  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_get_domain_type_for_two_port_sequence">get_domain_type_for_two_port_sequence</a>&nbsp;(
int first_port_id , int second_port_id , output bit supports_both_domains , output <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> domain_type , output int other_inner_shareable_ace_port , output int other_outer_shareable_ace_port   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_is_supported">is_supported</a>&nbsp;(
<a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> cfg , bit silent  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_new">new</a>&nbsp;(
string name  = "svt_axi_ace_master_two_port_base_sequential_virtual_sequence"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_normalize_weights_based_on_interface_type">normalize_weights_based_on_interface_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">send_dummy_sequence_for_xact_template</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> init_xact_seq , int port_id , bit supports_both_domains , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> domain_type , output <a class="ClassLink" href="class_svt_axi_master_transaction.html">svt_axi_master_transaction</a> master_xact   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">set_initialisation_ports</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_master_transaction.html">svt_axi_master_transaction</a> master_xact , int other_innershareable_ace_port , int other_outershareable_ace_port , output int peer_port_invalidation_length , ref int ace_domain_ports [$]  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_start_generic_sequential_access">start_generic_sequential_access</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> port_store_seq , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int port_id , int seq_length , bit use_directed_domain_type , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> directed_domain_type  = svt_axi_transaction::INNERSHAREABLE  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_start_sequential_cleanunique_access">start_sequential_cleanunique_access</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> port_cleanunique_seq , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int port_id , int seq_length , bit use_directed_domain_type , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> directed_domain_type  = svt_axi_transaction::INNERSHAREABLE  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html">svt_axi_ace_master_two_port_base_sequential_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_xact_category_enum">xact_category_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_first_port_xact_category">first_port_xact_category</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_is_supported_domains">is_supported_domains</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_is_supported_weights">is_supported_weights</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html">svt_axi_ace_master_two_port_base_sequential_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_xact_category_enum">xact_category_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_second_port_xact_category">second_port_xact_category</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_xact_category_enum">xact_category_enum</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_xact_category">reasonable_xact_category &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_solve_port_id_order">solve_port_id_order &nbsp;(&nbsp;)</a></td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_execute_cache_initialization_for_cmo_store"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>execute_cache_initialization_for_cmo_store</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , int peer_port_id , int initialization_length  = 0, bit store_select , bit invalidate_mode       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Initializes cache for cmo and store transactions such as CLEANSHARED, MAKEUNIQUE, READUNIQUE, CLEANUNIQUE, WRITEUNIQUE and WRITELINEUNIQUE.
 If store_select is set, initialization for cached store will be done. ie. MAKEUNIQUE, READUNIQUE, CLEANUNIQUE transctions. 
 If it is low, initialization for non cached store will be done. ie. WRITEUNIQUE, WRITELINEUNIQUE transactions.
 Cached store initialization is Done by sending MAKEUNIQUE from init_port_id and READSHARED from peer_port_id.
 Non-cached store initialization is Done by sending MAKEUNIQUE, WRITECLEANFULL from peer_port_id and READCLEAN from init_port_id.
 For READUNIQUE, initial state must be INVALID, So for those addresses( from start_addr to (start_addr + (initialization_length* size of the cache line)) )
 readshared transactions are not sent by calculating the readshared_length.
</div></td></tr>
</table>
<a class="anchor" name="item_execute_cache_initialization_for_generic_sequential_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>execute_cache_initialization_for_generic_sequential_access</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int peer_port_invalidation_length , int init_port_id , int peer_port_id , int invalidation_mode  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Initializes caches when addresses are accessed sequentially
 MAKEUNIQUE transactions are initiated from init_port_id and READSHARED transactions from peer_port_id.
 Snoop sequence running on init_port_id must ensure that data is always returned and isshared should also be asserted
 This is to make sure that cachelines in the ports transition to a shared state which is required for sending a CLEANUNIQUE transaction.
 Other STORE, LOAD and CMO transactions do not have a specific valid cacheline state requirement that CLEANUNIQUE transactions have. 
 If peer_port_invalidation_length is not 0, as many cache lines from peer_port_id are invalidated
 invalidation_mode specifies if invalidation must be from start_addr, or from start_addr + (access_length - peer_port_invalidation_length)
 If invalidation_mode is 0, invalidation will begin from start_addr; if it is 1, it will beging from the latter.
</div></td></tr>
</table>
<a class="anchor" name="item_execute_cache_initialization_for_memory_update"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>execute_cache_initialization_for_memory_update</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , bit is_clean  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Initializes cache for memory update transactions such as WRITEBACK, WRITECLEAN, WRITEEVICT and EVICT.
 Done by sending MAKEUNIQUE transactions.
 If is_clean is set, then the cachelines are cleaned by sending WRITECLEAN transactions. Clean cachelnes
 are required to send WRITEEVICT and EVICT transactions
</div></td></tr>
</table>
<a class="anchor" name="item_execute_cache_initialization_for_sequential_load_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>execute_cache_initialization_for_sequential_load_access</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int access_length , int init_port_id , bit use_writelineunique_for_ace  = 1      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Initializes caches for load access. It basically initializes memory to some valid value.
 For ACE ports, if use_writelineunique_for_ace is not set, MAKEUNIQUE transactions followed by WRITEBACK transactions are sent
 If use_writelineunique_for_ace is set or it is an ACE_LITE port, WRITELINEUNIQUE transactions are sent
</div></td></tr>
</table>
<a class="anchor" name="item_get_domain_type_for_two_port_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>get_domain_type_for_two_port_sequence</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int first_port_id , int second_port_id , output bit supports_both_domains , output <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> domain_type , output int other_inner_shareable_ace_port , output int other_outer_shareable_ace_port       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the domain type in which both first_port_id and second_port_id are present
 If both both ports are in a common INNERSHAREABLE and OUTERSHAREABLE domain then
 supports_both_domains is set. If there is any other ACE port in the same domain
 as first_port_id and second_port_id, then other_inner_shareable_ace_port and
 other_outer_shareable_ace_port are correspondingly set.
</div></td></tr>
</table>
<a class="anchor" name="item_is_supported"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function bit<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>is_supported</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> cfg , bit silent  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence.html">svt_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence.html#item_is_supported">is_supported</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_axi_ace_master_two_port_base_sequential_virtual_sequence"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence.html">uvm_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_base_sequence.html">svt_axi_system_base_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_base_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html">svt_axi_ace_master_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_base_virtual_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html">svt_axi_ace_master_two_port_base_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_virtual_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_normalize_weights_based_on_interface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function bit<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>normalize_weights_based_on_interface_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_cmo_and_store_sequential_sequence.html#item_normalize_weights_based_on_interface_type">normalize_weights_based_on_interface_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_load_cmo_sequential_sequence.html#item_normalize_weights_based_on_interface_type">normalize_weights_based_on_interface_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_and_load_sequential_sequence.html#item_normalize_weights_based_on_interface_type">normalize_weights_based_on_interface_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html">svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_overlapping_addr_store_sequential_sequence.html#item_normalize_weights_based_on_interface_type">normalize_weights_based_on_interface_type</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_send_dummy_sequence_for_xact_template"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>send_dummy_sequence_for_xact_template</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> init_xact_seq , int port_id , bit supports_both_domains , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> domain_type , output <a class="ClassLink" href="class_svt_axi_master_transaction.html">svt_axi_master_transaction</a> master_xact       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Sends a dummy transaction to get the starting address of a sequence 
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">init_xact_seq</a></b> -  The initialisation sequence which needs to be triggered
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">port_id</a></b> -  The port on which this sequence should be sent
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">supports_both_domains</a></b> -  Indicates if both innershareable and outershareable domains can be used
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">domain_type</a></b> -  If supports_both_domains is not set, indicates the domain_type to be used
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_send_dummy_sequence_for_xact_template">master_xact</a></b> -  The master transaction which was sent through init_xact_seq
</div></td></tr>
</table>
<a class="anchor" name="item_set_initialisation_ports"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>set_initialisation_ports</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_master_transaction.html">svt_axi_master_transaction</a> master_xact , int other_innershareable_ace_port , int other_outershareable_ace_port , output int peer_port_invalidation_length , ref int ace_domain_ports [$]      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
If ace_domain_ports provided in the argument has only one port, this method populates
 the port_id of another ACE port
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">master_xact</a></b> -  The master transaction that was sent through the initialisation sequence in send_dummy_sequence_for_xact_template
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">other_innershareable_ace_port</a></b> -  An ACE port which is in the same innershareable domain as the port in ace_domain_ports
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">other_outershareable_ace_port</a></b> -  An ACE port which is in the same outershareable domain as the port in ace_domain_ports
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">peer_port_invalidation_length</a></b> -  Indicates the number of cachelines to be invalidated from the new port added to the queue in this method
 <p><b><a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_set_initialisation_ports">ace_domain_ports</a></b> -  The ACE domain ports from which the initialisation needs to be done
</div></td></tr>
</table>
<a class="anchor" name="item_start_generic_sequential_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>start_generic_sequential_access</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> port_store_seq , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int port_id , int seq_length , bit use_directed_domain_type , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> directed_domain_type  = svt_axi_transaction::INNERSHAREABLE      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Start a sequential generic access from start_addr.
</div></td></tr>
</table>
<a class="anchor" name="item_start_sequential_cleanunique_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; task<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>start_sequential_cleanunique_access</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_ace_master_generic_sequence.html">svt_axi_ace_master_generic_sequence</a> port_cleanunique_seq , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , int port_id , int seq_length , bit use_directed_domain_type , <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_shareability_domain_enum">xact_shareability_domain_enum</a> directed_domain_type  = svt_axi_transaction::INNERSHAREABLE      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Start a sequential CLEANUNIQUE access from start_addr
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_first_port_xact_category"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html">svt_axi_ace_master_two_port_base_sequential_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_xact_category_enum">xact_category_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>first_port_xact_category</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The transaction category for the first port 
</div></td></tr>
</table>
<a class="anchor" name="item_is_supported_domains"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>is_supported_domains</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates if the combination of first_port_id and second_port_id are such
 that there is a common inner shareable or outer shareable domain which
 can be used for sending transactions with overlapping addresses Set by
 derived sequences
</div></td></tr>
</table>
<a class="anchor" name="item_is_supported_weights"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>is_supported_weights</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates if the weights set by user, support the sequence type
 Set by derived sequences
</div></td></tr>
</table>
<a class="anchor" name="item_second_port_xact_category"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html">svt_axi_ace_master_two_port_base_sequential_virtual_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_ace_master_two_port_base_sequential_virtual_sequence.html#item_xact_category_enum">xact_category_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>second_port_xact_category</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The transaction category for the second port 
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_xact_category_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>xact_category_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Cache Maintenance Operations: MAKEINVALID, CLEANINVALID and CLEANSHARED 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">STORE_OPERATION(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">LOAD_OPERATION(1)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">MEMORY_UPDATE(2)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">CMO(3)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_reasonable_xact_category"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>reasonable_xact_category</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_xact_category {<br>
&nbsp;&nbsp;&nbsp;&nbsp;foreach(cfg.master_cfg[i]) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (cfg.master_cfg[i].axi_interface_type == svt_axi_port_configuration::ACE_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (i == first_port_id) {   <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;first_port_xact_category != MEMORY_UPDATE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (i == second_port_id) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;second_port_xact_category != MEMORY_UPDATE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_solve_port_id_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_ace_master_two_port_base_sequential_virtual_sequence::<b>solve_port_id_order</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint solve_port_id_order {<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve first_port_id before second_port_id;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve first_port_id before first_port_xact_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve second_port_id before second_port_xact_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve two_port_interface_type before first_port_id;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve two_port_interface_type before second_port_id;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
