\subsection{rxiq\+\_\+siso\+\_\+sdr Entity Reference}
\label{classrxiq__siso__sdr}\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}


Collaboration diagram for rxiq\+\_\+siso\+\_\+sdr\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d4/da7/classrxiq__siso__sdr__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf iq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wfull}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!clk@{clk}}
\index{clk@{clk}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 20} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!D\+I\+Q\+\_\+h@{D\+I\+Q\+\_\+h}}
\index{D\+I\+Q\+\_\+h@{D\+I\+Q\+\_\+h}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{D\+I\+Q\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q\+\_\+h} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_aaa9da7dc49d2a52b2b5ae58523af5e12}


Definition at line {\bf 24} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!D\+I\+Q\+\_\+l@{D\+I\+Q\+\_\+l}}
\index{D\+I\+Q\+\_\+l@{D\+I\+Q\+\_\+l}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{D\+I\+Q\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q\+\_\+l} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_afafc9ce167a5b56fc65593195ef61105}


Definition at line {\bf 25} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!fidm@{fidm}}
\index{fidm@{fidm}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a97ae5ad9eee26d5f984f95d151f62ec0}


Definition at line {\bf 22} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!fifo\+\_\+wdata@{fifo\+\_\+wdata}}
\index{fifo\+\_\+wdata@{fifo\+\_\+wdata}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a880b1371c4c1600fe490c979402d668f}


Definition at line {\bf 30} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!fifo\+\_\+wfull@{fifo\+\_\+wfull}}
\index{fifo\+\_\+wfull@{fifo\+\_\+wfull}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{fifo\+\_\+wfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wfull} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a63de1b8160d1ffec718f19920aa9a2a1}


Definition at line {\bf 27} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!fifo\+\_\+wrreq@{fifo\+\_\+wrreq}}
\index{fifo\+\_\+wrreq@{fifo\+\_\+wrreq}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a4643410c72f0390bde3d442228a1dfd2}


Definition at line {\bf 28} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!ieee@{ieee}}
\index{ieee@{ieee}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrxiq__siso__sdr_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrxiq__siso__sdr_ad9eb9b875b008b241e3b7e7c8ff4b62a}


Definition at line {\bf 18} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxiq__siso__sdr_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrxiq__siso__sdr_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 21} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.

\index{rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rxiq\+\_\+siso\+\_\+sdr@{rxiq\+\_\+siso\+\_\+sdr}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrxiq__siso__sdr_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf rxiq\+\_\+siso\+\_\+sdr.\+vhd}\end{DoxyCompactItemize}
