/*

Xilinx Vivado v2017.4 (64-bit) [Major: 2017, Minor: 4]
SW Build: 2086221 on Fri Dec 15 20:54:30 MST 2017
IP Build: 2085800 on Fri Dec 15 22:25:07 MST 2017

Process ID: 16932
License: Customer

Current time: 	Wed Oct 24 10:30:35 CEST 2018
Time zone: 	Central European Time (Europe/Madrid)

OS: NAME="openSUSE Leap"
OS Version: 4.12.14-lp150.12.22-default
OS Architecture: amd64
Available processors (cores): 8

Display: :0
Screen size: 3840x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 27 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/home/bscuser/opt/Xilinx/Vivado/2017.4/tps/lnx64/jre
JVM executable location: 	/home/bscuser/opt/Xilinx/Vivado/2017.4/tps/lnx64/jre/bin/java

User name: 	bscuser
User home directory: /home/bscuser
User working directory: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /home/bscuser/opt/Xilinx/Vivado
HDI_APPROOT: /home/bscuser/opt/Xilinx/Vivado/2017.4
RDI_DATADIR: /home/bscuser/opt/Xilinx/Vivado/2017.4/data
RDI_BINDIR: /home/bscuser/opt/Xilinx/Vivado/2017.4/bin

Vivado preferences file location: /home/bscuser/.Xilinx/Vivado/2017.4/vivado.xml
Vivado preferences directory: /home/bscuser/.Xilinx/Vivado/2017.4/
Vivado layouts directory: /home/bscuser/.Xilinx/Vivado/2017.4/layouts
PlanAhead jar file location: 	/home/bscuser/opt/Xilinx/Vivado/2017.4/lib/classes/planAhead.jar
Vivado log file location: 	
Vivado journal file location: 	/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-16932-linux-rol5

GUI allocated memory:	168 MB
GUI max memory:		3,052 MB
Engine allocated memory: 832 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// [GUI Memory]: 59 MB (+59655kb) [00:00:06]
// [Engine Memory]: 832 MB (+721172kb) [00:00:06]
// HMemoryUtils.trashcanNow. Engine heap size: 837 MB. GUI used memory: 35 MB. Current time: 10/24/18 10:30:37 AM CEST
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.xpr", 0); // q (O, cj)
// bs (cj):  Open Project : addNotify
// Opening Vivado Project: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.xpr. Version: Vivado v2017.4 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 877 MB (+3461kb) [00:00:12]
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bscuser/opt/Xilinx/Vivado/2017.4/data/ip'. 
// Project name: edit_posit_es2_adder_v1_0; location: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo; part: xc7z020clg400-1
// [GUI Memory]: 70 MB (+7873kb) [00:00:14]
dismissDialog("Open Project"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 927 MB (+6520kb) [00:00:15]
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
// [GUI Memory]: 75 MB (+2318kb) [00:00:30]
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectTab((HResource) null, (HResource) null, "Reports", 3); // aF (Q, cj)
selectTab((HResource) null, (HResource) null, "Log", 2); // aF (Q, cj)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aF (Q, cj)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, launch_simulation. , [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 17, false); // ah (O, cj)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aF (Q, cj)
// Elapsed time: 18 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 257, 89); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 257, 89, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 89 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 224, 215); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 224, 215, false, false, false, false, true); // dw (ad, cj) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 33); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 34); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 36, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 36); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv)]", 37, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv), b_extract : posit_extract (posit_extract.sv)]", 39, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// [GUI Memory]: 80 MB (+756kb) [00:03:11]
// Elapsed time: 27 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 23, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 23, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_MOVE_TO_TOP, "Move to Top"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_MOVE_TO_TOP
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -front /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_defines.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 953 MB. GUI used memory: 47 MB. Current time: 10/24/18 10:34:02 AM CEST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 10, true, false, false, false, true, false); // u (O, cj) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RESET_BEHAVIORAL, "Reset Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RESET_BEHAVIORAL
// x (cj): Reset Simulation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Reset Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Reset Simulation"); // x (cj)
// TclEventType: RESET_SIM
// TclEventType: LAUNCH_SIM
// Tcl Message: reset_simulation -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-2266] Removing simulation data... INFO: [Vivado 12-2267] Reset complete 
dismissDialog("Reset Simulation"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 214, 188); // dw (ad, cj)
// [GUI Memory]: 86 MB (+2447kb) [00:03:51]
// Elapsed time: 13 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1342, 189); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1342, 189, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1263, 188); // dw (ad, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv)]", 37, true); // B (D, cj) - Node
// [GUI Memory]: 92 MB (+1640kb) [00:04:21]
// Elapsed time: 13 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13); // u (O, cj)
// [GUI Memory]: 98 MB (+1503kb) [00:04:27]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// x (cj): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cj)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7z020clg400-1 Top: posit_es2_adder_v1_0 
// [Engine Memory]: 976 MB (+2173kb) [00:04:36]
// HMemoryUtils.trashcanNow. Engine heap size: 1,015 MB. GUI used memory: 47 MB. Current time: 10/24/18 10:35:07 AM CEST
// [Engine Memory]: 1,075 MB (+53085kb) [00:04:41]
// TclEventType: ELABORATE_FINISH
// [Engine Memory]: 1,135 MB (+5859kb) [00:04:51]
// HMemoryUtils.trashcanNow. Engine heap size: 1,210 MB. GUI used memory: 47 MB. Current time: 10/24/18 10:35:32 AM CEST
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,422 MB. GUI used memory: 47 MB. Current time: 10/24/18 10:35:33 AM CEST
// [Engine Memory]: 1,423 MB (+243460kb) [00:05:05]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6127.465 ; gain = 50.000 ; free physical = 3960 ; free virtual = 12443 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'posit_es2_adder_v1_0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0.v:4] 
// Tcl Message: 	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'posit_es2_adder_v1_0_S00_AXI' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0_S00_AXI.v:4] 
// Tcl Message: 	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer  	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer  	Parameter ADDR_LSB bound to: 2 - type: integer  	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6175.000 ; gain = 97.535 ; free physical = 3972 ; free virtual = 12456 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6175.000 ; gain = 97.535 ; free physical = 3972 ; free virtual = 12457 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Device 21-403] Loading part xc7z020clg400-1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 6614.094 ; gain = 536.629 ; free physical = 3604 ; free virtual = 12127 
// Tcl Message: 10 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 6614.094 ; gain = 536.629 ; free physical = 3604 ; free virtual = 12127 
// 'dO' command handler elapsed time: 40 seconds
// Elapsed time: 37 seconds
dismissDialog("Open Elaborated Design"); // bs (cj)
// PAPropertyPanels.initPanels (posit_es2_adder_v1_0_S00_AXI_inst (posit_es2_adder_v1_0_S00_AXI)) elapsed time: 0.2s
// Elapsed time: 25 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab((HResource) null, (HResource) null, "Sources", 0); // aF (Q, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_es2_adder_v1_0 (posit_es2_adder_v1_0.v)]", 2, true); // B (D, cj) - Node
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_8 (positadd_8.sv)]", 6, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_8 (positadd_8.sv)]", 6, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top positadd_8 [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// [GUI Memory]: 108 MB (+5154kb) [00:05:57]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6616.094 ; gain = 0.000 ; free physical = 3568 ; free virtual = 12092 
// Tcl Message: --------------------------------------------------------------------------------- 
// [GUI Memory]: 116 MB (+2650kb) [00:06:10]
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,494 MB. GUI used memory: 75 MB. Current time: 10/24/18 10:36:39 AM CEST
// Engine heap size: 1,494 MB. GUI used memory: 76 MB. Current time: 10/24/18 10:36:39 AM CEST
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'positadd_8' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8.sv:11] INFO: [Synth 8-638] synthesizing module 'posit_extract' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv:11] INFO: [Synth 8-638] synthesizing module 'LOD_N' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:4] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized1' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized2' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized3' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized1' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized2' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized3' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_left' (5#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] INFO: [Synth 8-256] done synthesizing module 'posit_extract' (6#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv:11] INFO: [Synth 8-638] synthesizing module 'shift_right' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 62 - type: integer  	Parameter S bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_right' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] INFO: [Synth 8-638] synthesizing module 'shift_left__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] INFO: [Synth 8-638] synthesizing module 'shift_right__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 64 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'positadd_8' (8#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8.sv:11] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6616.094 ; gain = 0.000 ; free physical = 3581 ; free virtual = 12104 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6616.094 ; gain = 0.000 ; free physical = 3584 ; free virtual = 12108 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 1,526 MB (+33113kb) [00:06:13]
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 51 MB. Current time: 10/24/18 10:36:41 AM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 6688.387 ; gain = 72.293 ; free physical = 3565 ; free virtual = 12089 
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 17, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (cj): Launch Runs: addNotify
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "8", 7); // e (aU, f)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bs (cj):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: [Wed Oct 24 10:37:03 2018] Launched synth_1... Run output will be captured here: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
// [GUI Memory]: 126 MB (+4507kb) [00:06:36]
dismissDialog("Starting Design Runs"); // bs (cj)
// TclEventType: RUN_COMPLETED
// ah (cj): Synthesis Completed: addNotify
// Elapsed time: 69 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (cj)
// Elapsed time: 26 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 4, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 4, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// Elapsed time: 10 seconds
selectCodeEditor("positadd.sv", 171, 129); // cd (w, cj)
selectCodeEditor("positadd.sv", 171, 129, false, false, false, false, true); // cd (w, cj) - Double Click
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 4, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top positadd [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6688.387 ; gain = 0.000 ; free physical = 3497 ; free virtual = 12027 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,565 MB. GUI used memory: 82 MB. Current time: 10/24/18 10:39:57 AM CEST
// Engine heap size: 1,565 MB. GUI used memory: 83 MB. Current time: 10/24/18 10:39:57 AM CEST
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'positadd' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd.sv:10] INFO: [Synth 8-638] synthesizing module 'posit_extract' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv:11] INFO: [Synth 8-638] synthesizing module 'LOD_N' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:4] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized1' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized2' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LOD__parameterized3' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv:31] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 16 - type: integer  	Parameter S bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized1' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter S bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized2' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 4 - type: integer  	Parameter S bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LZD__parameterized3' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv:30] 
// Tcl Message: 	Parameter N bound to: 2 - type: integer  	Parameter S bound to: 1 - type: integer  
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_left' (5#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] INFO: [Synth 8-256] done synthesizing module 'posit_extract' (6#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv:11] INFO: [Synth 8-638] synthesizing module 'shift_right' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 62 - type: integer  	Parameter S bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_right' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] INFO: [Synth 8-638] synthesizing module 'shift_left__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] 
// Tcl Message: 	Parameter N bound to: 32 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_left__parameterized0' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v:4] INFO: [Synth 8-638] synthesizing module 'shift_right__parameterized0' [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] 
// Tcl Message: 	Parameter N bound to: 64 - type: integer  	Parameter S bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'shift_right__parameterized0' (7#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v:2] INFO: [Synth 8-256] done synthesizing module 'positadd' (8#1) [/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd.sv:10] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6688.387 ; gain = 0.000 ; free physical = 3514 ; free virtual = 12043 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6688.387 ; gain = 0.000 ; free physical = 3517 ; free virtual = 12047 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,593 MB. GUI used memory: 54 MB. Current time: 10/24/18 10:39:59 AM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,617 MB (+15092kb) [00:09:32]
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6739.398 ; gain = 51.012 ; free physical = 3511 ; free virtual = 12040 
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bs (cj)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 17, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
floatView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // ax (aF, cj)
// PAResourceOtoP.PAViews_SCHEMATIC: Schematic: float view
maximizeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // ax (aF, FrameFloatingContainer)
// [GUI Memory]: 140 MB (+8162kb) [00:10:21]
// PAPropertyPanels.initPanels (clk) elapsed time: 0.2s
// [GUI Memory]: 150 MB (+2936kb) [00:10:22]
// Elapsed time: 80 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // B (f, FrameFloatingContainer)
// PAResourceOtoP.PAViews_SCHEMATIC: Schematic: close view
closeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // ax (aF, FrameFloatingContainer)
dockFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // ax (aF, FrameFloatingContainer)
maximizeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // ax (aF, FrameFloatingContainer)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectCodeEditor("positadd.sv", 131, 129); // cd (w, cj)
selectCodeEditor("positadd.sv", 131, 129, false, false, false, false, true); // cd (w, cj) - Double Click
// Elapsed time: 35 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 2); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 5); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 5, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cj)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// v (cj): Settings: addNotify
// [GUI Memory]: 162 MB (+4048kb) [00:12:12]
// [Engine Memory]: 1,728 MB (+31745kb) [00:12:12]
// HMemoryUtils.trashcanNow. Engine heap size: 1,728 MB. GUI used memory: 98 MB. Current time: 10/24/18 10:42:42 AM CEST
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // M (C, v)
// Elapsed time: 19 seconds
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, General]", 0, false); // M (C, v)
selectButton(PAResourceTtoZ.VerilogOptionsChooserPanel_SPECIFY_COMPILATION_OPTIONS_FOR_VERILOG, (String) null); // q (a, v)
// b (v): Verilog Options: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (b)
dismissDialog("Verilog Options"); // b (v)
// Elapsed time: 11 seconds
selectButton(PAResourceTtoZ.VerilogOptionsChooserPanel_SPECIFY_COMPILATION_OPTIONS_FOR_VERILOG, (String) null); // q (a, v)
// b (v): Verilog Options: addNotify
selectButton(PAResourceItoN.MultiFileChooser_ADD_DIRECTORIES, "Add Directories"); // B (f, b)
dismissFolderChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (b)
dismissDialog("Verilog Options"); // b (v)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Elaboration]", 2, false); // M (C, v)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // M (C, v)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Implementation]", 4, false); // M (C, v)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Simulation]", 1, false); // M (C, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ELABORATION, "Elaboration", 1); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_COMPILATION, "Compilation", 0); // i (N, v)
// Elapsed time: 15 seconds
selectComboBox(PAResourceOtoP.ProjectSettingsSimulationPanel_TARGET_SIMULATOR, "Verilog Compiler Simulator (VCS)", 4); // e (N, v)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceOtoP.ProjectSettingsSimulationPanel_QUESTASIM_MODELSIM_VERILOG_COMPILER_No", "No"); // JButton (A, H)
selectComboBox(PAResourceOtoP.ProjectSettingsSimulationPanel_TARGET_SIMULATOR, "Vivado Simulator", 0); // e (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ELABORATION, "Elaboration", 1); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_SIMULATION, "Simulation", 2); // i (N, v)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (v)
dismissDialog("Settings"); // v (cj)
// [GUI Memory]: 171 MB (+1662kb) [00:13:53]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// e (cj):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/synth/func/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7z020clg400-1 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,763 MB. GUI used memory: 100 MB. Current time: 10/24/18 10:44:31 AM CEST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,817 MB (+2325kb) [00:14:04]
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Device view-level: 0.0
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/synth/func/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/synth/func/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6842.934 ; gain = 103.535 ; free physical = 3231 ; free virtual = 11768 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 7 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 200, 14); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 200, 14, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 89, 19, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 1,883 MB. GUI used memory: 110 MB. Current time: 10/24/18 10:44:52 AM CEST
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 464, 9); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 464, 9, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 444, 17); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 425, 28); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 425, 28, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
// [Engine Memory]: 1,927 MB (+20786kb) [00:14:27]
// RouteApi::initDelayMediator elapsed time: 26.9s
// [Engine Memory]: 2,154 MB (+136045kb) [00:14:31]
// RouteApi: Init Delay Mediator Swing Worker Finished
selectMenuItem(RDIResource.TclConsoleView_PAUSE_AUTOMATIC_SCROLL_TO_BOTTOM, "Pause automatic scrolling"); // ac (ai, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 257, 21, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 205, 38); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 111, 25); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 111, 25, false, false, false, false, true); // dw (ad, cj) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 2,175 MB. GUI used memory: 109 MB. Current time: 10/24/18 10:45:07 AM CEST
// Elapsed time: 10 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 312, 308); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 312, 308, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 20 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aF (Q, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 36); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv)]", 37); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv), a_extract : posit_extract (posit_extract.sv)]", 38); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v), uut : positadd_8 (positadd_8.sv), a_extract : posit_extract (posit_extract.sv)]", 38); // B (D, cj)
// Elapsed time: 43 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 66); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 66, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 66, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("testadd.sv", 121, 52); // cd (w, cj)
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 2); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv)]", 3); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv), a_extract : posit_extract (posit_extract.sv), reg_pos_lod : LOD_N (LOD_N.sv)]", 4); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 47); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 47, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 47, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 47, true); // B (D, cj) - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, cj)
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog, xil_defaultlib, posit_defines.sv]", 9, false); // B (D, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,198 MB. GUI used memory: 109 MB. Current time: 10/24/18 10:47:37 AM CEST
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 50, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 50, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // g (aY, c): TRUE
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 17 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 51, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 7 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 68, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 68, false); // B (D, cj)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -fileset sim_1 -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/testadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/es2/posit_defines.sv 
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 10, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 10, true, false, false, false, true, false); // u (O, cj) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RESET_BEHAVIORAL, "Reset Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RESET_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// x (cj): Reset Simulation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Reset Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Reset Simulation"); // x (cj)
// TclEventType: RESET_SIM
// TclEventType: LAUNCH_SIM
// Tcl Message: reset_simulation -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Vivado 12-2266] Removing simulation data... INFO: [Vivado 12-2267] Reset complete 
dismissDialog("Reset Simulation"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 9 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 510, 120); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 225, 100); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 225, 100, false, false, false, false, true); // dw (ad, cj) - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 51, true); // B (D, cj) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 25 seconds
String[] filenames31467 = {"/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_accum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum_prod.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod_sum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_product_prod_sum_sum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_sum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_product_prod_sum_sum_to_prod.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accum_16_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accumprod_16_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_prod_16_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_prodsum_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_4_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_8_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw_sumval.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_prodsumsum.sv", "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_sumval.sv"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 30 seconds
dismissDialog("Add Sources"); // c (cj)
// c (cj): Add Sources: addNotify
// bH (c): Import Source Conflicts: addNotify
selectRadioButton(PAResourceQtoS.SrcConflictDialog_DONT_OVERWRITE_EXISTING_FILES, "Don't overwrite existing files"); // a (N, bH)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (bH)
dismissDialog("Import Source Conflicts"); // bH (c)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 181 MB (+833kb) [00:20:06]
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,221 MB. GUI used memory: 114 MB. Current time: 10/24/18 10:50:37 AM CEST
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 48, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 48, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd), normalize_sum8 : posit_normalize (posit_normalize.sv)]", 53, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("positadd_4_raw_tb.vhd", 235, 80); // cd (w, cj)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 48, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SRC_DISABLE, "Disable File"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SRC_DISABLE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_enabled false [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 493, 158); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1316, 165); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1316, 165, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1316, 165); // dw (ad, cj)
// Elapsed time: 15 seconds
selectCodeEditor("positadd_4_raw_tb.vhd", 237, 108); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("positadd_4_raw_tb.vhd", 182, 108); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 238, 276); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 352, 127); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 46); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, posit_product_prod_sum_sum_to_prod.sv]", 48, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, posit_product_prod_sum_sum_to_prod.sv]", 48, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, posit_product_prod_sum_sum_to_prod.sv]", 47, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, posit_product_prod_sum_sum_to_prod.sv]", 48, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, posit_product_prod_sum_sum_to_prod.sv]", 47, false); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_4_raw_322_tb (positmult_4_raw_322_tb.sv)]", 61); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_4_raw_322_tb (positmult_4_raw_322_tb.sv)]", 61); // B (D, cj)
// Elapsed time: 25 seconds
selectCodeEditor("positadd_4_raw_tb.vhd", 112, 79); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 112, 79, false, false, false, false, true); // cd (w, cj) - Double Click
// Elapsed time: 18 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 12 seconds
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 18 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 2,257 MB. GUI used memory: 113 MB. Current time: 10/24/18 10:53:47 AM CEST
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 7 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 2,266 MB (+4966kb) [00:23:31]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 303, 146); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 303, 146, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Disabled Sources]", 73, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Disabled Sources]", 73, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_4_truncated_raw_sumval (positmult_4_truncated_raw_sumval.sv)]", 72, false); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Disabled Sources]", 73); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Disabled Sources, positadd_4_raw_tb.vhd]", 74, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Disabled Sources, positadd_4_raw_tb.vhd]", 74, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SRC_ENABLE, "Enable File"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SRC_ENABLE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_enabled true [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 2,275 MB. GUI used memory: 149 MB. Current time: 10/24/18 10:54:42 AM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 71); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv), uut : positadd_prod_4_raw (positadd_prod_4_raw.sv)]", 72); // B (D, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 278, 122); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 278, 122, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 200, 121); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 200, 121, false, false, false, false, true); // dw (ad, cj) - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/pkg/posit_package_es2.vhd");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (cj)
// c (cj): Add Sources: addNotify
// bH (c): Import Source Conflicts: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bH)
dismissDialog("Import Source Conflicts"); // bH (c)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, testadd.sv]", 63, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 62, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_truncated_raw_sumval.sv]", 101, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_prod.sv]", 90, false); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 61); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_package_es2.vhd]", 66, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_package_es2.vhd]", 66, false); // B (D, cj)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -fileset sim_1 -after /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_package_es2.vhd]", 65, false); // B (D, cj)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -fileset sim_1 -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, posit_package_es2.vhd]", 47, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, posit_package_es2.vhd]", 47, false); // B (D, cj)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -after /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, posit_common.vhd]", 46, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL, xil_defaultlib, posit_package_es2.vhd]", 47, false); // B (D, cj)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd 
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aF (Q, cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 372, 186); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 224, 148); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 389, 162); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 389, 162, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 107, 154); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 113, 148); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 113, 148, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 72, 92); // dw (ad, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 10, true, false, false, false, true, false); // u (O, cj) - Popup Trigger - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 379, 144); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 178, 125); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1409, 102); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1409, 102, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1237, 100); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1237, 100, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 271, 89); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 271, 89, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 97, 73); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 2, 147); // dw (ad, cj)
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // dw (ad, cj)
// Elapsed time: 126 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 61); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 62, false); // B (D, cj)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_package_es2.vhd]", 104, false); // B (D, cj)
// Elapsed time: 10 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_common.vhd]", 6, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_common.vhd]", 6, false); // B (D, cj)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -before /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/pkg/posit_package_es2.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 208, 133); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 208, 133, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 21 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, testadd (testadd.sv)]", 71); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_32bit_tb (positadd_32bit_tb.v)]", 68, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_32bit_tb (positadd_4_32bit_tb.v)]", 69); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_32bit_tb (positadd_4_32bit_tb.v), uut : positadd_4 (positadd_4.sv)]", 70); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_32bit_tb (positadd_4_32bit_tb.v)]", 69); // B (D, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 2); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_prod_8_raw.sv]", 22, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_prod_8_raw.sv]", 22, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positmult_4_raw.sv]", 29, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 42, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 42, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_MOVE_TO_TOP, "Move to Top"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_MOVE_TO_TOP
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: reorder_files -front /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/imports/es2/posit_defines.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 1, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 1, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, posit_defines.sv]", 1, false); // B (D, cj)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd_4_raw.sv]", 18, false); // B (D, cj)
selectComboBox(PAResourceEtoH.FileSetPanel_USED_IN, "Simulation", 2); // e (f, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, shift_right.v]", 8, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, positadd_raw_test.vhd]", 53, false); // B (D, cj)
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, positadd_raw_test.vhd]", 53, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, positadd_raw_test.vhd]", 53, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("positadd_raw_test.vhd", 89, 61); // cd (w, cj)
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
selectCodeEditor("positadd_raw_test.vhd", 91, 55); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 91, 55, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("positadd_raw_test.vhd", 89, 60); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 89, 60, false, false, false, false, true); // cd (w, cj) - Double Click
// Elapsed time: 59 seconds
selectCodeEditor("positadd_raw_test.vhd", 169, 89); // cd (w, cj)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton("CANCEL", "Cancel"); // JButton (h, c)
// 'h' command handler elapsed time: 4 seconds
dismissDialog("Add Sources"); // c (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// bs (cj):  IP Catalog : addNotify
dismissDialog("IP Catalog"); // bs (cj)
// Elapsed time: 29 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "p"); // OverlayTextField (P, cj)
// Elapsed time: 19 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", (String) null); // OverlayTextField (P, cj)
// Elapsed time: 68 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton (h, c)
dismissDialog("Add Sources"); // c (cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog]", 7); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, VHDL]", 3); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 8); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 8, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB151_8/ADDSUB151_8.xci");
// Elapsed time: 12 seconds
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 23 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB151_8/ADDSUB151_8.xci 
// TclEventType: PROJECT_CHANGE
// c (cj): Add Sources: addNotify
// bs (c):  Add Sources  : addNotify
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
dismissDialog("Add Sources"); // bs (c)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 190 MB (+133kb) [00:36:57]
// HMemoryUtils.trashcanNow. Engine heap size: 2,297 MB. GUI used memory: 118 MB. Current time: 10/24/18 11:07:27 AM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP]", 4); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB151_8]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB151_8]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// TclEventType: IP_LOCK_CHANGE
// r (cj): Re-customize IP: addNotify
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Control", 1); // cY (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // cY (C, r)
dismissDialog("Re-customize IP"); // r (cj)
selectButton(PAResourceItoN.IPPropPanel_UPGRADE_VERSION, "Upgrade Version"); // al (N, cj)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// ae (cj): Enable Core Container: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ae)
// 'ac' command handler elapsed time: 5 seconds
dismissDialog("Enable Core Container"); // ae (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: upgrade_ip -vlnv xilinx.com:ip:c_addsub:12.0 [get_ips  ADDSUB151_8] -log ip_upgrade.log 
// Tcl Message: Upgrading 'ADDSUB151_8' 
// bs (cj):  Upgrade IP : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: INFO: [IP_Flow 19-3420] Updated ADDSUB151_8 to use current project options INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ADDSUB151_8'... INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips ADDSUB151_8] -no_script -sync -force -quiet 
// au (cj): Generate Output Products: addNotify
selectButton("PAResourceTtoZ.UpgradeIP_IP_UPGRADE_COMPLETED_OK", "OK"); // JButton (A, G)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// HMemoryUtils.trashcanNow. Engine heap size: 2,317 MB. GUI used memory: 122 MB. Current time: 10/24/18 11:08:02 AM CEST
selectButton("OptionPane.button", "OK"); // JButton (A, H)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// bs (cj):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ADDSUB151_8'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ADDSUB151_8'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ADDSUB151_8'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all ADDSUB151_8] } 
// Tcl Message: export_ip_user_files -of_objects [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB151_8/ADDSUB151_8.xci] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 8 ADDSUB151_8_synth_1 
// Tcl Message: [Wed Oct 24 11:08:05 2018] Launched ADDSUB151_8_synth_1... Run output will be captured here: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.runs/ADDSUB151_8_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB256_8/ADDSUB256_8.xci");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/ip/ADDSUB256_8/ADDSUB256_8.xci 
// TclEventType: PROJECT_CHANGE
// c (cj): Add Sources: addNotify
// bs (c):  Add Sources  : addNotify
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
dismissDialog("Add Sources"); // bs (c)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 2,350 MB. GUI used memory: 123 MB. Current time: 10/24/18 11:08:27 AM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP]", 4); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB256_8]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB256_8]", 5, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // Z (ai, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB256_8]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 6, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB256_8]", 5, false); // B (D, cj)
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // h (cZ, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP]", 4, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, ADDSUB256_8]", 5, false); // B (D, cj)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// as (cj): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (N, as): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (as)
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Remove Sources"); // as (cj)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8/ADDSUB256_8.xci] -no_script -reset -force -quiet 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: remove_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8/ADDSUB256_8.xci 
// as (cj): Remove Sources: addNotify
// bs (as):  Remove Sources : addNotify
// Tcl Message: file delete -force /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sources_1/ip/ADDSUB256_8 
dismissDialog("Remove Sources"); // bs (as)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// Tcl Message: wait_on_run ADDSUB151_8_synth_1 
// Tcl Message: [Wed Oct 24 11:09:08 2018] Waiting for ADDSUB151_8_synth_1 to finish... 
// Tcl Message: [Wed Oct 24 11:09:13 2018] Waiting for ADDSUB151_8_synth_1 to finish... 
// Tcl Message: [Wed Oct 24 11:09:18 2018] Waiting for ADDSUB151_8_synth_1 to finish... 
// Tcl Message: [Wed Oct 24 11:09:23 2018] Waiting for ADDSUB151_8_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// Tcl Message: [Wed Oct 24 11:09:34 2018] Waiting for ADDSUB151_8_synth_1 to finish... 
// Tcl Message: [Wed Oct 24 11:09:34 2018] ADDSUB151_8_synth_1 finished 
// Tcl Message: wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 7358.195 ; gain = 0.000 ; free physical = 2273 ; free virtual = 10850 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,367 MB. GUI used memory: 116 MB. Current time: 10/24/18 11:09:35 AM CEST
// Engine heap size: 2,367 MB. GUI used memory: 117 MB. Current time: 10/24/18 11:09:35 AM CEST
// Tcl Message: refresh_design 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,367 MB. GUI used memory: 112 MB. Current time: 10/24/18 11:09:37 AM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 2,395 MB (+15873kb) [00:39:09]
// Device: addNotify
// DeviceView Instantiated
// Tcl Message: INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds 
// Tcl Message: INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed time: 30 seconds
dismissDialog("Reloading"); // bs (cj)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 38 seconds
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // ad
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i (N, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, ADDSUB151_8]", 1); // B (D, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectCodeEditor("positadd_raw_test.vhd", 115, 68); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 87, 63); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 92, 96); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 64, 109); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 84, 60); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 57, 35); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 104, 33); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 104, 33, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("positadd_raw_test.vhd", 106, 84); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 74, 60); // cd (w, cj)
selectCodeEditor("positadd_raw_test.vhd", 74, 60, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("positadd_raw_test.vhd", 177, 63); // cd (w, cj)
typeControlKey((HResource) null, "positadd_raw_test.vhd", 'c'); // cd (w, cj)
// Elapsed time: 116 seconds
selectCodeEditor("positadd_raw_test.vhd", 159, 69); // cd (w, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog, xil_defaultlib]", 2); // B (D, cj)
// Elapsed time: 94 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positaccum_16 (positaccum_16.sv)]", 52, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_raw_test(rtl) (positadd_raw_test.vhd)]", 54, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positaccum_32bit_tb (positaccum_32bit_tb.sv)]", 53, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_raw_test(rtl) (positadd_raw_test.vhd)]", 54, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_raw_test(rtl) (positadd_raw_test.vhd)]", 54, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ac (ai, cj)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// as (cj): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (as)
dismissDialog("Remove Sources"); // as (cj)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 682, 101); // dw (ad, cj)
// Elapsed time: 12 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 302, 90); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 302, 90, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 19 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Compile Order", 3); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, positadd_prod_4_raw_322_tb.sv]", 46, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, positadd_8_32bit_tb.v]", 43, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectButton((HResource) null, "Sources_settings"); // u (f, cj): TRUE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 0, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 0, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, posit_defines.sv]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, posit_defines.sv]", 1, false); // B (D, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 457, 87); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 256, 77); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 256, 77, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 410, 84); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 410, 84, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 135, 90); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 151, 89); // dw (ad, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 2); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 35); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 37, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 36); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_8_32bit_tb (positadd_8_32bit_tb.v)]", 36); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 37); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 37); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 37, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top positadd_4_raw_tb [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvlog --incr --relax -L xil_defaultlib -prj positadd_4_raw_tb_vlog.prj INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/es2/posit_defines.sv" into library xil_defaultlib xvhdl --incr --relax -prj positadd_4_raw_tb_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 7 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 700, 90); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 449, 79); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 449, 79, false, false, false, false, true); // dw (ad, cj) - Double Click
// [GUI Memory]: 201 MB (+1452kb) [00:47:41]
// Elapsed time: 58 seconds
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (T)
dismissDialog("Set Library"); // T (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_4_raw_322_tb (positmult_4_raw_322_tb.sv)]", 47, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true); // B (D, cj) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (T)
dismissDialog("Set Library"); // T (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // Z (ai, cj)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // Z (ai, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true); // B (D, cj) - Node
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "work", 1); // z (N, T)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (T)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd] 
dismissDialog("Set Library"); // T (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true); // B (D, cj) - Node
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 571, 117); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 366, 147); // dw (ad, cj)
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "xil_defaultlib", 0); // z (N, T)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (T)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library xil_defaultlib [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd] 
dismissDialog("Set Library"); // T (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // B (D, cj)
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 2,420 MB. GUI used memory: 130 MB. Current time: 10/24/18 11:19:27 AM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources]", 9); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1]", 10); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL]", 13); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog]", 12); // B (D, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "positadd_8.sv", 2); // k (j, cj)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd), mul : positmult_4_raw (positmult_4_raw.sv)]", 42, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("positadd_4_raw_tb.vhd", 200, 64); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 248, 65); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 251, 86); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 230, 53); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 88, 66); // cd (w, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd), extract : posit_extract_raw (posit_extract_raw.sv)]", 37); // B (D, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd), extract : posit_extract_raw (posit_extract_raw.sv)]", 37); // B (D, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 5, 62); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 83, 64); // cd (w, cj)
selectCodeEditor("positadd_4_raw_tb.vhd", 3, 67); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectCodeEditor("positadd_4_raw_tb.vhd", 19, 62); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL]", 14, true); // B (D, cj) - Node
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL]", 14, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
// HMemoryUtils.trashcanNow. Engine heap size: 2,442 MB. GUI used memory: 128 MB. Current time: 10/24/18 11:20:47 AM CEST
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 13, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog]", 11); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib]", 16); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_package_es2.vhd]", 17, false); // B (D, cj)
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "work", 1); // z (N, T)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (T)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/pkg/posit_package_es2.vhd] 
dismissDialog("Set Library"); // T (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, work]", 16); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 14); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib]", 12); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4_truncated_raw.sv]", 41, false); // B (D, cj)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_truncated_raw_sumval.sv]", 58, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_truncated_raw_prodsumsum.sv]", 57, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize.sv]", 56, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4.sv]", 55, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_8.sv]", 54, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_extract.sv]", 53, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_sum.sv]", 52, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_accum_prod.sv]", 51, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_product_prod_sum_sum_to_prod.sv]", 50, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd.sv]", 49, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4.sv]", 48, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_prod.sv]", 47, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult.sv]", 46, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_raw.sv]", 45, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4_truncated_prodsum_raw.sv]", 44, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_16_raw.sv]", 43, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_product_prod_sum_sum.sv]", 42, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4_truncated_raw.sv]", 41, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 40, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_accum_16_raw.sv]", 39, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_raw_sumval.sv]", 38, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_prod_8_raw.sv]", 37, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_prod_4_raw.sv]", 36, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_extract_accum.sv]", 35, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_16.sv]", 34, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_8_raw.sv]", 33, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4_raw.sv]", 32, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_prod_16_raw.sv]", 31, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_accum.sv]", 30, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_normalize_prod_sum.sv]", 29, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_accumprod_16_raw.sv]", 28, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_extract_raw.sv]", 27, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, test_mult.sv]", 26, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_raw_322_tb.sv]", 25, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_4_raw_322_tb.sv]", 24, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positmult_4_32bit_tb.sv]", 23, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positaccum_32bit_tb.sv]", 22, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, positadd_prod_4_raw_322_tb.sv]", 21, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, testadd.sv]", 20, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 19, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 18, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog]", 17, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positadd_4_32bit_tb.v]", 16, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positadd_32bit_tb.v]", 15, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positmult_32bit_tb.v]", 14, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positadd_8_32bit_tb.v]", 13, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib]", 12, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog]", 11, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1]", 10, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1]", 10, true, false, false, false, true, false); // B (D, cj) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, "Run Simulation"); // Z (ai, cj)
selectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, "Reset Simulation"); // Z (ai, cj)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 10 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -fileset sim_1 -norecurse /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_common.vhd]", 64, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_common.vhd]", 64, false, false, false, false, true, false); // B (D, cj) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, VHDL, xil_defaultlib, posit_common.vhd]", 64, false); // B (D, cj)
selectButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // q (bT, cj)
// T (cj): Set Library: addNotify
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "work", 1); // z (N, T)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (T)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library work [get_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/lib/posit_common.vhd] 
dismissDialog("Set Library"); // T (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,466 MB. GUI used memory: 129 MB. Current time: 10/24/18 11:22:37 AM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
// Elapsed time: 14 seconds
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvlog --incr --relax -L xil_defaultlib -prj positadd_4_raw_tb_vlog.prj INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv" into library xil_defaultlib xvhdl --incr --relax -prj positadd_4_raw_tb_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 427, 98); // dw (ad, cj)
// Elapsed time: 16 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 233, 98); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 233, 98, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 363, 121); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 363, 121, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positadd_8_32bit_tb.v]", 13, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, Verilog, xil_defaultlib, positadd_8_32bit_tb.v]", 13, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i (N, cj)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_raw_tb(rtl) (positadd_4_raw_tb.vhd)]", 36); // B (D, cj)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positmult_32bit_tb (positmult_32bit_tb.v)]", 56, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, positadd_4_truncated_raw (positadd_4_truncated_raw.sv)]", 49, true); // B (D, cj) - Node
// Elapsed time: 580 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // Z (cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cj)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
// Elapsed time: 37 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent Project"); // Z (cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cj)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cj)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_FILE, "Open File..."); // ac (cj)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cj)
// Run Command: PAResourceCommand.PACommandNames_OPEN_FILE
// Elapsed time: 23 seconds
setFileChooser("/home/bscuser/Desktop/PhD/fpga/understanding_lvandam/pairhmm_posit_hdl_stream/pairhmm/Sources/prj/psl_fpga.prj");
// 'e' command handler elapsed time: 23 seconds
// Elapsed time: 27 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Tcl Command: 'rdi::info_commands {fu*}'
// Tcl Command: 'rdi::info_commands {fus*}'
// Tcl Command: 'rdi::info_commands {f*}'
// Tcl Command: 'rdi::info_commands {f*}'
// Tcl Command: 'rdi::info_commands {f*}'
// Tcl Command: 'rdi::info_commands {fu*}'
// Elapsed time: 132 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aF (ae, cj)
// Elapsed time: 781 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 535, 121); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 463, 86); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 129, 95); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 138, 96, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectMenuItem(RDIResource.TclConsoleView_FIND, "Find..."); // ac (ai, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 202, 123); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 178, 146); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 101, 152); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 235, 129); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1330, 114); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1364, 117); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 451, 111, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectMenuItem(RDIResource.TclConsoleView_COPY, "Copy"); // ac (ai, cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,477 MB. GUI used memory: 129 MB. Current time: 10/24/18 11:52:37 AM CEST
// Elapsed time: 92 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, positadd (positadd.sv)]", 2); // B (D, cj)
selectCodeEditor("positadd_8_32bit_tb.v", 147, 15); // cd (w, cj)
selectCodeEditor("positadd_8_32bit_tb.v", 82, 17); // cd (w, cj)
selectCodeEditor("positadd_8_32bit_tb.v", 150, 6); // cd (w, cj)
typeControlKey((HResource) null, "positadd_8_32bit_tb.v", 'c'); // cd (w, cj)
selectCodeEditor("positadd_8_32bit_tb.v", 290, 74); // cd (w, cj)
// Elapsed time: 34 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i (N, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 19, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib, posit_defines.sv]", 19, false, false, false, false, false, true); // B (D, cj) - Double Click
typeControlKey((HResource) null, "posit_defines.sv", 'v'); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 2,491 MB. GUI used memory: 129 MB. Current time: 10/24/18 11:53:37 AM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cj)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvlog --incr --relax -L xil_defaultlib -prj positadd_4_raw_tb_vlog.prj INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.srcs/sim_1/imports/es2/posit_defines.sv" into library xil_defaultlib xvhdl --incr --relax -prj positadd_4_raw_tb_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 209, 75); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 209, 75, false, false, false, false, true); // dw (ad, cj) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 242, 119); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 242, 119, false, false, false, false, true); // dw (ad, cj) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1135, 122); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1135, 122, false, false, false, false, true); // dw (ad, cj) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1, SystemVerilog, xil_defaultlib]", 18); // B (D, cj)
// Elapsed time: 60 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 373, 95); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 150, 22); // dw (ad, cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 9, 20, false, false, false, true, false); // dw (ad, cj) - Popup Trigger
selectMenuItem(RDIResource.TclConsoleView_COPY, "Copy"); // ac (ai, cj)
// Elapsed time: 117 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// v (cj): Settings: addNotify
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_COMPILATION, "Compilation", 0); // i (N, v)
// Elapsed time: 10 seconds
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // M (C, v)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Simulation]", 1, false); // M (C, v)
// [GUI Memory]: 215 MB (+4157kb) [01:27:31]
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ADVANCED, "Advanced", 4); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_NETLIST, "Netlist", 3); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_SIMULATION, "Simulation", 2); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ELABORATION, "Elaboration", 1); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_COMPILATION, "Compilation", 0); // i (N, v)
// [GUI Memory]: 233 MB (+7321kb) [01:28:30]
// Elapsed time: 126 seconds
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ELABORATION, "Elaboration", 1); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_SIMULATION, "Simulation", 2); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_NETLIST, "Netlist", 3); // i (N, v)
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_ADVANCED, "Advanced", 4); // i (N, v)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (v)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property -name {xsim.compile.xvlog.more_options} -value {-v 1} -objects [get_filesets sim_1] 
// Tcl Message: set_property -name {xsim.compile.xvhdl.more_options} -value {-v 1} -objects [get_filesets sim_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (v)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Settings"); // v (cj)
// [GUI Memory]: 247 MB (+2476kb) [01:30:00]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 822, 82); // dw (ad, cj)
// [GUI Memory]: 262 MB (+2732kb) [01:30:47]
// Elapsed time: 70 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cj)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// v (cj): Settings: addNotify
selectTab(PAResourceOtoP.ProjectSettingsSimulationPanel_TABBED_PANE, PAResourceOtoP.ProjectSettingsSimulationPanel_COMPILATION, "Compilation", 0); // i (N, v)
// [Engine Memory]: 2,561 MB (+49020kb) [01:31:32]
// HMemoryUtils.trashcanNow. Engine heap size: 2,561 MB. GUI used memory: 128 MB. Current time: 10/24/18 12:02:02 PM CEST
// Elapsed time: 26 seconds
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (v)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property -name {xsim.compile.xvlog.more_options} -value {-v 1 --mt off} -objects [get_filesets sim_1] 
// Tcl Message: set_property -name {xsim.compile.xvhdl.more_options} -value {-v  1  --mt off} -objects [get_filesets sim_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (v)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Settings"); // v (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // u (O, cj)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// e (cj):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/edit_posit_es2_adder_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (cj): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cj)
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cj)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// v (cj): Settings: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (v)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property -name {xsim.compile.xvlog.more_options} -value {-v 1} -objects [get_filesets sim_1] 
// Tcl Message: set_property -name {xsim.compile.xvhdl.more_options} -value {-v  1} -objects [get_filesets sim_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (v)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Settings"); // v (cj)
// [GUI Memory]: 277 MB (+2911kb) [01:38:02]
// [GUI Memory]: 292 MB (+725kb) [01:39:07]
// [GUI Memory]: 308 MB (+1242kb) [01:39:32]
// HMemoryUtils.trashcanNow. Engine heap size: 2,562 MB. GUI used memory: 140 MB. Current time: 10/24/18 12:32:02 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,562 MB. GUI used memory: 135 MB. Current time: 10/24/18 1:02:03 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,562 MB. GUI used memory: 135 MB. Current time: 10/24/18 1:32:03 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,562 MB. GUI used memory: 127 MB. Current time: 10/24/18 2:02:03 PM CEST
