EDA Netlist Writer report for lab8
Sun Nov 15 16:22:41 2015
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun Nov 15 16:22:41 2015 ;
; Revision Name             ; lab8                                  ;
; Top-level Entity Name     ; finalproject                          ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+---------------------------------+
; Option                                                                                            ; Setting                         ;
+---------------------------------------------------------------------------------------------------+---------------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (SystemVerilog) ;
; Generate netlist for functional simulation only                                                   ; Off                             ;
; Time scale                                                                                        ; 1 ns                            ;
; Truncate long hierarchy paths                                                                     ; Off                             ;
; Map illegal HDL characters                                                                        ; Off                             ;
; Flatten buses into individual nodes                                                               ; Off                             ;
; Maintain hierarchy                                                                                ; Off                             ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                             ;
; Enable glitch filtering                                                                           ; Off                             ;
; Do not write top level VHDL entity                                                                ; Off                             ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                             ;
; Architecture name in VHDL output netlist                                                          ; structure                       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                             ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                             ;
+---------------------------------------------------------------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_7_1200mv_85c_slow.svo    ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_7_1200mv_0c_slow.svo     ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_min_1200mv_0c_fast.svo   ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8.svo                      ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_7_1200mv_85c_v_slow.sdo  ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_7_1200mv_0c_v_slow.sdo   ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_min_1200mv_0c_v_fast.sdo ;
; C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/lab8_v.sdo                    ;
+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Web Edition
    Info: Processing started: Sun Nov 15 16:22:33 2015
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off finalproject -c lab8
Info: Using INI file C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/quartus.ini
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file lab8_7_1200mv_85c_slow.svo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file lab8_7_1200mv_0c_slow.svo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file lab8_min_1200mv_0c_fast.svo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file lab8.svo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file lab8_7_1200mv_85c_v_slow.sdo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file lab8_7_1200mv_0c_v_slow.sdo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file lab8_min_1200mv_0c_v_fast.sdo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file lab8_v.sdo in folder "C:/Users/Duncan/Desktop/Desktop/Classes/ECE_385/FPGA_Labs/Final_Project/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Sun Nov 15 16:22:42 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


