srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module maddsub_direct (VERI-9002)
INFO: analyzing module maddsub_piped_2 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:maddsub_direct
VeriTop library:xil_defaultlib mod:maddsub_piped_2
END of tops
C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv(25): INFO: compiling module 'maddsub_direct_default' (VERI-1018)
C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv(51): WARNING: Module <dsp_addsub> not found while processing module instance <dsp1> (VERI-1063)
C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv(25): INFO: compiling module 'maddsub_piped_2_default' (VERI-1018)
C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv(50): WARNING: Module <dsp_addsub_piped_2> not found while processing module instance <dsp1> (VERI-1063)
srcscan exits with return value 0
