;redcode
;assert 1
	SPL 0, 400
	CMP -207, <-120
	MOV -1, <-22
	MOV -4, <-20
	DJN -1, @-20
	SPL -872, #220
	MOV <0, @-400
	ADD <10, @20
	ADD 101, 720
	ADD <10, @20
	SUB @121, 103
	SUB @121, 103
	DJN 191, 100
	ADD <10, @20
	ADD <10, @20
	JMP <610, #72
	JMP <610, #72
	SLT <10, @20
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	SPL <0, 460
	SPL <0, 460
	ADD 101, 720
	DJN -1, @-20
	SUB @80, 659
	DJN <197, 100
	ADD <10, @20
	SLT 101, 720
	ADD 101, 720
	ADD <10, @20
	SLT <10, @20
	SUB @-127, 100
	CMP -7, -23
	SPL <0, 460
	SUB @610, @72
	CMP @-127, 100
	SUB @80, 659
	CMP -205, <-120
	SPL <0, 460
	SLT <10, @20
	SLT <10, @20
	SUB -17, <-37
	SUB -17, <-37
	SUB -17, <-37
	ADD 101, 720
	ADD 101, 720
	ADD 101, 720
	CMP -207, <-120
	MOV <107, @100
	SPL -872, #220
	SPL -872, #220
