// Seed: 1588739076
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = ~1;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8
);
  wire id_10 = id_10;
  wire id_11;
  reg id_12, id_13;
  genvar id_14;
  always_latch #(id_0) #1 id_14 <= id_13 - 1;
  module_0(
      id_11, id_10, id_11, id_11, id_10, id_11, id_11
  );
  always id_14 = id_13;
endmodule
