From 65c950e98ca17acd3c4f404563bcc9c73dd4f224 Mon Sep 17 00:00:00 2001
From: Oleg Karfich <oleg.karfich@wago.com>
Date: Wed, 31 Oct 2018 12:03:30 +0100
Subject: [PATCH] dts: 821x: seperate switch related pinmuxing

Signed-off-by: Oleg Karfich <oleg.karfich@wago.com>
---
 arch/arm/boot/dts/am335x-pfc-750_8215.dts  | 11 +++++++++++
 arch/arm/boot/dts/am335x-pfc-750_821x.dtsi |  8 +++-----
 2 files changed, 14 insertions(+), 5 deletions(-)

diff --git a/arch/arm/boot/dts/am335x-pfc-750_8215.dts b/arch/arm/boot/dts/am335x-pfc-750_8215.dts
index 6094d96..9097af3 100644
--- a/arch/arm/boot/dts/am335x-pfc-750_8215.dts
+++ b/arch/arm/boot/dts/am335x-pfc-750_8215.dts
@@ -30,6 +30,9 @@
 };
 
 &am33xx_pinmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&ethernet_irq_pins>;
+
 	davinci_mdio_default_pins: pinmux_davinci_mdio_default_pins {
 		pinctrl-single,pins = <
 			/* MDIO */
@@ -45,6 +48,14 @@
 			0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
 		>;
 	};
+
+	ethernet_irq_pins: pinmux_ethernet_irq_pins {
+		pinctrl-single,pins = <
+			0x0dc (PIN_INPUT | MUX_MODE7) /* lcd_data15.gpio0_11 */ //MV88E6321-nINT
+			0x074 (PIN_INPUT | MUX_MODE7) /* gpmc_wpn.gpio0_31   */ //nINT-PHY2
+			0x110 (PIN_INPUT | MUX_MODE7) /* mii1_rxerr.gpio3_2  */ //nINT-PHY1
+		>;
+	};
 };
 
 &i2c0 {
diff --git a/arch/arm/boot/dts/am335x-pfc-750_821x.dtsi b/arch/arm/boot/dts/am335x-pfc-750_821x.dtsi
index fe5c786..bb0af94 100644
--- a/arch/arm/boot/dts/am335x-pfc-750_821x.dtsi
+++ b/arch/arm/boot/dts/am335x-pfc-750_821x.dtsi
@@ -313,7 +313,9 @@
 
 	ksz8863_pins: pinmux_ksz8863_pins {
 		pinctrl-single,pins = <
-			0x0dc (PIN_INPUT_PULLDOWN | MUX_MODE7)    /* lcd_data15.gpio0_11       (gpio0_11), rmii2.nint/Int    */   //t5
+			0x0dc (PIN_INPUT | MUX_MODE7) /* lcd_data15.gpio0_11 */ //micrel-nINT
+			0x074 (PIN_INPUT | MUX_MODE7) /* gpmc_wpn.gpio0_31   */ //nINT-PHY2
+			0x110 (PIN_INPUT | MUX_MODE7) /* mii1_rxerr.gpio3_2  */ //nINT-PHY1
 		>;
 	};
 
@@ -392,11 +394,8 @@
 
 	gpio0_pins: pinmux_gpio0_pins {
 		pinctrl-single,pins = <
-			/*  used for (io control) */
-			0x074 (PIN_INPUT_PULLUP	| MUX_MODE7) /* gpmc_wpn.gpio0_31 */	//u17	nINT-PHY2 Lantiq Phy 2(old RMII2.RXER)
 			/* timer 4 as watchdog ip*/
 			0x1b0 (PIN_OUTPUT_PULLUP	| SLEWCTRL_SLOW	| MUX_MODE7)	/* xdma_event_intr0.gpio0_19 */	//a15	RESET-LED_Server
-			0x0dc (PIN_INPUT_PULLUP | MUX_MODE7) /* lcd_data15.gpio0_11 */ //t5    MV88E6321 nINT
 		>;
 	};
 
@@ -411,7 +410,6 @@
 	gpio3_pins: pinmux_gpio3_pins {
 		pinctrl-single,pins = <
 			/*  used for (io control) */
-			0x110 (PIN_INPUT_PULLUP | MUX_MODE7) /* mii1_rxerr.gpio3_2 	*/	//j15 nINT-PHY1 Lantiq Phy 2(old RMII1.RXER)
 			0x1A8 (PIN_INPUT_PULLUP	| MUX_MODE7) /* mcasp0_axr1.gpio3_20 	*/	//d13 nINT-PMIC
 			0x1Ac (PIN_INPUT_PULLUP	| MUX_MODE7) /* mcasp0_ahclkx.gpio3_21	*/	//a14 nINT-RTC
 			/*  used for (BAS-SPS-Program-Switch ) */
-- 
2.7.4

