Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/coregen.c
gp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'DOWN_SAMPLE_FIFO'...
Applying external generics to 'DOWN_SAMPLE_FIFO'...
Delivering associated files for 'DOWN_SAMPLE_FIFO'...
Delivering EJava files for 'DOWN_SAMPLE_FIFO'...
Generating implementation netlist for 'DOWN_SAMPLE_FIFO'...
INFO:sim - Pre-processing HDL files for 'DOWN_SAMPLE_FIFO'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'DOWN_SAMPLE_FIFO'
Running ngcbuild...
Writing VEO instantiation template for 'DOWN_SAMPLE_FIFO'...
Writing Verilog behavioral simulation model for 'DOWN_SAMPLE_FIFO'...
WARNING:sim - Overwriting existing file
   /home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_c
   g/DOWN_SAMPLE_FIFO/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'DOWN_SAMPLE_FIFO'...
Generating ISE project...
XCO file found: DOWN_SAMPLE_FIFO.xco
XMDF file found: DOWN_SAMPLE_FIFO_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/
DOWN_SAMPLE_FIFO.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/
DOWN_SAMPLE_FIFO.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_
   cg/DOWN_SAMPLE_FIFO.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ar/fa13_team06/hardware/src/sram/fifo/tmp/_cg/D
OWN_SAMPLE_FIFO.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DOWN_SAMPLE_FIFO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
