![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Open-Loop VCO-ADC Front-End Sampler + All-Digital CDR (TinyTapeout)

**Top module:** `tt_um_sfg_vcoadc_cdr`  
**Shuttle target:** TinyTapeout (IHP Open PDK) · **Tile count:** 1×1  
**Language:** Verilog-2001 · **Harness clock:** 50 MHz

This project implements a **fully-digital CDR** with an **open-loop VCO-ADC sampler**. The entire loop is synchronous to the TinyTapeout harness clock; no internally generated clocks are exported—timing is exposed as a **one-cycle strobe** and a **50%-duty recovered clock** (made by toggling a T-FF on the strobe).

---

## Pinout

| Pin          | Dir | Description                                                                 |
|--------------|-----|-----------------------------------------------------------------------------|
| `ui_in[7:0]` | in  | 8-bit **signed** stimulus to the sampler (e.g. ramp/PRBS).                  |
| `uo_out[0]`  | out | `sample_en` (1 system-clock tick per symbol).                               |
| `uo_out[1]`  | out | Recovered clock (`rec_clk`) – toggles on each `sample_en` ⇒ ≈ `f_sym/2`.   |
| `uo_out[7:2]`| out | `x_n[7:2]` – MSBs of the sampler output code for debug/bring-up.            |
| `uio_*`      | —   | Unused; outputs and OEs are tied low per TT rules.                           |
| `clk`        | in  | 50 MHz harness clock.                                                        |
| `rst_n`      | in  | Active-low reset.                                                            |
| `ena`        | in  | Tile enable.                                                                 |

---

## What appears on the outputs

- **`uo_out[0]`** – single-cycle strobe at the symbol rate (`sample_en`).  
- **`uo_out[1]`** – 50%-duty recovered clock generated by toggling on `sample_en` ⇒ frequency ≈ `f_sym/2`.  
- **`uo_out[7:2]`** – sampler code MSBs (helpful to scope the front-end).

> Max toggle rates on pins are bounded by the 50 MHz harness clock: a 1-cycle pulse can’t exceed ~50 MHz; the toggled recovered clock can’t exceed ~25 MHz.

---

## Quick start

### RTL sim (cocotb + Icarus)
```bash
make -C test SIM=icarus
