// Seed: 2016333528
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4
    , id_13,
    output wor id_5,
    input tri0 id_6,
    output wire id_7
    , id_14,
    input tri1 id_8
    , id_15,
    output wor id_9,
    input tri0 id_10,
    input wire id_11
);
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri id_9,
    output tri0 id_10
    , id_14,
    input wand id_11,
    input wire id_12
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_3, id_10, id_0, id_7, id_8, id_1, id_10, id_9, id_7
  );
  assign id_3 = id_1;
endmodule
