// Seed: 1541692918
module module_0 (
    output tri  id_0,
    input  tri1 id_1
    , id_4,
    input  tri0 id_2
);
  assign id_0 = id_1;
  assign module_1._id_1 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd87,
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd36
) (
    input  tri0  _id_0,
    input  wire  _id_1,
    output tri0  _id_2,
    input  uwire id_3,
    output uwire id_4
);
  struct {
    logic id_6;
    logic [id_2 : {  1  {  id_1  }  }] id_7;
  } [id_0 : id_1]
      id_8 = id_0, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
