{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443552238832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443552238832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:43:58 2015 " "Processing started: Tue Sep 29 14:43:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443552238832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443552238832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443552238832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443552239178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443552239238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443552239238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443552239241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443552239241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg2_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg2_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2_dec " "Found entity 1: sevenseg2_dec" {  } { { "sevenseg2_dec.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/sevenseg2_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443552239243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443552239243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443552239245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443552239245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset OnBoard.v(5) " "Verilog HDL Declaration information at OnBoard.v(5): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443552239247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443552239248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443552239248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OnBoard " "Elaborating entity \"OnBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443552239275 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "OnBoard.v(44) " "Verilog HDL Case Statement warning at OnBoard.v(44): incomplete case statement has no default case item" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rLEDR OnBoard.v(44) " "Verilog HDL Always Construct warning at OnBoard.v(44): inferring latch(es) for variable \"rLEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rHEX0 OnBoard.v(44) " "Verilog HDL Always Construct warning at OnBoard.v(44): inferring latch(es) for variable \"rHEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rHEX1 OnBoard.v(44) " "Verilog HDL Always Construct warning at OnBoard.v(44): inferring latch(es) for variable \"rHEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rHEX2 OnBoard.v(44) " "Verilog HDL Always Construct warning at OnBoard.v(44): inferring latch(es) for variable \"rHEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rHEX3 OnBoard.v(44) " "Verilog HDL Always Construct warning at OnBoard.v(44): inferring latch(es) for variable \"rHEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[0\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[0\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239276 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[1\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[1\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[2\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[2\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[3\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[3\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[4\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[4\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[5\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[5\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX3\[6\] OnBoard.v(44) " "Inferred latch for \"rHEX3\[6\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[0\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[0\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[1\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[1\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[2\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[2\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[3\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[3\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[4\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[4\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[5\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[5\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX2\[6\] OnBoard.v(44) " "Inferred latch for \"rHEX2\[6\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[0\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[0\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[1\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[1\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[2\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[2\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[3\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[3\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239277 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[4\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[4\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[5\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[5\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX1\[6\] OnBoard.v(44) " "Inferred latch for \"rHEX1\[6\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[0\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[0\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[1\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[1\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[2\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[2\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[3\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[3\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[4\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[4\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[5\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[5\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rHEX0\[6\] OnBoard.v(44) " "Inferred latch for \"rHEX0\[6\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[0\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[0\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[1\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[1\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[2\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[2\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[3\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[3\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[4\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[4\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[5\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[5\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239278 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[6\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[6\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239279 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[7\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[7\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239279 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[8\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[8\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239279 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rLEDR\[9\] OnBoard.v(44) " "Inferred latch for \"rLEDR\[9\]\" at OnBoard.v(44)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443552239279 "|OnBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:fsm\"" {  } { { "OnBoard.v" "fsm" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:disp3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:disp3\"" {  } { { "OnBoard.v" "disp3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239283 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[9\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[9\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[8\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[8\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[7\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[7\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[6\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[6\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[5\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[5\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[4\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[4\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[3\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[3\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[2\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[2\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rLEDR\[1\] rLEDR\[0\] " "Duplicate LATCH primitive \"rLEDR\[1\]\" merged with LATCH primitive \"rLEDR\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443552239996 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1443552239996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rLEDR\[0\] " "Latch rLEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[0\] " "Latch rHEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[1\] " "Latch rHEX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[2\] " "Latch rHEX3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[3\] " "Latch rHEX3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[4\] " "Latch rHEX3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239997 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[5\] " "Latch rHEX3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX3\[6\] " "Latch rHEX3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[0\] " "Latch rHEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[1\] " "Latch rHEX2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[2\] " "Latch rHEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[3\] " "Latch rHEX2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[4\] " "Latch rHEX2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239998 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[5\] " "Latch rHEX2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX2\[6\] " "Latch rHEX2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[0\] " "Latch rHEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[1\] " "Latch rHEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[2\] " "Latch rHEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[3\] " "Latch rHEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[4\] " "Latch rHEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552239999 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552239999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[5\] " "Latch rHEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX1\[6\] " "Latch rHEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[0\] " "Latch rHEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[1\] " "Latch rHEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[2\] " "Latch rHEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[3\] " "Latch rHEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[4\] " "Latch rHEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240000 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[5\] " "Latch rHEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240001 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rHEX0\[6\] " "Latch rHEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443552240001 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443552240001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443552240047 "|OnBoard|state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443552240047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg " "Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443552240136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443552240401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443552240401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443552240447 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443552240447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443552240447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443552240447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443552240521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:44:00 2015 " "Processing ended: Tue Sep 29 14:44:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443552240521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443552240521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443552240521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443552240521 ""}
