/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [11:0] _01_;
  reg [10:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [28:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire [19:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] | celloutsig_0_3z[1]) & in_data[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[3] | celloutsig_1_7z[3]) & celloutsig_1_1z);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_45z[10:0];
  reg [2:0] _07_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 3'h0;
    else _07_ <= { celloutsig_1_7z[3:2], celloutsig_1_17z };
  assign out_data[98:96] = _07_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_7z[6:5], celloutsig_0_5z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 11'h000;
    else _02_ <= { in_data[33:28], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_32z[19:12] / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[187:183] / { 1'h1, celloutsig_1_15z[5], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_29z = { _01_[6:5], celloutsig_0_15z } / { 1'h1, celloutsig_0_14z[4], celloutsig_0_11z };
  assign celloutsig_0_32z = { celloutsig_0_5z[4], celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_5z } / { 1'h1, celloutsig_0_12z[4:1], celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_4z = { celloutsig_0_1z[23:20], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[19:18], celloutsig_0_0z };
  assign celloutsig_0_45z = in_data[14:3] / { 1'h1, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_3z };
  assign celloutsig_0_42z = { celloutsig_0_30z[9:6], celloutsig_0_38z, celloutsig_0_27z } > { celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[161:149] > in_data[127:115];
  assign celloutsig_1_2z = { in_data[112:111], celloutsig_1_0z, celloutsig_1_1z } > { in_data[179:178], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_7z } > { _02_[8:5], celloutsig_0_2z };
  assign celloutsig_0_27z = _02_[5:3] > _01_[9:7];
  assign celloutsig_0_57z = { celloutsig_0_0z[4:3], celloutsig_0_36z } && _00_[8:1];
  assign celloutsig_1_10z = celloutsig_1_5z[0] & ~(celloutsig_1_3z[4]);
  assign celloutsig_0_11z = celloutsig_0_7z[0] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_26z = | in_data[28:3];
  assign celloutsig_0_8z = in_data[0] & celloutsig_0_4z[7];
  assign celloutsig_0_15z = celloutsig_0_8z & celloutsig_0_11z;
  assign celloutsig_0_18z = | _02_[10:2];
  assign celloutsig_0_20z = | { celloutsig_0_19z, _02_[8:3] };
  assign celloutsig_0_3z = celloutsig_0_2z[2:0] >> in_data[15:13];
  assign celloutsig_0_30z = { in_data[76:68], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_27z } >> { in_data[74:67], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_29z };
  assign celloutsig_1_5z = { in_data[164:161], celloutsig_1_4z } >> { celloutsig_1_3z[7:6], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_0z[4:1] >> { celloutsig_0_7z[3:1], celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_5z[6:1] >> { celloutsig_0_3z[1:0], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[75:72] >> in_data[47:44];
  assign celloutsig_0_25z = { celloutsig_0_14z, celloutsig_0_24z } >> { celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_36z = _02_[10:5] <<< celloutsig_0_7z[6:1];
  assign celloutsig_0_5z = { celloutsig_0_4z[5:0], celloutsig_0_2z } <<< { celloutsig_0_0z[2:1], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[158:145], celloutsig_1_0z } <<< { in_data[161:148], celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[116:112] <<< in_data[125:121];
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_7z } <<< celloutsig_1_3z[7:0];
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_11z } <<< { _01_[10:6], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[29:25] ^ in_data[95:91];
  assign celloutsig_1_8z = celloutsig_1_3z[10:7] ^ { in_data[127:125], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z } ^ in_data[7:1];
  assign celloutsig_0_1z = in_data[72:44] ^ in_data[77:49];
  assign celloutsig_0_19z = celloutsig_0_12z[5:3] ^ celloutsig_0_0z[2:0];
  assign celloutsig_0_56z = ~((celloutsig_0_24z & celloutsig_0_9z) | (celloutsig_0_30z[0] & celloutsig_0_42z));
  assign celloutsig_1_0z = ~((in_data[141] & in_data[142]) | (in_data[97] & in_data[115]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_17z = ~((celloutsig_1_10z & celloutsig_1_15z[5]) | (celloutsig_1_1z & celloutsig_1_9z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z & in_data[35]) | (celloutsig_0_4z[5] & celloutsig_0_7z[0]));
  assign celloutsig_0_21z = ~((celloutsig_0_20z & celloutsig_0_10z[2]) | (celloutsig_0_8z & celloutsig_0_8z));
  assign { out_data[132:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
