-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity syr2k is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    alpha : IN STD_LOGIC_VECTOR (31 downto 0);
    beta : IN STD_LOGIC_VECTOR (31 downto 0);
    A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    B_ce0 : OUT STD_LOGIC;
    B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    D_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    D_out_ce0 : OUT STD_LOGIC;
    D_out_we0 : OUT STD_LOGIC;
    D_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of syr2k is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "syr2k_syr2k,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.517000,HLS_SYN_LAT=45738,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=41744,HLS_SYN_LUT=26473,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal buff_A0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_A0_ce0 : STD_LOGIC;
    signal buff_A0_we0 : STD_LOGIC;
    signal buff_A0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce1 : STD_LOGIC;
    signal buff_A0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce2 : STD_LOGIC;
    signal buff_A0_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce3 : STD_LOGIC;
    signal buff_A0_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce4 : STD_LOGIC;
    signal buff_A0_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce5 : STD_LOGIC;
    signal buff_A0_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce6 : STD_LOGIC;
    signal buff_A0_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce7 : STD_LOGIC;
    signal buff_A0_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce8 : STD_LOGIC;
    signal buff_A0_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce9 : STD_LOGIC;
    signal buff_A0_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce10 : STD_LOGIC;
    signal buff_A0_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce11 : STD_LOGIC;
    signal buff_A0_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce12 : STD_LOGIC;
    signal buff_A0_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce13 : STD_LOGIC;
    signal buff_A0_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce14 : STD_LOGIC;
    signal buff_A0_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A0_ce15 : STD_LOGIC;
    signal buff_A0_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_A1_ce0 : STD_LOGIC;
    signal buff_A1_we0 : STD_LOGIC;
    signal buff_A1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce1 : STD_LOGIC;
    signal buff_A1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce2 : STD_LOGIC;
    signal buff_A1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce3 : STD_LOGIC;
    signal buff_A1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce4 : STD_LOGIC;
    signal buff_A1_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce5 : STD_LOGIC;
    signal buff_A1_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce6 : STD_LOGIC;
    signal buff_A1_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce7 : STD_LOGIC;
    signal buff_A1_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce8 : STD_LOGIC;
    signal buff_A1_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce9 : STD_LOGIC;
    signal buff_A1_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce10 : STD_LOGIC;
    signal buff_A1_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce11 : STD_LOGIC;
    signal buff_A1_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce12 : STD_LOGIC;
    signal buff_A1_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce13 : STD_LOGIC;
    signal buff_A1_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce14 : STD_LOGIC;
    signal buff_A1_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A1_ce15 : STD_LOGIC;
    signal buff_A1_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce0 : STD_LOGIC;
    signal buff_B0_we0 : STD_LOGIC;
    signal buff_B0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce1 : STD_LOGIC;
    signal buff_B0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce2 : STD_LOGIC;
    signal buff_B0_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce3 : STD_LOGIC;
    signal buff_B0_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address4 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce4 : STD_LOGIC;
    signal buff_B0_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address5 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce5 : STD_LOGIC;
    signal buff_B0_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address6 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce6 : STD_LOGIC;
    signal buff_B0_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address7 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce7 : STD_LOGIC;
    signal buff_B0_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address8 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce8 : STD_LOGIC;
    signal buff_B0_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address9 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce9 : STD_LOGIC;
    signal buff_B0_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address10 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce10 : STD_LOGIC;
    signal buff_B0_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address11 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce11 : STD_LOGIC;
    signal buff_B0_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address12 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce12 : STD_LOGIC;
    signal buff_B0_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address13 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce13 : STD_LOGIC;
    signal buff_B0_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address14 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce14 : STD_LOGIC;
    signal buff_B0_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_B0_address15 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_B0_ce15 : STD_LOGIC;
    signal buff_B0_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_C_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_C_ce0 : STD_LOGIC;
    signal buff_C_we0 : STD_LOGIC;
    signal buff_C_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_D_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buff_D_out_ce0 : STD_LOGIC;
    signal buff_D_out_we0 : STD_LOGIC;
    signal buff_D_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_D_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp1_ce0 : STD_LOGIC;
    signal tmp1_we0 : STD_LOGIC;
    signal tmp1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp2_ce0 : STD_LOGIC;
    signal tmp2_we0 : STD_LOGIC;
    signal tmp2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce1 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce2 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce3 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce4 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce5 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address6 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce6 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address7 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce7 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address8 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce8 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address9 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce9 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce10 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address11 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce11 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address12 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce12 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address13 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce13 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address14 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce14 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address15 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce15 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce1 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce2 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce3 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce4 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce5 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address6 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce6 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address7 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce7 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address8 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce8 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address9 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce9 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce10 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address11 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce11 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address12 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce12 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address13 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce13 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address14 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce14 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address15 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce15 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce1 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce2 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce3 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce4 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce5 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address6 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce6 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address7 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce7 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address8 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce8 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address9 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce9 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce10 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address11 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce11 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address12 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce12 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address13 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce13 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address14 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce14 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address15 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce15 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce1 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce2 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce3 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address4 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce4 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce5 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address6 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce6 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address7 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce7 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address8 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce8 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address9 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce9 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce10 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address11 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce11 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address12 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce12 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address13 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce13 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address14 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce14 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address15 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce15 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_ce : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_idle : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_ready : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_we0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_ce0 : STD_LOGIC;
    signal grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_153_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_153_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_153_ce : STD_LOGIC;
    signal grp_fu_157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_157_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_157_ce : STD_LOGIC;
    signal grp_fu_161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_161_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_161_ce : STD_LOGIC;
    signal grp_fu_165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_ce : STD_LOGIC;
    signal grp_fu_169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_169_ce : STD_LOGIC;
    signal grp_fu_173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_173_ce : STD_LOGIC;
    signal grp_fu_177_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_177_ce : STD_LOGIC;
    signal grp_fu_181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_181_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_181_ce : STD_LOGIC;
    signal grp_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_ce : STD_LOGIC;
    signal grp_fu_189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_ce : STD_LOGIC;
    signal grp_fu_193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_ce : STD_LOGIC;
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_197_ce : STD_LOGIC;
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_ce : STD_LOGIC;
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_ce : STD_LOGIC;
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_ce : STD_LOGIC;
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_ce : STD_LOGIC;
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_ce : STD_LOGIC;
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_ce : STD_LOGIC;
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_229_ce : STD_LOGIC;
    signal grp_fu_233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_233_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_233_ce : STD_LOGIC;
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_ce : STD_LOGIC;
    signal grp_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_ce : STD_LOGIC;
    signal grp_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_245_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_245_ce : STD_LOGIC;
    signal grp_fu_249_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_249_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_249_ce : STD_LOGIC;
    signal grp_fu_253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_253_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_253_ce : STD_LOGIC;
    signal grp_fu_257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_257_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_257_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_257_ce : STD_LOGIC;
    signal grp_fu_261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_ce : STD_LOGIC;
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_ce : STD_LOGIC;
    signal grp_fu_269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_269_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_269_ce : STD_LOGIC;
    signal grp_fu_273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_273_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_273_ce : STD_LOGIC;
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_277_ce : STD_LOGIC;
    signal grp_fu_281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_ce : STD_LOGIC;
    signal grp_fu_285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_285_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_285_ce : STD_LOGIC;
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_289_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_289_ce : STD_LOGIC;
    signal grp_fu_293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_293_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_293_ce : STD_LOGIC;
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_297_ce : STD_LOGIC;
    signal grp_fu_301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_ce : STD_LOGIC;
    signal grp_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_305_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_305_ce : STD_LOGIC;
    signal grp_fu_309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_309_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_309_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_309_ce : STD_LOGIC;
    signal grp_fu_313_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_313_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_313_ce : STD_LOGIC;
    signal grp_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_317_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_317_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_317_ce : STD_LOGIC;
    signal grp_fu_321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_ce : STD_LOGIC;
    signal grp_fu_325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_ce : STD_LOGIC;
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_ce : STD_LOGIC;
    signal grp_fu_333_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_333_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_333_ce : STD_LOGIC;
    signal grp_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_ce : STD_LOGIC;
    signal grp_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component syr2k_syr2k_Pipeline_lprd_1_lprd_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce0 : OUT STD_LOGIC;
        buff_A0_we0 : OUT STD_LOGIC;
        buff_A0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce0 : OUT STD_LOGIC;
        buff_A1_we0 : OUT STD_LOGIC;
        buff_A1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce0 : OUT STD_LOGIC;
        buff_B0_we0 : OUT STD_LOGIC;
        buff_B0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_C_ce0 : OUT STD_LOGIC;
        buff_C_we0 : OUT STD_LOGIC;
        buff_C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_D_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_D_out_ce0 : OUT STD_LOGIC;
        buff_D_out_we0 : OUT STD_LOGIC;
        buff_D_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp1_ce0 : OUT STD_LOGIC;
        tmp1_we0 : OUT STD_LOGIC;
        tmp1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp2_ce0 : OUT STD_LOGIC;
        tmp2_we0 : OUT STD_LOGIC;
        tmp2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_syr2k_Pipeline_lp1_lp2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_A0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce0 : OUT STD_LOGIC;
        buff_A0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce1 : OUT STD_LOGIC;
        buff_A0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce2 : OUT STD_LOGIC;
        buff_A0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce3 : OUT STD_LOGIC;
        buff_A0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce4 : OUT STD_LOGIC;
        buff_A0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce5 : OUT STD_LOGIC;
        buff_A0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce6 : OUT STD_LOGIC;
        buff_A0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce7 : OUT STD_LOGIC;
        buff_A0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce8 : OUT STD_LOGIC;
        buff_A0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce9 : OUT STD_LOGIC;
        buff_A0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce10 : OUT STD_LOGIC;
        buff_A0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce11 : OUT STD_LOGIC;
        buff_A0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce12 : OUT STD_LOGIC;
        buff_A0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce13 : OUT STD_LOGIC;
        buff_A0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce14 : OUT STD_LOGIC;
        buff_A0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A0_address15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A0_ce15 : OUT STD_LOGIC;
        buff_A0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        alpha : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce0 : OUT STD_LOGIC;
        buff_B0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce1 : OUT STD_LOGIC;
        buff_B0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce2 : OUT STD_LOGIC;
        buff_B0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce3 : OUT STD_LOGIC;
        buff_B0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce4 : OUT STD_LOGIC;
        buff_B0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce5 : OUT STD_LOGIC;
        buff_B0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce6 : OUT STD_LOGIC;
        buff_B0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce7 : OUT STD_LOGIC;
        buff_B0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce8 : OUT STD_LOGIC;
        buff_B0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce9 : OUT STD_LOGIC;
        buff_B0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce10 : OUT STD_LOGIC;
        buff_B0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce11 : OUT STD_LOGIC;
        buff_B0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce12 : OUT STD_LOGIC;
        buff_B0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce13 : OUT STD_LOGIC;
        buff_B0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce14 : OUT STD_LOGIC;
        buff_B0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce15 : OUT STD_LOGIC;
        buff_B0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp1_ce0 : OUT STD_LOGIC;
        tmp1_we0 : OUT STD_LOGIC;
        tmp1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_153_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_ce : OUT STD_LOGIC;
        grp_fu_157_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_157_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_ce : OUT STD_LOGIC;
        grp_fu_161_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_161_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_ce : OUT STD_LOGIC;
        grp_fu_165_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_165_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_ce : OUT STD_LOGIC;
        grp_fu_169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_ce : OUT STD_LOGIC;
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC;
        grp_fu_177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_ce : OUT STD_LOGIC;
        grp_fu_181_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_181_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_ce : OUT STD_LOGIC;
        grp_fu_185_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_185_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_ce : OUT STD_LOGIC;
        grp_fu_189_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_189_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_ce : OUT STD_LOGIC;
        grp_fu_193_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_193_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_ce : OUT STD_LOGIC;
        grp_fu_197_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_197_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_ce : OUT STD_LOGIC;
        grp_fu_201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_ce : OUT STD_LOGIC;
        grp_fu_205_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_205_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_ce : OUT STD_LOGIC;
        grp_fu_209_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_209_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_ce : OUT STD_LOGIC;
        grp_fu_213_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_213_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_ce : OUT STD_LOGIC;
        grp_fu_217_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_ce : OUT STD_LOGIC;
        grp_fu_221_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_ce : OUT STD_LOGIC;
        grp_fu_225_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_ce : OUT STD_LOGIC;
        grp_fu_229_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_ce : OUT STD_LOGIC;
        grp_fu_233_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_ce : OUT STD_LOGIC;
        grp_fu_237_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_ce : OUT STD_LOGIC;
        grp_fu_241_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_ce : OUT STD_LOGIC;
        grp_fu_245_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_ce : OUT STD_LOGIC;
        grp_fu_249_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_ce : OUT STD_LOGIC;
        grp_fu_253_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_ce : OUT STD_LOGIC;
        grp_fu_257_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_ce : OUT STD_LOGIC;
        grp_fu_261_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_ce : OUT STD_LOGIC;
        grp_fu_265_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_ce : OUT STD_LOGIC;
        grp_fu_269_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_ce : OUT STD_LOGIC;
        grp_fu_273_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_ce : OUT STD_LOGIC;
        grp_fu_277_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_ce : OUT STD_LOGIC;
        grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_ce : OUT STD_LOGIC;
        grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_ce : OUT STD_LOGIC;
        grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_ce : OUT STD_LOGIC;
        grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_ce : OUT STD_LOGIC;
        grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_ce : OUT STD_LOGIC;
        grp_fu_301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_ce : OUT STD_LOGIC;
        grp_fu_305_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_ce : OUT STD_LOGIC;
        grp_fu_309_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_ce : OUT STD_LOGIC;
        grp_fu_313_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_ce : OUT STD_LOGIC;
        grp_fu_317_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_ce : OUT STD_LOGIC;
        grp_fu_321_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_ce : OUT STD_LOGIC;
        grp_fu_325_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_ce : OUT STD_LOGIC;
        grp_fu_329_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_ce : OUT STD_LOGIC;
        grp_fu_333_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_ce : OUT STD_LOGIC;
        grp_fu_337_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_ce : OUT STD_LOGIC;
        grp_fu_341_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_ce : OUT STD_LOGIC );
    end component;


    component syr2k_syr2k_Pipeline_lp4_lp5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_B0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce0 : OUT STD_LOGIC;
        buff_B0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce1 : OUT STD_LOGIC;
        buff_B0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce2 : OUT STD_LOGIC;
        buff_B0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce3 : OUT STD_LOGIC;
        buff_B0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce4 : OUT STD_LOGIC;
        buff_B0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce5 : OUT STD_LOGIC;
        buff_B0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce6 : OUT STD_LOGIC;
        buff_B0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce7 : OUT STD_LOGIC;
        buff_B0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce8 : OUT STD_LOGIC;
        buff_B0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce9 : OUT STD_LOGIC;
        buff_B0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce10 : OUT STD_LOGIC;
        buff_B0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce11 : OUT STD_LOGIC;
        buff_B0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce12 : OUT STD_LOGIC;
        buff_B0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce13 : OUT STD_LOGIC;
        buff_B0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce14 : OUT STD_LOGIC;
        buff_B0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_B0_address15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_B0_ce15 : OUT STD_LOGIC;
        buff_B0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        alpha : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce0 : OUT STD_LOGIC;
        buff_A1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce1 : OUT STD_LOGIC;
        buff_A1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce2 : OUT STD_LOGIC;
        buff_A1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce3 : OUT STD_LOGIC;
        buff_A1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce4 : OUT STD_LOGIC;
        buff_A1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce5 : OUT STD_LOGIC;
        buff_A1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce6 : OUT STD_LOGIC;
        buff_A1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce7 : OUT STD_LOGIC;
        buff_A1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce8 : OUT STD_LOGIC;
        buff_A1_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce9 : OUT STD_LOGIC;
        buff_A1_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce10 : OUT STD_LOGIC;
        buff_A1_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce11 : OUT STD_LOGIC;
        buff_A1_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce12 : OUT STD_LOGIC;
        buff_A1_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce13 : OUT STD_LOGIC;
        buff_A1_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce14 : OUT STD_LOGIC;
        buff_A1_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A1_address15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_A1_ce15 : OUT STD_LOGIC;
        buff_A1_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp2_ce0 : OUT STD_LOGIC;
        tmp2_we0 : OUT STD_LOGIC;
        tmp2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_153_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_ce : OUT STD_LOGIC;
        grp_fu_157_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_157_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_ce : OUT STD_LOGIC;
        grp_fu_161_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_161_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_161_p_ce : OUT STD_LOGIC;
        grp_fu_165_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_165_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_ce : OUT STD_LOGIC;
        grp_fu_169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_169_p_ce : OUT STD_LOGIC;
        grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_173_p_ce : OUT STD_LOGIC;
        grp_fu_177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_177_p_ce : OUT STD_LOGIC;
        grp_fu_181_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_181_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_181_p_ce : OUT STD_LOGIC;
        grp_fu_185_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_185_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_ce : OUT STD_LOGIC;
        grp_fu_189_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_189_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_189_p_ce : OUT STD_LOGIC;
        grp_fu_193_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_193_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_193_p_ce : OUT STD_LOGIC;
        grp_fu_197_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_197_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_197_p_ce : OUT STD_LOGIC;
        grp_fu_201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_ce : OUT STD_LOGIC;
        grp_fu_205_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_205_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_ce : OUT STD_LOGIC;
        grp_fu_209_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_209_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_209_p_ce : OUT STD_LOGIC;
        grp_fu_213_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_213_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_213_p_ce : OUT STD_LOGIC;
        grp_fu_217_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_ce : OUT STD_LOGIC;
        grp_fu_221_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_221_p_ce : OUT STD_LOGIC;
        grp_fu_225_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_225_p_ce : OUT STD_LOGIC;
        grp_fu_229_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_229_p_ce : OUT STD_LOGIC;
        grp_fu_233_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_233_p_ce : OUT STD_LOGIC;
        grp_fu_237_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_237_p_ce : OUT STD_LOGIC;
        grp_fu_241_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_241_p_ce : OUT STD_LOGIC;
        grp_fu_245_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_245_p_ce : OUT STD_LOGIC;
        grp_fu_249_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_249_p_ce : OUT STD_LOGIC;
        grp_fu_253_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_ce : OUT STD_LOGIC;
        grp_fu_257_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_257_p_ce : OUT STD_LOGIC;
        grp_fu_261_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_261_p_ce : OUT STD_LOGIC;
        grp_fu_265_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_265_p_ce : OUT STD_LOGIC;
        grp_fu_269_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_269_p_ce : OUT STD_LOGIC;
        grp_fu_273_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_273_p_ce : OUT STD_LOGIC;
        grp_fu_277_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_277_p_ce : OUT STD_LOGIC;
        grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_281_p_ce : OUT STD_LOGIC;
        grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_285_p_ce : OUT STD_LOGIC;
        grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_289_p_ce : OUT STD_LOGIC;
        grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_293_p_ce : OUT STD_LOGIC;
        grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_297_p_ce : OUT STD_LOGIC;
        grp_fu_301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_ce : OUT STD_LOGIC;
        grp_fu_305_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_ce : OUT STD_LOGIC;
        grp_fu_309_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_ce : OUT STD_LOGIC;
        grp_fu_313_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_ce : OUT STD_LOGIC;
        grp_fu_317_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_ce : OUT STD_LOGIC;
        grp_fu_321_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_321_p_ce : OUT STD_LOGIC;
        grp_fu_325_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_325_p_ce : OUT STD_LOGIC;
        grp_fu_329_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_329_p_ce : OUT STD_LOGIC;
        grp_fu_333_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_333_p_ce : OUT STD_LOGIC;
        grp_fu_337_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_337_p_ce : OUT STD_LOGIC;
        grp_fu_341_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_341_p_ce : OUT STD_LOGIC );
    end component;


    component syr2k_syr2k_Pipeline_lp7_lp8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_C_ce0 : OUT STD_LOGIC;
        buff_C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_D_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_D_out_ce0 : OUT STD_LOGIC;
        buff_D_out_we0 : OUT STD_LOGIC;
        buff_D_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp1_ce0 : OUT STD_LOGIC;
        tmp1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tmp2_ce0 : OUT STD_LOGIC;
        tmp2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        beta : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_153_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_153_p_ce : OUT STD_LOGIC;
        grp_fu_157_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_157_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_157_p_ce : OUT STD_LOGIC;
        grp_fu_217_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_217_p_ce : OUT STD_LOGIC );
    end component;


    component syr2k_syr2k_Pipeline_lpwr_1_lpwr_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        D_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        D_out_ce0 : OUT STD_LOGIC;
        D_out_we0 : OUT STD_LOGIC;
        D_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_D_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buff_D_out_ce0 : OUT STD_LOGIC;
        buff_D_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_buff_A0_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address12 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address13 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address14 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address15 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syr2k_buff_C_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buff_A0_U : component syr2k_buff_A0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A0_address0,
        ce0 => buff_A0_ce0,
        we0 => buff_A0_we0,
        d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_d0,
        q0 => buff_A0_q0,
        address1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address1,
        ce1 => buff_A0_ce1,
        q1 => buff_A0_q1,
        address2 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address2,
        ce2 => buff_A0_ce2,
        q2 => buff_A0_q2,
        address3 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address3,
        ce3 => buff_A0_ce3,
        q3 => buff_A0_q3,
        address4 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address4,
        ce4 => buff_A0_ce4,
        q4 => buff_A0_q4,
        address5 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address5,
        ce5 => buff_A0_ce5,
        q5 => buff_A0_q5,
        address6 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address6,
        ce6 => buff_A0_ce6,
        q6 => buff_A0_q6,
        address7 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address7,
        ce7 => buff_A0_ce7,
        q7 => buff_A0_q7,
        address8 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address8,
        ce8 => buff_A0_ce8,
        q8 => buff_A0_q8,
        address9 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address9,
        ce9 => buff_A0_ce9,
        q9 => buff_A0_q9,
        address10 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address10,
        ce10 => buff_A0_ce10,
        q10 => buff_A0_q10,
        address11 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address11,
        ce11 => buff_A0_ce11,
        q11 => buff_A0_q11,
        address12 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address12,
        ce12 => buff_A0_ce12,
        q12 => buff_A0_q12,
        address13 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address13,
        ce13 => buff_A0_ce13,
        q13 => buff_A0_q13,
        address14 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address14,
        ce14 => buff_A0_ce14,
        q14 => buff_A0_q14,
        address15 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address15,
        ce15 => buff_A0_ce15,
        q15 => buff_A0_q15);

    buff_A1_U : component syr2k_buff_A0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A1_address0,
        ce0 => buff_A1_ce0,
        we0 => buff_A1_we0,
        d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_d0,
        q0 => buff_A1_q0,
        address1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address1,
        ce1 => buff_A1_ce1,
        q1 => buff_A1_q1,
        address2 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address2,
        ce2 => buff_A1_ce2,
        q2 => buff_A1_q2,
        address3 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address3,
        ce3 => buff_A1_ce3,
        q3 => buff_A1_q3,
        address4 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address4,
        ce4 => buff_A1_ce4,
        q4 => buff_A1_q4,
        address5 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address5,
        ce5 => buff_A1_ce5,
        q5 => buff_A1_q5,
        address6 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address6,
        ce6 => buff_A1_ce6,
        q6 => buff_A1_q6,
        address7 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address7,
        ce7 => buff_A1_ce7,
        q7 => buff_A1_q7,
        address8 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address8,
        ce8 => buff_A1_ce8,
        q8 => buff_A1_q8,
        address9 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address9,
        ce9 => buff_A1_ce9,
        q9 => buff_A1_q9,
        address10 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address10,
        ce10 => buff_A1_ce10,
        q10 => buff_A1_q10,
        address11 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address11,
        ce11 => buff_A1_ce11,
        q11 => buff_A1_q11,
        address12 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address12,
        ce12 => buff_A1_ce12,
        q12 => buff_A1_q12,
        address13 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address13,
        ce13 => buff_A1_ce13,
        q13 => buff_A1_q13,
        address14 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address14,
        ce14 => buff_A1_ce14,
        q14 => buff_A1_q14,
        address15 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address15,
        ce15 => buff_A1_ce15,
        q15 => buff_A1_q15);

    buff_B0_U : component syr2k_buff_A0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_B0_address0,
        ce0 => buff_B0_ce0,
        we0 => buff_B0_we0,
        d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_d0,
        q0 => buff_B0_q0,
        address1 => buff_B0_address1,
        ce1 => buff_B0_ce1,
        q1 => buff_B0_q1,
        address2 => buff_B0_address2,
        ce2 => buff_B0_ce2,
        q2 => buff_B0_q2,
        address3 => buff_B0_address3,
        ce3 => buff_B0_ce3,
        q3 => buff_B0_q3,
        address4 => buff_B0_address4,
        ce4 => buff_B0_ce4,
        q4 => buff_B0_q4,
        address5 => buff_B0_address5,
        ce5 => buff_B0_ce5,
        q5 => buff_B0_q5,
        address6 => buff_B0_address6,
        ce6 => buff_B0_ce6,
        q6 => buff_B0_q6,
        address7 => buff_B0_address7,
        ce7 => buff_B0_ce7,
        q7 => buff_B0_q7,
        address8 => buff_B0_address8,
        ce8 => buff_B0_ce8,
        q8 => buff_B0_q8,
        address9 => buff_B0_address9,
        ce9 => buff_B0_ce9,
        q9 => buff_B0_q9,
        address10 => buff_B0_address10,
        ce10 => buff_B0_ce10,
        q10 => buff_B0_q10,
        address11 => buff_B0_address11,
        ce11 => buff_B0_ce11,
        q11 => buff_B0_q11,
        address12 => buff_B0_address12,
        ce12 => buff_B0_ce12,
        q12 => buff_B0_q12,
        address13 => buff_B0_address13,
        ce13 => buff_B0_ce13,
        q13 => buff_B0_q13,
        address14 => buff_B0_address14,
        ce14 => buff_B0_ce14,
        q14 => buff_B0_q14,
        address15 => buff_B0_address15,
        ce15 => buff_B0_ce15,
        q15 => buff_B0_q15);

    buff_C_U : component syr2k_buff_C_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_C_address0,
        ce0 => buff_C_ce0,
        we0 => buff_C_we0,
        d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_d0,
        q0 => buff_C_q0);

    buff_D_out_U : component syr2k_buff_C_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_D_out_address0,
        ce0 => buff_D_out_ce0,
        we0 => buff_D_out_we0,
        d0 => buff_D_out_d0,
        q0 => buff_D_out_q0);

    tmp1_U : component syr2k_buff_C_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp1_address0,
        ce0 => tmp1_ce0,
        we0 => tmp1_we0,
        d0 => tmp1_d0,
        q0 => tmp1_q0);

    tmp2_U : component syr2k_buff_C_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmp2_address0,
        ce0 => tmp2_ce0,
        we0 => tmp2_we0,
        d0 => tmp2_d0,
        q0 => tmp2_q0);

    grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84 : component syr2k_syr2k_Pipeline_lprd_1_lprd_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start,
        ap_done => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done,
        ap_idle => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_idle,
        ap_ready => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_ready,
        A_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_address0,
        A_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_ce0,
        A_q0 => A_q0,
        B_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_address0,
        B_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_ce0,
        B_q0 => B_q0,
        C_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_address0,
        C_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_ce0,
        C_q0 => C_q0,
        buff_A0_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_address0,
        buff_A0_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_ce0,
        buff_A0_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_we0,
        buff_A0_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_d0,
        buff_A1_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_address0,
        buff_A1_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_ce0,
        buff_A1_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_we0,
        buff_A1_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_d0,
        buff_B0_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_address0,
        buff_B0_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_ce0,
        buff_B0_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_we0,
        buff_B0_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_d0,
        buff_C_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_address0,
        buff_C_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_ce0,
        buff_C_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_we0,
        buff_C_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_d0,
        buff_D_out_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_address0,
        buff_D_out_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_ce0,
        buff_D_out_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_we0,
        buff_D_out_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_d0,
        tmp1_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_address0,
        tmp1_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_ce0,
        tmp1_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_we0,
        tmp1_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_d0,
        tmp2_address0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_address0,
        tmp2_ce0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_ce0,
        tmp2_we0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_we0,
        tmp2_d0 => grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_d0);

    grp_syr2k_Pipeline_lp1_lp2_fu_108 : component syr2k_syr2k_Pipeline_lp1_lp2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start,
        ap_done => grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done,
        ap_idle => grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_idle,
        ap_ready => grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_ready,
        buff_A0_address0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address0,
        buff_A0_ce0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce0,
        buff_A0_q0 => buff_A0_q0,
        buff_A0_address1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address1,
        buff_A0_ce1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce1,
        buff_A0_q1 => buff_A0_q1,
        buff_A0_address2 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address2,
        buff_A0_ce2 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce2,
        buff_A0_q2 => buff_A0_q2,
        buff_A0_address3 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address3,
        buff_A0_ce3 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce3,
        buff_A0_q3 => buff_A0_q3,
        buff_A0_address4 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address4,
        buff_A0_ce4 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce4,
        buff_A0_q4 => buff_A0_q4,
        buff_A0_address5 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address5,
        buff_A0_ce5 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce5,
        buff_A0_q5 => buff_A0_q5,
        buff_A0_address6 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address6,
        buff_A0_ce6 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce6,
        buff_A0_q6 => buff_A0_q6,
        buff_A0_address7 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address7,
        buff_A0_ce7 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce7,
        buff_A0_q7 => buff_A0_q7,
        buff_A0_address8 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address8,
        buff_A0_ce8 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce8,
        buff_A0_q8 => buff_A0_q8,
        buff_A0_address9 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address9,
        buff_A0_ce9 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce9,
        buff_A0_q9 => buff_A0_q9,
        buff_A0_address10 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address10,
        buff_A0_ce10 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce10,
        buff_A0_q10 => buff_A0_q10,
        buff_A0_address11 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address11,
        buff_A0_ce11 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce11,
        buff_A0_q11 => buff_A0_q11,
        buff_A0_address12 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address12,
        buff_A0_ce12 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce12,
        buff_A0_q12 => buff_A0_q12,
        buff_A0_address13 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address13,
        buff_A0_ce13 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce13,
        buff_A0_q13 => buff_A0_q13,
        buff_A0_address14 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address14,
        buff_A0_ce14 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce14,
        buff_A0_q14 => buff_A0_q14,
        buff_A0_address15 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address15,
        buff_A0_ce15 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce15,
        buff_A0_q15 => buff_A0_q15,
        alpha => alpha,
        buff_B0_address0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address0,
        buff_B0_ce0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce0,
        buff_B0_q0 => buff_B0_q0,
        buff_B0_address1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address1,
        buff_B0_ce1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce1,
        buff_B0_q1 => buff_B0_q1,
        buff_B0_address2 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address2,
        buff_B0_ce2 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce2,
        buff_B0_q2 => buff_B0_q2,
        buff_B0_address3 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address3,
        buff_B0_ce3 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce3,
        buff_B0_q3 => buff_B0_q3,
        buff_B0_address4 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address4,
        buff_B0_ce4 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce4,
        buff_B0_q4 => buff_B0_q4,
        buff_B0_address5 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address5,
        buff_B0_ce5 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce5,
        buff_B0_q5 => buff_B0_q5,
        buff_B0_address6 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address6,
        buff_B0_ce6 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce6,
        buff_B0_q6 => buff_B0_q6,
        buff_B0_address7 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address7,
        buff_B0_ce7 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce7,
        buff_B0_q7 => buff_B0_q7,
        buff_B0_address8 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address8,
        buff_B0_ce8 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce8,
        buff_B0_q8 => buff_B0_q8,
        buff_B0_address9 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address9,
        buff_B0_ce9 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce9,
        buff_B0_q9 => buff_B0_q9,
        buff_B0_address10 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address10,
        buff_B0_ce10 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce10,
        buff_B0_q10 => buff_B0_q10,
        buff_B0_address11 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address11,
        buff_B0_ce11 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce11,
        buff_B0_q11 => buff_B0_q11,
        buff_B0_address12 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address12,
        buff_B0_ce12 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce12,
        buff_B0_q12 => buff_B0_q12,
        buff_B0_address13 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address13,
        buff_B0_ce13 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce13,
        buff_B0_q13 => buff_B0_q13,
        buff_B0_address14 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address14,
        buff_B0_ce14 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce14,
        buff_B0_q14 => buff_B0_q14,
        buff_B0_address15 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address15,
        buff_B0_ce15 => grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce15,
        buff_B0_q15 => buff_B0_q15,
        tmp1_address0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_address0,
        tmp1_ce0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_ce0,
        tmp1_we0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_we0,
        tmp1_d0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_d0,
        tmp1_q0 => tmp1_q0,
        grp_fu_153_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din0,
        grp_fu_153_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din1,
        grp_fu_153_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_opcode,
        grp_fu_153_p_dout0 => grp_fu_153_p2,
        grp_fu_153_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_ce,
        grp_fu_157_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din0,
        grp_fu_157_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din1,
        grp_fu_157_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_opcode,
        grp_fu_157_p_dout0 => grp_fu_157_p2,
        grp_fu_157_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_ce,
        grp_fu_161_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din0,
        grp_fu_161_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din1,
        grp_fu_161_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_opcode,
        grp_fu_161_p_dout0 => grp_fu_161_p2,
        grp_fu_161_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_ce,
        grp_fu_165_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din0,
        grp_fu_165_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din1,
        grp_fu_165_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_opcode,
        grp_fu_165_p_dout0 => grp_fu_165_p2,
        grp_fu_165_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_ce,
        grp_fu_169_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din0,
        grp_fu_169_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din1,
        grp_fu_169_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_opcode,
        grp_fu_169_p_dout0 => grp_fu_169_p2,
        grp_fu_169_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_ce,
        grp_fu_173_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_ce,
        grp_fu_177_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din0,
        grp_fu_177_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din1,
        grp_fu_177_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_opcode,
        grp_fu_177_p_dout0 => grp_fu_177_p2,
        grp_fu_177_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_ce,
        grp_fu_181_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din0,
        grp_fu_181_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din1,
        grp_fu_181_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_opcode,
        grp_fu_181_p_dout0 => grp_fu_181_p2,
        grp_fu_181_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_ce,
        grp_fu_185_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din0,
        grp_fu_185_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din1,
        grp_fu_185_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_opcode,
        grp_fu_185_p_dout0 => grp_fu_185_p2,
        grp_fu_185_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_ce,
        grp_fu_189_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din0,
        grp_fu_189_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din1,
        grp_fu_189_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_opcode,
        grp_fu_189_p_dout0 => grp_fu_189_p2,
        grp_fu_189_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_ce,
        grp_fu_193_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din0,
        grp_fu_193_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din1,
        grp_fu_193_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_opcode,
        grp_fu_193_p_dout0 => grp_fu_193_p2,
        grp_fu_193_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_ce,
        grp_fu_197_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din0,
        grp_fu_197_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din1,
        grp_fu_197_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_opcode,
        grp_fu_197_p_dout0 => grp_fu_197_p2,
        grp_fu_197_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_ce,
        grp_fu_201_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din0,
        grp_fu_201_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din1,
        grp_fu_201_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_opcode,
        grp_fu_201_p_dout0 => grp_fu_201_p2,
        grp_fu_201_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_ce,
        grp_fu_205_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din0,
        grp_fu_205_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din1,
        grp_fu_205_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_opcode,
        grp_fu_205_p_dout0 => grp_fu_205_p2,
        grp_fu_205_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_ce,
        grp_fu_209_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din0,
        grp_fu_209_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din1,
        grp_fu_209_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_opcode,
        grp_fu_209_p_dout0 => grp_fu_209_p2,
        grp_fu_209_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_ce,
        grp_fu_213_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din0,
        grp_fu_213_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din1,
        grp_fu_213_p_opcode => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_opcode,
        grp_fu_213_p_dout0 => grp_fu_213_p2,
        grp_fu_213_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_ce,
        grp_fu_217_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din0,
        grp_fu_217_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din1,
        grp_fu_217_p_dout0 => grp_fu_217_p2,
        grp_fu_217_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_ce,
        grp_fu_221_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din0,
        grp_fu_221_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din1,
        grp_fu_221_p_dout0 => grp_fu_221_p2,
        grp_fu_221_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_ce,
        grp_fu_225_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din0,
        grp_fu_225_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din1,
        grp_fu_225_p_dout0 => grp_fu_225_p2,
        grp_fu_225_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_ce,
        grp_fu_229_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din0,
        grp_fu_229_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din1,
        grp_fu_229_p_dout0 => grp_fu_229_p2,
        grp_fu_229_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_ce,
        grp_fu_233_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din0,
        grp_fu_233_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din1,
        grp_fu_233_p_dout0 => grp_fu_233_p2,
        grp_fu_233_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_ce,
        grp_fu_237_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din0,
        grp_fu_237_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din1,
        grp_fu_237_p_dout0 => grp_fu_237_p2,
        grp_fu_237_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_ce,
        grp_fu_241_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din0,
        grp_fu_241_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din1,
        grp_fu_241_p_dout0 => grp_fu_241_p2,
        grp_fu_241_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_ce,
        grp_fu_245_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din0,
        grp_fu_245_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din1,
        grp_fu_245_p_dout0 => grp_fu_245_p2,
        grp_fu_245_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_ce,
        grp_fu_249_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din0,
        grp_fu_249_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din1,
        grp_fu_249_p_dout0 => grp_fu_249_p2,
        grp_fu_249_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_ce,
        grp_fu_253_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din0,
        grp_fu_253_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din1,
        grp_fu_253_p_dout0 => grp_fu_253_p2,
        grp_fu_253_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_ce,
        grp_fu_257_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din0,
        grp_fu_257_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din1,
        grp_fu_257_p_dout0 => grp_fu_257_p2,
        grp_fu_257_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_ce,
        grp_fu_261_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din0,
        grp_fu_261_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din1,
        grp_fu_261_p_dout0 => grp_fu_261_p2,
        grp_fu_261_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_ce,
        grp_fu_265_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din0,
        grp_fu_265_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din1,
        grp_fu_265_p_dout0 => grp_fu_265_p2,
        grp_fu_265_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_ce,
        grp_fu_269_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din0,
        grp_fu_269_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din1,
        grp_fu_269_p_dout0 => grp_fu_269_p2,
        grp_fu_269_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_ce,
        grp_fu_273_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din0,
        grp_fu_273_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din1,
        grp_fu_273_p_dout0 => grp_fu_273_p2,
        grp_fu_273_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_ce,
        grp_fu_277_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din0,
        grp_fu_277_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din1,
        grp_fu_277_p_dout0 => grp_fu_277_p2,
        grp_fu_277_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_ce,
        grp_fu_281_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din0,
        grp_fu_281_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din1,
        grp_fu_281_p_dout0 => grp_fu_281_p2,
        grp_fu_281_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_ce,
        grp_fu_285_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din0,
        grp_fu_285_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din1,
        grp_fu_285_p_dout0 => grp_fu_285_p2,
        grp_fu_285_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_ce,
        grp_fu_289_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din0,
        grp_fu_289_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din1,
        grp_fu_289_p_dout0 => grp_fu_289_p2,
        grp_fu_289_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_ce,
        grp_fu_293_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din0,
        grp_fu_293_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din1,
        grp_fu_293_p_dout0 => grp_fu_293_p2,
        grp_fu_293_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_ce,
        grp_fu_297_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din0,
        grp_fu_297_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din1,
        grp_fu_297_p_dout0 => grp_fu_297_p2,
        grp_fu_297_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_ce,
        grp_fu_301_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din0,
        grp_fu_301_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din1,
        grp_fu_301_p_dout0 => grp_fu_301_p2,
        grp_fu_301_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_ce,
        grp_fu_305_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din0,
        grp_fu_305_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din1,
        grp_fu_305_p_dout0 => grp_fu_305_p2,
        grp_fu_305_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_ce,
        grp_fu_309_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din0,
        grp_fu_309_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din1,
        grp_fu_309_p_dout0 => grp_fu_309_p2,
        grp_fu_309_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_ce,
        grp_fu_313_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din0,
        grp_fu_313_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din1,
        grp_fu_313_p_dout0 => grp_fu_313_p2,
        grp_fu_313_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_ce,
        grp_fu_317_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din0,
        grp_fu_317_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din1,
        grp_fu_317_p_dout0 => grp_fu_317_p2,
        grp_fu_317_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_ce,
        grp_fu_321_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din0,
        grp_fu_321_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din1,
        grp_fu_321_p_dout0 => grp_fu_321_p2,
        grp_fu_321_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_ce,
        grp_fu_325_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din0,
        grp_fu_325_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din1,
        grp_fu_325_p_dout0 => grp_fu_325_p2,
        grp_fu_325_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_ce,
        grp_fu_329_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din0,
        grp_fu_329_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din1,
        grp_fu_329_p_dout0 => grp_fu_329_p2,
        grp_fu_329_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_ce,
        grp_fu_333_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din0,
        grp_fu_333_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din1,
        grp_fu_333_p_dout0 => grp_fu_333_p2,
        grp_fu_333_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_ce,
        grp_fu_337_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din0,
        grp_fu_337_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din1,
        grp_fu_337_p_dout0 => grp_fu_337_p2,
        grp_fu_337_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_ce,
        grp_fu_341_p_din0 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din0,
        grp_fu_341_p_din1 => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din1,
        grp_fu_341_p_dout0 => grp_fu_341_p2,
        grp_fu_341_p_ce => grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_ce);

    grp_syr2k_Pipeline_lp4_lp5_fu_117 : component syr2k_syr2k_Pipeline_lp4_lp5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start,
        ap_done => grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done,
        ap_idle => grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_idle,
        ap_ready => grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_ready,
        buff_B0_address0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address0,
        buff_B0_ce0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce0,
        buff_B0_q0 => buff_B0_q0,
        buff_B0_address1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address1,
        buff_B0_ce1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce1,
        buff_B0_q1 => buff_B0_q1,
        buff_B0_address2 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address2,
        buff_B0_ce2 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce2,
        buff_B0_q2 => buff_B0_q2,
        buff_B0_address3 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address3,
        buff_B0_ce3 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce3,
        buff_B0_q3 => buff_B0_q3,
        buff_B0_address4 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address4,
        buff_B0_ce4 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce4,
        buff_B0_q4 => buff_B0_q4,
        buff_B0_address5 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address5,
        buff_B0_ce5 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce5,
        buff_B0_q5 => buff_B0_q5,
        buff_B0_address6 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address6,
        buff_B0_ce6 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce6,
        buff_B0_q6 => buff_B0_q6,
        buff_B0_address7 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address7,
        buff_B0_ce7 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce7,
        buff_B0_q7 => buff_B0_q7,
        buff_B0_address8 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address8,
        buff_B0_ce8 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce8,
        buff_B0_q8 => buff_B0_q8,
        buff_B0_address9 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address9,
        buff_B0_ce9 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce9,
        buff_B0_q9 => buff_B0_q9,
        buff_B0_address10 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address10,
        buff_B0_ce10 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce10,
        buff_B0_q10 => buff_B0_q10,
        buff_B0_address11 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address11,
        buff_B0_ce11 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce11,
        buff_B0_q11 => buff_B0_q11,
        buff_B0_address12 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address12,
        buff_B0_ce12 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce12,
        buff_B0_q12 => buff_B0_q12,
        buff_B0_address13 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address13,
        buff_B0_ce13 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce13,
        buff_B0_q13 => buff_B0_q13,
        buff_B0_address14 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address14,
        buff_B0_ce14 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce14,
        buff_B0_q14 => buff_B0_q14,
        buff_B0_address15 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address15,
        buff_B0_ce15 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce15,
        buff_B0_q15 => buff_B0_q15,
        alpha => alpha,
        buff_A1_address0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address0,
        buff_A1_ce0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce0,
        buff_A1_q0 => buff_A1_q0,
        buff_A1_address1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address1,
        buff_A1_ce1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce1,
        buff_A1_q1 => buff_A1_q1,
        buff_A1_address2 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address2,
        buff_A1_ce2 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce2,
        buff_A1_q2 => buff_A1_q2,
        buff_A1_address3 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address3,
        buff_A1_ce3 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce3,
        buff_A1_q3 => buff_A1_q3,
        buff_A1_address4 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address4,
        buff_A1_ce4 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce4,
        buff_A1_q4 => buff_A1_q4,
        buff_A1_address5 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address5,
        buff_A1_ce5 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce5,
        buff_A1_q5 => buff_A1_q5,
        buff_A1_address6 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address6,
        buff_A1_ce6 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce6,
        buff_A1_q6 => buff_A1_q6,
        buff_A1_address7 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address7,
        buff_A1_ce7 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce7,
        buff_A1_q7 => buff_A1_q7,
        buff_A1_address8 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address8,
        buff_A1_ce8 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce8,
        buff_A1_q8 => buff_A1_q8,
        buff_A1_address9 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address9,
        buff_A1_ce9 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce9,
        buff_A1_q9 => buff_A1_q9,
        buff_A1_address10 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address10,
        buff_A1_ce10 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce10,
        buff_A1_q10 => buff_A1_q10,
        buff_A1_address11 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address11,
        buff_A1_ce11 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce11,
        buff_A1_q11 => buff_A1_q11,
        buff_A1_address12 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address12,
        buff_A1_ce12 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce12,
        buff_A1_q12 => buff_A1_q12,
        buff_A1_address13 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address13,
        buff_A1_ce13 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce13,
        buff_A1_q13 => buff_A1_q13,
        buff_A1_address14 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address14,
        buff_A1_ce14 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce14,
        buff_A1_q14 => buff_A1_q14,
        buff_A1_address15 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address15,
        buff_A1_ce15 => grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce15,
        buff_A1_q15 => buff_A1_q15,
        tmp2_address0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_address0,
        tmp2_ce0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_ce0,
        tmp2_we0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_we0,
        tmp2_d0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_d0,
        tmp2_q0 => tmp2_q0,
        grp_fu_153_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din0,
        grp_fu_153_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din1,
        grp_fu_153_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_opcode,
        grp_fu_153_p_dout0 => grp_fu_153_p2,
        grp_fu_153_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_ce,
        grp_fu_157_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din0,
        grp_fu_157_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din1,
        grp_fu_157_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_opcode,
        grp_fu_157_p_dout0 => grp_fu_157_p2,
        grp_fu_157_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_ce,
        grp_fu_161_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din0,
        grp_fu_161_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din1,
        grp_fu_161_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_opcode,
        grp_fu_161_p_dout0 => grp_fu_161_p2,
        grp_fu_161_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_ce,
        grp_fu_165_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din0,
        grp_fu_165_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din1,
        grp_fu_165_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_opcode,
        grp_fu_165_p_dout0 => grp_fu_165_p2,
        grp_fu_165_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_ce,
        grp_fu_169_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din0,
        grp_fu_169_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din1,
        grp_fu_169_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_opcode,
        grp_fu_169_p_dout0 => grp_fu_169_p2,
        grp_fu_169_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_ce,
        grp_fu_173_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din0,
        grp_fu_173_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din1,
        grp_fu_173_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_opcode,
        grp_fu_173_p_dout0 => grp_fu_173_p2,
        grp_fu_173_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_ce,
        grp_fu_177_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din0,
        grp_fu_177_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din1,
        grp_fu_177_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_opcode,
        grp_fu_177_p_dout0 => grp_fu_177_p2,
        grp_fu_177_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_ce,
        grp_fu_181_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din0,
        grp_fu_181_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din1,
        grp_fu_181_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_opcode,
        grp_fu_181_p_dout0 => grp_fu_181_p2,
        grp_fu_181_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_ce,
        grp_fu_185_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din0,
        grp_fu_185_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din1,
        grp_fu_185_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_opcode,
        grp_fu_185_p_dout0 => grp_fu_185_p2,
        grp_fu_185_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_ce,
        grp_fu_189_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din0,
        grp_fu_189_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din1,
        grp_fu_189_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_opcode,
        grp_fu_189_p_dout0 => grp_fu_189_p2,
        grp_fu_189_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_ce,
        grp_fu_193_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din0,
        grp_fu_193_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din1,
        grp_fu_193_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_opcode,
        grp_fu_193_p_dout0 => grp_fu_193_p2,
        grp_fu_193_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_ce,
        grp_fu_197_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din0,
        grp_fu_197_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din1,
        grp_fu_197_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_opcode,
        grp_fu_197_p_dout0 => grp_fu_197_p2,
        grp_fu_197_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_ce,
        grp_fu_201_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din0,
        grp_fu_201_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din1,
        grp_fu_201_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_opcode,
        grp_fu_201_p_dout0 => grp_fu_201_p2,
        grp_fu_201_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_ce,
        grp_fu_205_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din0,
        grp_fu_205_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din1,
        grp_fu_205_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_opcode,
        grp_fu_205_p_dout0 => grp_fu_205_p2,
        grp_fu_205_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_ce,
        grp_fu_209_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din0,
        grp_fu_209_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din1,
        grp_fu_209_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_opcode,
        grp_fu_209_p_dout0 => grp_fu_209_p2,
        grp_fu_209_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_ce,
        grp_fu_213_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din0,
        grp_fu_213_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din1,
        grp_fu_213_p_opcode => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_opcode,
        grp_fu_213_p_dout0 => grp_fu_213_p2,
        grp_fu_213_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_ce,
        grp_fu_217_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din0,
        grp_fu_217_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din1,
        grp_fu_217_p_dout0 => grp_fu_217_p2,
        grp_fu_217_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_ce,
        grp_fu_221_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din0,
        grp_fu_221_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din1,
        grp_fu_221_p_dout0 => grp_fu_221_p2,
        grp_fu_221_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_ce,
        grp_fu_225_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din0,
        grp_fu_225_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din1,
        grp_fu_225_p_dout0 => grp_fu_225_p2,
        grp_fu_225_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_ce,
        grp_fu_229_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din0,
        grp_fu_229_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din1,
        grp_fu_229_p_dout0 => grp_fu_229_p2,
        grp_fu_229_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_ce,
        grp_fu_233_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din0,
        grp_fu_233_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din1,
        grp_fu_233_p_dout0 => grp_fu_233_p2,
        grp_fu_233_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_ce,
        grp_fu_237_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din0,
        grp_fu_237_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din1,
        grp_fu_237_p_dout0 => grp_fu_237_p2,
        grp_fu_237_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_ce,
        grp_fu_241_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din0,
        grp_fu_241_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din1,
        grp_fu_241_p_dout0 => grp_fu_241_p2,
        grp_fu_241_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_ce,
        grp_fu_245_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din0,
        grp_fu_245_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din1,
        grp_fu_245_p_dout0 => grp_fu_245_p2,
        grp_fu_245_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_ce,
        grp_fu_249_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din0,
        grp_fu_249_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din1,
        grp_fu_249_p_dout0 => grp_fu_249_p2,
        grp_fu_249_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_ce,
        grp_fu_253_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din0,
        grp_fu_253_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din1,
        grp_fu_253_p_dout0 => grp_fu_253_p2,
        grp_fu_253_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_ce,
        grp_fu_257_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din0,
        grp_fu_257_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din1,
        grp_fu_257_p_dout0 => grp_fu_257_p2,
        grp_fu_257_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_ce,
        grp_fu_261_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din0,
        grp_fu_261_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din1,
        grp_fu_261_p_dout0 => grp_fu_261_p2,
        grp_fu_261_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_ce,
        grp_fu_265_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din0,
        grp_fu_265_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din1,
        grp_fu_265_p_dout0 => grp_fu_265_p2,
        grp_fu_265_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_ce,
        grp_fu_269_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din0,
        grp_fu_269_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din1,
        grp_fu_269_p_dout0 => grp_fu_269_p2,
        grp_fu_269_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_ce,
        grp_fu_273_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din0,
        grp_fu_273_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din1,
        grp_fu_273_p_dout0 => grp_fu_273_p2,
        grp_fu_273_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_ce,
        grp_fu_277_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din0,
        grp_fu_277_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din1,
        grp_fu_277_p_dout0 => grp_fu_277_p2,
        grp_fu_277_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_ce,
        grp_fu_281_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din0,
        grp_fu_281_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din1,
        grp_fu_281_p_dout0 => grp_fu_281_p2,
        grp_fu_281_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_ce,
        grp_fu_285_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din0,
        grp_fu_285_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din1,
        grp_fu_285_p_dout0 => grp_fu_285_p2,
        grp_fu_285_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_ce,
        grp_fu_289_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din0,
        grp_fu_289_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din1,
        grp_fu_289_p_dout0 => grp_fu_289_p2,
        grp_fu_289_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_ce,
        grp_fu_293_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din0,
        grp_fu_293_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din1,
        grp_fu_293_p_dout0 => grp_fu_293_p2,
        grp_fu_293_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_ce,
        grp_fu_297_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din0,
        grp_fu_297_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din1,
        grp_fu_297_p_dout0 => grp_fu_297_p2,
        grp_fu_297_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_ce,
        grp_fu_301_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din0,
        grp_fu_301_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din1,
        grp_fu_301_p_dout0 => grp_fu_301_p2,
        grp_fu_301_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_ce,
        grp_fu_305_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din0,
        grp_fu_305_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din1,
        grp_fu_305_p_dout0 => grp_fu_305_p2,
        grp_fu_305_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_ce,
        grp_fu_309_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din0,
        grp_fu_309_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din1,
        grp_fu_309_p_dout0 => grp_fu_309_p2,
        grp_fu_309_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_ce,
        grp_fu_313_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din0,
        grp_fu_313_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din1,
        grp_fu_313_p_dout0 => grp_fu_313_p2,
        grp_fu_313_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_ce,
        grp_fu_317_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din0,
        grp_fu_317_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din1,
        grp_fu_317_p_dout0 => grp_fu_317_p2,
        grp_fu_317_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_ce,
        grp_fu_321_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din0,
        grp_fu_321_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din1,
        grp_fu_321_p_dout0 => grp_fu_321_p2,
        grp_fu_321_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_ce,
        grp_fu_325_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din0,
        grp_fu_325_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din1,
        grp_fu_325_p_dout0 => grp_fu_325_p2,
        grp_fu_325_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_ce,
        grp_fu_329_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din0,
        grp_fu_329_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din1,
        grp_fu_329_p_dout0 => grp_fu_329_p2,
        grp_fu_329_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_ce,
        grp_fu_333_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din0,
        grp_fu_333_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din1,
        grp_fu_333_p_dout0 => grp_fu_333_p2,
        grp_fu_333_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_ce,
        grp_fu_337_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din0,
        grp_fu_337_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din1,
        grp_fu_337_p_dout0 => grp_fu_337_p2,
        grp_fu_337_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_ce,
        grp_fu_341_p_din0 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din0,
        grp_fu_341_p_din1 => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din1,
        grp_fu_341_p_dout0 => grp_fu_341_p2,
        grp_fu_341_p_ce => grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_ce);

    grp_syr2k_Pipeline_lp7_lp8_fu_125 : component syr2k_syr2k_Pipeline_lp7_lp8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start,
        ap_done => grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done,
        ap_idle => grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_idle,
        ap_ready => grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_ready,
        buff_C_address0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_address0,
        buff_C_ce0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_ce0,
        buff_C_q0 => buff_C_q0,
        buff_D_out_address0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_address0,
        buff_D_out_ce0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_ce0,
        buff_D_out_we0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_we0,
        buff_D_out_d0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_d0,
        tmp1_address0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_address0,
        tmp1_ce0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_ce0,
        tmp1_q0 => tmp1_q0,
        tmp2_address0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_address0,
        tmp2_ce0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_ce0,
        tmp2_q0 => tmp2_q0,
        beta => beta,
        grp_fu_153_p_din0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din0,
        grp_fu_153_p_din1 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din1,
        grp_fu_153_p_opcode => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_opcode,
        grp_fu_153_p_dout0 => grp_fu_153_p2,
        grp_fu_153_p_ce => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_ce,
        grp_fu_157_p_din0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din0,
        grp_fu_157_p_din1 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din1,
        grp_fu_157_p_opcode => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_opcode,
        grp_fu_157_p_dout0 => grp_fu_157_p2,
        grp_fu_157_p_ce => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_ce,
        grp_fu_217_p_din0 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din0,
        grp_fu_217_p_din1 => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din1,
        grp_fu_217_p_dout0 => grp_fu_217_p2,
        grp_fu_217_p_ce => grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_ce);

    grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135 : component syr2k_syr2k_Pipeline_lpwr_1_lpwr_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start,
        ap_done => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done,
        ap_idle => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_idle,
        ap_ready => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_ready,
        D_out_address0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_address0,
        D_out_ce0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_ce0,
        D_out_we0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_we0,
        D_out_d0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_d0,
        buff_D_out_address0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_address0,
        buff_D_out_ce0 => grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_ce0,
        buff_D_out_q0 => buff_D_out_q0);

    fadd_32ns_32ns_32_5_full_dsp_1_U125 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_153_p0,
        din1 => grp_fu_153_p1,
        ce => grp_fu_153_ce,
        dout => grp_fu_153_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U126 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_157_p0,
        din1 => grp_fu_157_p1,
        ce => grp_fu_157_ce,
        dout => grp_fu_157_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U127 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_161_p0,
        din1 => grp_fu_161_p1,
        ce => grp_fu_161_ce,
        dout => grp_fu_161_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U128 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_165_p0,
        din1 => grp_fu_165_p1,
        ce => grp_fu_165_ce,
        dout => grp_fu_165_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U129 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_169_p0,
        din1 => grp_fu_169_p1,
        ce => grp_fu_169_ce,
        dout => grp_fu_169_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U130 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_173_p0,
        din1 => grp_fu_173_p1,
        ce => grp_fu_173_ce,
        dout => grp_fu_173_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U131 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_177_p0,
        din1 => grp_fu_177_p1,
        ce => grp_fu_177_ce,
        dout => grp_fu_177_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U132 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_181_p0,
        din1 => grp_fu_181_p1,
        ce => grp_fu_181_ce,
        dout => grp_fu_181_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U133 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_185_p0,
        din1 => grp_fu_185_p1,
        ce => grp_fu_185_ce,
        dout => grp_fu_185_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U134 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_189_p0,
        din1 => grp_fu_189_p1,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U135 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_193_p0,
        din1 => grp_fu_193_p1,
        ce => grp_fu_193_ce,
        dout => grp_fu_193_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U136 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_197_p0,
        din1 => grp_fu_197_p1,
        ce => grp_fu_197_ce,
        dout => grp_fu_197_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U137 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_201_p0,
        din1 => grp_fu_201_p1,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U138 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_205_p0,
        din1 => grp_fu_205_p1,
        ce => grp_fu_205_ce,
        dout => grp_fu_205_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U139 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_209_p0,
        din1 => grp_fu_209_p1,
        ce => grp_fu_209_ce,
        dout => grp_fu_209_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U140 : component syr2k_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_213_p0,
        din1 => grp_fu_213_p1,
        ce => grp_fu_213_ce,
        dout => grp_fu_213_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U141 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_217_p0,
        din1 => grp_fu_217_p1,
        ce => grp_fu_217_ce,
        dout => grp_fu_217_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U142 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_221_p0,
        din1 => grp_fu_221_p1,
        ce => grp_fu_221_ce,
        dout => grp_fu_221_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U143 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_225_p0,
        din1 => grp_fu_225_p1,
        ce => grp_fu_225_ce,
        dout => grp_fu_225_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U144 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_229_p0,
        din1 => grp_fu_229_p1,
        ce => grp_fu_229_ce,
        dout => grp_fu_229_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U145 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_233_p0,
        din1 => grp_fu_233_p1,
        ce => grp_fu_233_ce,
        dout => grp_fu_233_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U146 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_237_p0,
        din1 => grp_fu_237_p1,
        ce => grp_fu_237_ce,
        dout => grp_fu_237_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U147 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_241_p0,
        din1 => grp_fu_241_p1,
        ce => grp_fu_241_ce,
        dout => grp_fu_241_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U148 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_245_p0,
        din1 => grp_fu_245_p1,
        ce => grp_fu_245_ce,
        dout => grp_fu_245_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U149 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_249_p0,
        din1 => grp_fu_249_p1,
        ce => grp_fu_249_ce,
        dout => grp_fu_249_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U150 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_253_p0,
        din1 => grp_fu_253_p1,
        ce => grp_fu_253_ce,
        dout => grp_fu_253_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U151 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_257_p0,
        din1 => grp_fu_257_p1,
        ce => grp_fu_257_ce,
        dout => grp_fu_257_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U152 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_261_p0,
        din1 => grp_fu_261_p1,
        ce => grp_fu_261_ce,
        dout => grp_fu_261_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U153 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_265_p0,
        din1 => grp_fu_265_p1,
        ce => grp_fu_265_ce,
        dout => grp_fu_265_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U154 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_269_p0,
        din1 => grp_fu_269_p1,
        ce => grp_fu_269_ce,
        dout => grp_fu_269_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U155 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_273_p0,
        din1 => grp_fu_273_p1,
        ce => grp_fu_273_ce,
        dout => grp_fu_273_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U156 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_277_p0,
        din1 => grp_fu_277_p1,
        ce => grp_fu_277_ce,
        dout => grp_fu_277_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U157 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_281_p0,
        din1 => grp_fu_281_p1,
        ce => grp_fu_281_ce,
        dout => grp_fu_281_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U158 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_285_p0,
        din1 => grp_fu_285_p1,
        ce => grp_fu_285_ce,
        dout => grp_fu_285_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U159 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_289_p0,
        din1 => grp_fu_289_p1,
        ce => grp_fu_289_ce,
        dout => grp_fu_289_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U160 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_293_p0,
        din1 => grp_fu_293_p1,
        ce => grp_fu_293_ce,
        dout => grp_fu_293_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U161 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_297_p0,
        din1 => grp_fu_297_p1,
        ce => grp_fu_297_ce,
        dout => grp_fu_297_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U162 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_301_p0,
        din1 => grp_fu_301_p1,
        ce => grp_fu_301_ce,
        dout => grp_fu_301_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U163 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_305_p0,
        din1 => grp_fu_305_p1,
        ce => grp_fu_305_ce,
        dout => grp_fu_305_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U164 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_309_p0,
        din1 => grp_fu_309_p1,
        ce => grp_fu_309_ce,
        dout => grp_fu_309_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U165 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_313_p0,
        din1 => grp_fu_313_p1,
        ce => grp_fu_313_ce,
        dout => grp_fu_313_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U166 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_317_p0,
        din1 => grp_fu_317_p1,
        ce => grp_fu_317_ce,
        dout => grp_fu_317_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U167 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_321_p0,
        din1 => grp_fu_321_p1,
        ce => grp_fu_321_ce,
        dout => grp_fu_321_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U168 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_325_p0,
        din1 => grp_fu_325_p1,
        ce => grp_fu_325_ce,
        dout => grp_fu_325_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U169 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_329_p0,
        din1 => grp_fu_329_p1,
        ce => grp_fu_329_ce,
        dout => grp_fu_329_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U170 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_333_p0,
        din1 => grp_fu_333_p1,
        ce => grp_fu_333_ce,
        dout => grp_fu_333_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U171 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_337_p0,
        din1 => grp_fu_337_p1,
        ce => grp_fu_337_ce,
        dout => grp_fu_337_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U172 : component syr2k_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_341_p0,
        din1 => grp_fu_341_p1,
        ce => grp_fu_341_ce,
        dout => grp_fu_341_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_ready = ap_const_logic_1)) then 
                    grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done, grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done, grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done, grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done, grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    A_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_address0;
    A_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_A_ce0;
    B_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_address0;
    B_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_B_ce0;
    C_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_address0;
    C_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_C_ce0;
    D_out_address0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_address0;
    D_out_ce0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_ce0;
    D_out_d0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_d0;
    D_out_we0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_D_out_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done)
    begin
        if ((grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done)
    begin
        if ((grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done)
    begin
        if ((grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done)
    begin
        if ((grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done)
    begin
        if ((grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_address0, grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_address0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A0_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_address0;
        else 
            buff_A0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_A0_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_ce0, grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A0_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_ce0;
        else 
            buff_A0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce1;
        else 
            buff_A0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce10_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce10, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce10 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce10;
        else 
            buff_A0_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce11_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce11, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce11 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce11;
        else 
            buff_A0_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce12_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce12, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce12 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce12;
        else 
            buff_A0_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce13_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce13, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce13 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce13;
        else 
            buff_A0_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce14_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce14, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce14 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce14;
        else 
            buff_A0_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce15_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce15, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce15 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce15;
        else 
            buff_A0_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce2_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce2 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce2;
        else 
            buff_A0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce3_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce3 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce3;
        else 
            buff_A0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce4_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce4, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce4 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce4;
        else 
            buff_A0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce5_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce5, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce5 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce5;
        else 
            buff_A0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce6_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce6 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce6;
        else 
            buff_A0_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce7_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce7, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce7 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce7;
        else 
            buff_A0_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce8_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce8, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce8 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce8;
        else 
            buff_A0_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_ce9_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce9, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A0_ce9 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_A0_ce9;
        else 
            buff_A0_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A0_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A0_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A0_we0;
        else 
            buff_A0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_address0, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_address0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A1_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_address0;
        else 
            buff_A1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_A1_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_ce0, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A1_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_ce0;
        else 
            buff_A1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce1_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce1;
        else 
            buff_A1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce10_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce10, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce10 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce10;
        else 
            buff_A1_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce11_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce11, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce11 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce11;
        else 
            buff_A1_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce12_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce12, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce12 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce12;
        else 
            buff_A1_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce13_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce13, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce13 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce13;
        else 
            buff_A1_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce14_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce14, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce14 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce14;
        else 
            buff_A1_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce15_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce15, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce15 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce15;
        else 
            buff_A1_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce2_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce2 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce2;
        else 
            buff_A1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce3_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce3 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce3;
        else 
            buff_A1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce4_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce4 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce4;
        else 
            buff_A1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce5_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce5 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce5;
        else 
            buff_A1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce6_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce6, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce6 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce6;
        else 
            buff_A1_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce7_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce7, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce7 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce7;
        else 
            buff_A1_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce8_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce8 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce8;
        else 
            buff_A1_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_ce9_assign_proc : process(grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce9, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A1_ce9 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_A1_ce9;
        else 
            buff_A1_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A1_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_A1_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_A1_we0;
        else 
            buff_A1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_address0, grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address0, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_B0_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_address0;
        else 
            buff_B0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address1, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address1;
        else 
            buff_B0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address10_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address10, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address10, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address10 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address10 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address10;
        else 
            buff_B0_address10 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address11_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address11, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address11, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address11 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address11 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address11;
        else 
            buff_B0_address11 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address12_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address12, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address12, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address12 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address12 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address12;
        else 
            buff_B0_address12 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address13_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address13, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address13, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address13 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address13 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address13;
        else 
            buff_B0_address13 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address14_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address14, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address14, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address14 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address14 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address14;
        else 
            buff_B0_address14 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address15_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address15, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address15, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address15 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address15 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address15;
        else 
            buff_B0_address15 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address2_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address2, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address2 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address2 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address2;
        else 
            buff_B0_address2 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address3_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address3, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address3, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address3 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address3 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address3;
        else 
            buff_B0_address3 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address4_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address4, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address4, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address4 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address4 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address4;
        else 
            buff_B0_address4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address5_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address5, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address5, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address5 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address5 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address5;
        else 
            buff_B0_address5 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address6_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address6, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address6, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address6 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address6 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address6;
        else 
            buff_B0_address6 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address7_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address7, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address7, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address7 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address7 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address7;
        else 
            buff_B0_address7 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address8_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address8, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address8, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address8 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address8 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address8;
        else 
            buff_B0_address8 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_address9_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address9, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address9, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_address9 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_address9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_address9 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_address9;
        else 
            buff_B0_address9 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_B0_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_ce0, grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce0, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_B0_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_ce0;
        else 
            buff_B0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce1, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce1;
        else 
            buff_B0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce10_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce10, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce10, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce10 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce10 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce10;
        else 
            buff_B0_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce11_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce11, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce11, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce11 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce11 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce11;
        else 
            buff_B0_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce12_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce12, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce12, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce12 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce12 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce12;
        else 
            buff_B0_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce13_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce13, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce13, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce13 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce13 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce13;
        else 
            buff_B0_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce14_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce14, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce14, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce14 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce14 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce14;
        else 
            buff_B0_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce15_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce15, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce15, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce15 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce15 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce15;
        else 
            buff_B0_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce2_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce2, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce2 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce2 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce2;
        else 
            buff_B0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce3_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce3, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce3, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce3 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce3 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce3;
        else 
            buff_B0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce4_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce4, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce4, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce4 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce4 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce4;
        else 
            buff_B0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce5_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce5, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce5, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce5 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce5 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce5;
        else 
            buff_B0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce6_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce6, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce6, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce6 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce6 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce6;
        else 
            buff_B0_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce7_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce7, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce7, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce7 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce7 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce7;
        else 
            buff_B0_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce8_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce8, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce8, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce8 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce8 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce8;
        else 
            buff_B0_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_ce9_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce9, grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce9, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_B0_ce9 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_buff_B0_ce9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_B0_ce9 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_buff_B0_ce9;
        else 
            buff_B0_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_B0_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_B0_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_B0_we0;
        else 
            buff_B0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_C_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_address0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_C_address0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_C_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_address0;
        else 
            buff_C_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_C_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_ce0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_C_ce0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_C_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_C_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_ce0;
        else 
            buff_C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_C_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_C_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_C_we0;
        else 
            buff_C_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_D_out_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_address0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_address0, grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_D_out_address0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_D_out_address0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_D_out_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_address0;
        else 
            buff_D_out_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buff_D_out_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_ce0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_ce0, grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_D_out_ce0 <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_buff_D_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_D_out_ce0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_D_out_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_ce0;
        else 
            buff_D_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_D_out_d0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_d0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_d0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_D_out_d0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_D_out_d0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_d0;
        else 
            buff_D_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_D_out_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_we0, grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_we0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_D_out_we0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_buff_D_out_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_D_out_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_buff_D_out_we0;
        else 
            buff_D_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_153_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_ce, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_153_ce <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_153_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_153_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_ce;
        else 
            grp_fu_153_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_153_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din0, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_153_p0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_153_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_153_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din0;
        else 
            grp_fu_153_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_153_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din1, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_153_p1 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_153_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_153_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_153_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_153_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_153_p_din1;
        else 
            grp_fu_153_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_157_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_ce, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_157_ce <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_157_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_157_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_ce;
        else 
            grp_fu_157_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_157_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din0, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_157_p0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_157_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_157_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din0;
        else 
            grp_fu_157_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_157_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din1, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_157_p1 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_157_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_157_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_157_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_157_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_157_p_din1;
        else 
            grp_fu_157_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_161_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_161_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_161_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_ce;
        else 
            grp_fu_161_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_161_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_161_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_161_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din0;
        else 
            grp_fu_161_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_161_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_161_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_161_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_161_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_161_p_din1;
        else 
            grp_fu_161_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_165_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_165_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_165_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_ce;
        else 
            grp_fu_165_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_165_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_165_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_165_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din0;
        else 
            grp_fu_165_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_165_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_165_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_165_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_165_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_165_p_din1;
        else 
            grp_fu_165_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_169_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_ce;
        else 
            grp_fu_169_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_169_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din0;
        else 
            grp_fu_169_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_169_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_169_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_169_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_169_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_169_p_din1;
        else 
            grp_fu_169_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_ce;
        else 
            grp_fu_173_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_173_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din0;
        else 
            grp_fu_173_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_173_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_173_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_173_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_173_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_173_p_din1;
        else 
            grp_fu_173_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_177_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_177_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_177_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_ce;
        else 
            grp_fu_177_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_177_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_177_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_177_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din0;
        else 
            grp_fu_177_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_177_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_177_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_177_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_177_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_177_p_din1;
        else 
            grp_fu_177_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_181_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_181_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_181_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_ce;
        else 
            grp_fu_181_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_181_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_181_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_181_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din0;
        else 
            grp_fu_181_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_181_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_181_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_181_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_181_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_181_p_din1;
        else 
            grp_fu_181_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_185_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_185_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_185_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_ce;
        else 
            grp_fu_185_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_185_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_185_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_185_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din0;
        else 
            grp_fu_185_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_185_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_185_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_185_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_185_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_185_p_din1;
        else 
            grp_fu_185_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_189_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_189_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_189_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_ce;
        else 
            grp_fu_189_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_189_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_189_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_189_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din0;
        else 
            grp_fu_189_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_189_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_189_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_189_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_189_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_189_p_din1;
        else 
            grp_fu_189_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_193_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_193_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_193_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_ce;
        else 
            grp_fu_193_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_193_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_193_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_193_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din0;
        else 
            grp_fu_193_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_193_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_193_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_193_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_193_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_193_p_din1;
        else 
            grp_fu_193_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_197_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_197_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_ce;
        else 
            grp_fu_197_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_197_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_197_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din0;
        else 
            grp_fu_197_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_197_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_197_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_197_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_197_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_197_p_din1;
        else 
            grp_fu_197_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_201_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_201_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_ce;
        else 
            grp_fu_201_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_201_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_201_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din0;
        else 
            grp_fu_201_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_201_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_201_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_201_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_201_p_din1;
        else 
            grp_fu_201_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_205_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_ce;
        else 
            grp_fu_205_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_205_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_205_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din0;
        else 
            grp_fu_205_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_205_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_205_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_205_p_din1;
        else 
            grp_fu_205_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_209_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_209_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_209_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_ce;
        else 
            grp_fu_209_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_209_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_209_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_209_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din0;
        else 
            grp_fu_209_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_209_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_209_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_209_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_209_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_209_p_din1;
        else 
            grp_fu_209_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_213_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_213_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_ce;
        else 
            grp_fu_213_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_213_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_213_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_213_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din0;
        else 
            grp_fu_213_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_213_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_213_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_213_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_213_p_din1;
        else 
            grp_fu_213_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_217_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_ce, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_217_ce <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_217_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_217_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_ce;
        else 
            grp_fu_217_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_217_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din0, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_217_p0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_217_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_217_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din0;
        else 
            grp_fu_217_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_217_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din1, grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_217_p1 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_grp_fu_217_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_217_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_217_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_217_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_217_p_din1;
        else 
            grp_fu_217_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_221_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_221_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_ce;
        else 
            grp_fu_221_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_221_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_221_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_221_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din0;
        else 
            grp_fu_221_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_221_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_221_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_221_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_221_p_din1;
        else 
            grp_fu_221_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_225_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_225_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_ce;
        else 
            grp_fu_225_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_225_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_225_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_225_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din0;
        else 
            grp_fu_225_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_225_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_225_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_225_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_225_p_din1;
        else 
            grp_fu_225_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_229_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_229_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_229_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_ce;
        else 
            grp_fu_229_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_229_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_229_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_229_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din0;
        else 
            grp_fu_229_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_229_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_229_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_229_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_229_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_229_p_din1;
        else 
            grp_fu_229_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_233_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_233_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_233_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_ce;
        else 
            grp_fu_233_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_233_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_233_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_233_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din0;
        else 
            grp_fu_233_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_233_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_233_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_233_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_233_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_233_p_din1;
        else 
            grp_fu_233_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_237_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_237_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_237_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_ce;
        else 
            grp_fu_237_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_237_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_237_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_237_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din0;
        else 
            grp_fu_237_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_237_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_237_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_237_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_237_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_237_p_din1;
        else 
            grp_fu_237_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_241_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_241_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_241_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_ce;
        else 
            grp_fu_241_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_241_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_241_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_241_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din0;
        else 
            grp_fu_241_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_241_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_241_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_241_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_241_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_241_p_din1;
        else 
            grp_fu_241_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_245_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_245_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_245_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_ce;
        else 
            grp_fu_245_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_245_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_245_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_245_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din0;
        else 
            grp_fu_245_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_245_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_245_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_245_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_245_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_245_p_din1;
        else 
            grp_fu_245_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_249_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_249_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_249_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_ce;
        else 
            grp_fu_249_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_249_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_249_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_249_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din0;
        else 
            grp_fu_249_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_249_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_249_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_249_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_249_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_249_p_din1;
        else 
            grp_fu_249_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_253_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_253_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_253_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_ce;
        else 
            grp_fu_253_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_253_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_253_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_253_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din0;
        else 
            grp_fu_253_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_253_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_253_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_253_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_253_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_253_p_din1;
        else 
            grp_fu_253_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_257_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_257_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_257_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_ce;
        else 
            grp_fu_257_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_257_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_257_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_257_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din0;
        else 
            grp_fu_257_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_257_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_257_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_257_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_257_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_257_p_din1;
        else 
            grp_fu_257_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_261_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_261_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_ce;
        else 
            grp_fu_261_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_261_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_261_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_261_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din0;
        else 
            grp_fu_261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_261_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_261_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_261_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_261_p_din1;
        else 
            grp_fu_261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_265_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_265_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_265_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_ce;
        else 
            grp_fu_265_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_265_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_265_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_265_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din0;
        else 
            grp_fu_265_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_265_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_265_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_265_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_265_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_265_p_din1;
        else 
            grp_fu_265_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_269_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_269_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_269_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_ce;
        else 
            grp_fu_269_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_269_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_269_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_269_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din0;
        else 
            grp_fu_269_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_269_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_269_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_269_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_269_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_269_p_din1;
        else 
            grp_fu_269_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_273_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_273_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_273_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_ce;
        else 
            grp_fu_273_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_273_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_273_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_273_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din0;
        else 
            grp_fu_273_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_273_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_273_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_273_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_273_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_273_p_din1;
        else 
            grp_fu_273_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_277_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_277_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_277_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_ce;
        else 
            grp_fu_277_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_277_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_277_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_277_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din0;
        else 
            grp_fu_277_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_277_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_277_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_277_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_277_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_277_p_din1;
        else 
            grp_fu_277_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_281_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_281_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_281_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_ce;
        else 
            grp_fu_281_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_281_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_281_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_281_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din0;
        else 
            grp_fu_281_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_281_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_281_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_281_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_281_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_281_p_din1;
        else 
            grp_fu_281_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_285_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_285_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_285_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_ce;
        else 
            grp_fu_285_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_285_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_285_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_285_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din0;
        else 
            grp_fu_285_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_285_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_285_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_285_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_285_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_285_p_din1;
        else 
            grp_fu_285_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_289_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_289_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_ce;
        else 
            grp_fu_289_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_289_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_289_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_289_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din0;
        else 
            grp_fu_289_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_289_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_289_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_289_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_289_p_din1;
        else 
            grp_fu_289_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_293_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_293_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_293_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_ce;
        else 
            grp_fu_293_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_293_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_293_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_293_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din0;
        else 
            grp_fu_293_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_293_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_293_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_293_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_293_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_293_p_din1;
        else 
            grp_fu_293_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_297_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_297_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_297_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_ce;
        else 
            grp_fu_297_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_297_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_297_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_297_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din0;
        else 
            grp_fu_297_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_297_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_297_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_297_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_297_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_297_p_din1;
        else 
            grp_fu_297_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_301_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_301_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_ce;
        else 
            grp_fu_301_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_301_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_301_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_301_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din0;
        else 
            grp_fu_301_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_301_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_301_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_301_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_301_p_din1;
        else 
            grp_fu_301_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_305_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_305_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_305_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_ce;
        else 
            grp_fu_305_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_305_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_305_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_305_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din0;
        else 
            grp_fu_305_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_305_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_305_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_305_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_305_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_305_p_din1;
        else 
            grp_fu_305_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_309_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_309_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_309_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_ce;
        else 
            grp_fu_309_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_309_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_309_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_309_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din0;
        else 
            grp_fu_309_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_309_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_309_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_309_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_309_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_309_p_din1;
        else 
            grp_fu_309_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_313_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_313_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_313_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_ce;
        else 
            grp_fu_313_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_313_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_313_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_313_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din0;
        else 
            grp_fu_313_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_313_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_313_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_313_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_313_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_313_p_din1;
        else 
            grp_fu_313_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_317_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_317_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_317_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_ce;
        else 
            grp_fu_317_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_317_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_317_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_317_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din0;
        else 
            grp_fu_317_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_317_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_317_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_317_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_317_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_317_p_din1;
        else 
            grp_fu_317_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_321_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_321_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_321_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_ce;
        else 
            grp_fu_321_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_321_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_321_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_321_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din0;
        else 
            grp_fu_321_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_321_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_321_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_321_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_321_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_321_p_din1;
        else 
            grp_fu_321_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_325_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_325_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_325_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_ce;
        else 
            grp_fu_325_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_325_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_325_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_325_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din0;
        else 
            grp_fu_325_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_325_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_325_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_325_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_325_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_325_p_din1;
        else 
            grp_fu_325_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_329_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_329_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_329_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_ce;
        else 
            grp_fu_329_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_329_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_329_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_329_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din0;
        else 
            grp_fu_329_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_329_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_329_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_329_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_329_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_329_p_din1;
        else 
            grp_fu_329_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_333_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_333_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_333_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_ce;
        else 
            grp_fu_333_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_333_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_333_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_333_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din0;
        else 
            grp_fu_333_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_333_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_333_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_333_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_333_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_333_p_din1;
        else 
            grp_fu_333_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_337_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_337_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_337_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_ce;
        else 
            grp_fu_337_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_337_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_337_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_337_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din0;
        else 
            grp_fu_337_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_337_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_337_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_337_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_337_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_337_p_din1;
        else 
            grp_fu_337_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_341_ce_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_ce, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_341_ce <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_341_ce <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_ce;
        else 
            grp_fu_341_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_341_p0_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din0, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_341_p0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_341_p0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din0;
        else 
            grp_fu_341_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_341_p1_assign_proc : process(grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din1, grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_341_p1 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_grp_fu_341_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_341_p1 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_grp_fu_341_p_din1;
        else 
            grp_fu_341_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start <= grp_syr2k_Pipeline_lp1_lp2_fu_108_ap_start_reg;
    grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start <= grp_syr2k_Pipeline_lp4_lp5_fu_117_ap_start_reg;
    grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start <= grp_syr2k_Pipeline_lp7_lp8_fu_125_ap_start_reg;
    grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_ap_start_reg;
    grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start <= grp_syr2k_Pipeline_lpwr_1_lpwr_2_fu_135_ap_start_reg;

    tmp1_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_address0, grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_address0, grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp1_address0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp1_address0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp1_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_address0;
        else 
            tmp1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp1_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_ce0, grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_ce0, grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp1_ce0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp1_ce0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp1_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_ce0;
        else 
            tmp1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp1_d0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_d0, grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp1_d0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp1_d0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_d0;
        else 
            tmp1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp1_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_we0, grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp1_we0 <= grp_syr2k_Pipeline_lp1_lp2_fu_108_tmp1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp1_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp1_we0;
        else 
            tmp1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp2_address0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_address0, grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_address0, grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp2_address0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tmp2_address0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp2_address0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_address0;
        else 
            tmp2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    tmp2_ce0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_ce0, grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_ce0, grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tmp2_ce0 <= grp_syr2k_Pipeline_lp7_lp8_fu_125_tmp2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tmp2_ce0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp2_ce0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_ce0;
        else 
            tmp2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmp2_d0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_d0, grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tmp2_d0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp2_d0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_d0;
        else 
            tmp2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tmp2_we0_assign_proc : process(grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_we0, grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tmp2_we0 <= grp_syr2k_Pipeline_lp4_lp5_fu_117_tmp2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp2_we0 <= grp_syr2k_Pipeline_lprd_1_lprd_2_fu_84_tmp2_we0;
        else 
            tmp2_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
