# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 20:45:17  June 07, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY Enc
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:45:17  JUNE 07, 2019"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

set_global_assignment -name SDC_FILE quokka.sdc

set_global_assignment -name USE_CONFIGURATION_DEVICE OFF

set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE Enc.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ALUModule.vwf
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_AutoIncrementCounter_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_AutoIncrementCounter.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_AXI4AutoDecrementRegister_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_AXI4AutoDecrementRegister.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button0_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button1_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button2_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button3_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Button3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_CPU_ALU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_CPU_CMP.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_CPU_ID.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_CPU_Regs.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_CPU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0_Master.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_CPU_ALU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_CPU_CMP.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_CPU_ID.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_CPU_Regs.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_CPU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1_Master.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_CPU_ALU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_CPU_CMP.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_CPU_ID.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_CPU_Regs.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_CPU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2_Master.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_CPU_ALU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_CPU_CMP.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_CPU_ID.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_CPU_Regs.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_CPU.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3_Master.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_CPU3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_DuplexMux.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_Encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_rangeDetectorArray3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_TransactionDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_TransactionDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_TransactionDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect_TransactionDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_readInterconnect.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_DuplexMux.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_Encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_encoder.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors10.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors11.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors12.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors4.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors5.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors6.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors7.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors8.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3_rangeDetectors9.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_rangeDetectorArray3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_TransactionDetectors0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_TransactionDetectors1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_TransactionDetectors2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect_TransactionDetectors3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect_writeInterconnect.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Interconnect.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Memory_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Memory.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg0_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg1_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg2_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg2.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg3_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Reg3.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Switch0_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Switch0.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Switch1_axiSlave.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel_Switch1.v
set_global_assignment -name VERILOG_FILE verilog/generated/AXISoCQuadCoreModule/AXISoCQuadCoreModule_TopLevel.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/Blinker20.vwf
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CounterModule.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CounterModule.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_CPU.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_InstructionsRAM.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_Increment_InstructionsRAM.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CounterModule.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CPU_ALU.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CPU_CMP.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CPU_ID.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CPU_Regs.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_CPU.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel_InstructionsRAM.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel_TopLevel.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/Increment/Increment_TopLevel.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Enc.vwf
set_global_assignment -name VERILOG_FILE Enc.v
set_global_assignment -name VERILOG_FILE Quokka.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/SimpleCounterModule/SimpleCounterModule_TopLevel_TopLevel.v
set_global_assignment -name VERILOG_FILE C:/code/tmp/qusoc/qusoc/tinyfpga/SimpleCounterModule/SimpleCounterModule_TopLevel.v
set_global_assignment -name VERILOG_FILE C:/code/qusoc/qusoc/tinyfpga/SimpleCounterModule/SimpleCounterModule_TopLevel.v
