Analysis & Synthesis report for ASIP
Mon Apr 22 23:17:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memory:MemoryDevice|altsyncram:Image_rtl_0|altsyncram_khl1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |ASIP
 16. Parameter Settings for User Entity Instance: ALU:ALUDevice
 17. Parameter Settings for User Entity Instance: ALU:ALUDevice|ALUAdderCarry:adderCarry
 18. Parameter Settings for User Entity Instance: Registers:RegistersDevice
 19. Parameter Settings for User Entity Instance: Memory:MemoryDevice
 20. Parameter Settings for User Entity Instance: InstructionMemory:InstructionMemoryDevice
 21. Parameter Settings for User Entity Instance: VGA:VGADevice
 22. Parameter Settings for User Entity Instance: VGA:VGADevice|regionPantalla:colorPantalla
 23. Parameter Settings for User Entity Instance: CPU:core
 24. Parameter Settings for Inferred Entity Instance: Memory:MemoryDevice|altsyncram:Image_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "VGA:VGADevice|regionPantalla:colorPantalla"
 27. Port Connectivity Checks: "VGA:VGADevice"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 22 23:17:38 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ASIP                                        ;
; Top-level Entity Name              ; ASIP                                        ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 172                                         ;
;     Total combinational functions  ; 151                                         ;
;     Dedicated logic registers      ; 50                                          ;
; Total registers                    ; 50                                          ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                            ; ASIP               ; ASIP               ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Preserve fewer node names                                        ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; VGA/VGA.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv                            ;         ;
; VGA/regionPantalla.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/regionPantalla.sv                 ;         ;
; VGA/divisorFrecuencia.sv             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/divisorFrecuencia.sv              ;         ;
; VGA/controladorVGA.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/controladorVGA.sv                 ;         ;
; ALU.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv                                ;         ;
; ALUAdderCarry.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/ALUAdderCarry.sv                      ;         ;
; ASIP.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv                               ;         ;
; Registers.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv                          ;         ;
; Memory.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/Memory.sv                             ;         ;
; InstructionMemory.mem                ; yes             ; User Unspecified File                                 ; C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory.mem                 ;         ;
; InstructionMemory.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory.sv                  ;         ;
; CPU.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv                                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_khl1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/db/altsyncram_khl1.tdf                ;         ;
; db/ASIP.ram0_Memory_f7a0538a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/andre/Documents/TEC/ASIP/ASIP/db/ASIP.ram0_Memory_f7a0538a.hdl.mif  ;         ;
; db/decode_v1b.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/db/decode_v1b.tdf                     ;         ;
; db/mux_asb.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/andre/Documents/TEC/ASIP/ASIP/db/mux_asb.tdf                        ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 29               ;
; Total memory bits        ; 230400           ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 60               ;
; Total fan-out            ; 1412             ;
; Average fan-out          ; 4.89             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
; |ASIP                                          ; 151 (1)             ; 50 (0)                    ; 230400      ; 0            ; 0       ; 0         ; 0         ; 29   ; 0            ; |ASIP                                                                           ; ASIP              ; work         ;
;    |CPU:core|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|CPU:core                                                                  ; CPU               ; work         ;
;    |InstructionMemory:InstructionMemoryDevice| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|InstructionMemory:InstructionMemoryDevice                                 ; InstructionMemory ; work         ;
;    |Memory:MemoryDevice|                       ; 54 (54)             ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|Memory:MemoryDevice                                                       ; Memory            ; work         ;
;       |altsyncram:Image_rtl_0|                 ; 0 (0)               ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|Memory:MemoryDevice|altsyncram:Image_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_khl1:auto_generated|      ; 0 (0)               ; 4 (4)                     ; 230400      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|Memory:MemoryDevice|altsyncram:Image_rtl_0|altsyncram_khl1:auto_generated ; altsyncram_khl1   ; work         ;
;    |VGA:VGADevice|                             ; 78 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|VGA:VGADevice                                                             ; VGA               ; work         ;
;       |controladorVGA:controladorVGA|          ; 46 (46)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|VGA:VGADevice|controladorVGA:controladorVGA                               ; controladorVGA    ; work         ;
;       |divisorFrecuencia:clk25MHz|             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|VGA:VGADevice|divisorFrecuencia:clk25MHz                                  ; divisorFrecuencia ; work         ;
;       |regionPantalla:colorPantalla|           ; 30 (30)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ASIP|VGA:VGADevice|regionPantalla:colorPantalla                                ; regionPantalla    ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Memory:MemoryDevice|altsyncram:Image_rtl_0|altsyncram_khl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; db/ASIP.ram0_Memory_f7a0538a.hdl.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                             ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
; CPU:core|YWrite[0]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|YWrite[1]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|YWrite[2]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|YWrite[3]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|XWrite[0]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|YWrite[4]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|XWrite[1]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|XWrite[2]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|XWrite[3]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|XWrite[4]                                  ; InstructionMemory:InstructionMemoryDevice|Mux27 ; yes                    ;
; CPU:core|PC[2]                                      ; VCC                                             ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                                 ;                        ;
+-----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; CPU:core|Add1~5                                        ;   ;
; CPU:core|Add1~6                                        ;   ;
; CPU:core|Add1~7                                        ;   ;
; CPU:core|Add1~8                                        ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                 ;
+-------------------------------------+---------------------------------+------+
; Register Name                       ; Megafunction                    ; Type ;
+-------------------------------------+---------------------------------+------+
; Memory:MemoryDevice|ReadValue[0..2] ; Memory:MemoryDevice|Image_rtl_0 ; RAM  ;
+-------------------------------------+---------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ASIP|VGA:VGADevice|controladorVGA:controladorVGA|pixelY[9] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ASIP|VGA:VGADevice|regionPantalla:colorPantalla|red        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for Memory:MemoryDevice|altsyncram:Image_rtl_0|altsyncram_khl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ASIP ;
+----------------------+-------+---------------------------------------+
; Parameter Name       ; Value ; Type                                  ;
+----------------------+-------+---------------------------------------+
; ALUSize              ; 32    ; Signed Integer                        ;
; RegisterSize         ; 32    ; Signed Integer                        ;
; AmountOfRegisters    ; 16    ; Signed Integer                        ;
; ImageWidth           ; 320   ; Signed Integer                        ;
; ImageHeight          ; 240   ; Signed Integer                        ;
; ColorBits            ; 3     ; Signed Integer                        ;
; PCSize               ; 32    ; Signed Integer                        ;
; InstructionSize      ; 32    ; Signed Integer                        ;
; AmountOfInstructions ; 128   ; Signed Integer                        ;
+----------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUDevice ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; ALUSize        ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALUDevice|ALUAdderCarry:adderCarry ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ALUSize        ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Registers:RegistersDevice ;
+-------------------+-------+--------------------------------------------+
; Parameter Name    ; Value ; Type                                       ;
+-------------------+-------+--------------------------------------------+
; RegisterSize      ; 32    ; Signed Integer                             ;
; AmountOfRegisters ; 16    ; Signed Integer                             ;
+-------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:MemoryDevice ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Width          ; 320   ; Signed Integer                          ;
; Height         ; 240   ; Signed Integer                          ;
; ColorBits      ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:InstructionMemoryDevice ;
+----------------------+-------+---------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                    ;
+----------------------+-------+---------------------------------------------------------+
; PCSize               ; 32    ; Signed Integer                                          ;
; InstructionSize      ; 32    ; Signed Integer                                          ;
; AmountOfInstructions ; 128   ; Signed Integer                                          ;
+----------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGADevice ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; ColorBits      ; 320   ; Signed Integer                    ;
; screenX        ; 240   ; Signed Integer                    ;
; screenY        ; 50    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGADevice|regionPantalla:colorPantalla ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; screenX        ; 240   ; Signed Integer                                                 ;
; screenY        ; 50    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:core ;
+----------------------+-------+------------------------+
; Parameter Name       ; Value ; Type                   ;
+----------------------+-------+------------------------+
; ALUSize              ; 32    ; Signed Integer         ;
; RegisterSize         ; 32    ; Signed Integer         ;
; AmountOfRegisters    ; 16    ; Signed Integer         ;
; ImageWidth           ; 320   ; Signed Integer         ;
; ImageHeight          ; 240   ; Signed Integer         ;
; ColorBits            ; 3     ; Signed Integer         ;
; PCSize               ; 32    ; Signed Integer         ;
; InstructionSize      ; 32    ; Signed Integer         ;
; AmountOfInstructions ; 128   ; Signed Integer         ;
+----------------------+-------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:MemoryDevice|altsyncram:Image_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------+
; Parameter Name                     ; Value                                ; Type            ;
+------------------------------------+--------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped         ;
; WIDTH_A                            ; 3                                    ; Untyped         ;
; WIDTHAD_A                          ; 17                                   ; Untyped         ;
; NUMWORDS_A                         ; 76800                                ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped         ;
; WIDTH_B                            ; 3                                    ; Untyped         ;
; WIDTHAD_B                          ; 17                                   ; Untyped         ;
; NUMWORDS_B                         ; 76800                                ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped         ;
; BYTE_SIZE                          ; 8                                    ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped         ;
; INIT_FILE                          ; db/ASIP.ram0_Memory_f7a0538a.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV GX                        ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_khl1                      ; Untyped         ;
+------------------------------------+--------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; Memory:MemoryDevice|altsyncram:Image_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 3                                          ;
;     -- NUMWORDS_A                         ; 76800                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 3                                          ;
;     -- NUMWORDS_B                         ; 76800                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGADevice|regionPantalla:colorPantalla"                                                                                                                                                    ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                              ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; readValueMemory ; Input ; Warning  ; Input port expression (320 bits) is wider than the input port (3 bits) it drives.  The 317 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGADevice"                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; readValueMemory ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (320 bits) it drives.  Extra input bit(s) "readValueMemory[319..3]" will be connected to GND. ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 50                          ;
;     plain             ; 50                          ;
; cycloneiii_lcell_comb ; 151                         ;
;     arith             ; 69                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 82                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 51                          ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 2.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 22 22:50:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga.sv
    Info (12023): Found entity 1: VGA File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/regionpantalla_tb.sv
    Info (12023): Found entity 1: regionPantalla_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/regionPantalla_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/regionpantalla.sv
    Info (12023): Found entity 1: regionPantalla File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/regionPantalla.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/divisorfrecuencia_tb.sv
    Info (12023): Found entity 1: divisorFrecuencia_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/divisorFrecuencia_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/divisorfrecuencia.sv
    Info (12023): Found entity 1: divisorFrecuencia File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/divisorFrecuencia.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/controladorvga_tb.sv
    Info (12023): Found entity 1: controladorVGA_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/controladorVGA_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/controladorvga.sv
    Info (12023): Found entity 1: controladorVGA File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/controladorVGA.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file constants.sv
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file aluaddercarry.sv
    Info (12023): Found entity 1: ALUAdderCarry File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALUAdderCarry.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file asip.sv
    Info (12023): Found entity 1: ASIP File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file registers.sv
    Info (12023): Found entity 1: Registers File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file registers_tb.sv
    Info (12023): Found entity 1: Registers_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: Memory File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Memory.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file memory_tb.sv
    Info (12023): Found entity 1: Memory_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Memory_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory_tb.sv
    Info (12023): Found entity 1: InstructionMemory_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file asip_tb.sv
    Info (12023): Found entity 1: ASIP_tb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP_tb.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 10
Info (12127): Elaborating entity "ASIP" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALUDevice" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 76
Warning (10858): Verilog HDL warning at ALU.sv(20): object UP used but never assigned File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 20
Warning (10858): Verilog HDL warning at ALU.sv(20): object PP used but never assigned File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 20
Warning (10030): Net "UP" at ALU.sv(20) has no driver or initial value, using a default initial value '0' File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 20
Warning (10030): Net "PP" at ALU.sv(20) has no driver or initial value, using a default initial value '0' File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 20
Info (12128): Elaborating entity "ALUAdderCarry" for hierarchy "ALU:ALUDevice|ALUAdderCarry:adderCarry" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ALU.sv Line: 25
Info (12128): Elaborating entity "Registers" for hierarchy "Registers:RegistersDevice" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 78
Warning (10235): Verilog HDL Always Construct warning at Registers.sv(44): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 44
Warning (10235): Verilog HDL Always Construct warning at Registers.sv(52): variable "MOVRegisterOrigin" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 52
Warning (10235): Verilog HDL Always Construct warning at Registers.sv(52): variable "MOVRegisterDestiny" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 52
Warning (10235): Verilog HDL Always Construct warning at Registers.sv(55): variable "writeValue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at Registers.sv(58): variable "readRegister" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at Registers.sv(41): inferring latch(es) for variable "initCount", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[0][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[1][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[2][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[3][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[4][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[5][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[6][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[7][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[8][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[9][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[10][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[11][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[12][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[13][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[14][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][0]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][1]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][2]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][3]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][4]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][5]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][6]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][7]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][8]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][9]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][10]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][11]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][12]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][13]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][14]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][15]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][16]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][17]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][18]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][19]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][20]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][21]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][22]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][23]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][24]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][25]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][26]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][27]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][28]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][29]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][30]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (10041): Inferred latch for "RegisterBank[15][31]" at Registers.sv(41) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/Registers.sv Line: 41
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MemoryDevice" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 82
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:InstructionMemoryDevice" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 84
Warning (10850): Verilog HDL warning at InstructionMemory.sv(24): number of words (248) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory.sv Line: 24
Warning (10230): Verilog HDL assignment warning at InstructionMemory.sv(32): truncated value with size 9 to match size of target (8) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/InstructionMemory.sv Line: 32
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGADevice" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 98
Warning (10230): Verilog HDL assignment warning at VGA.sv(67): truncated value with size 10 to match size of target (9) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 67
Warning (10230): Verilog HDL assignment warning at VGA.sv(68): truncated value with size 10 to match size of target (8) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 68
Info (12128): Elaborating entity "divisorFrecuencia" for hierarchy "VGA:VGADevice|divisorFrecuencia:clk25MHz" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 44
Info (12128): Elaborating entity "controladorVGA" for hierarchy "VGA:VGADevice|controladorVGA:controladorVGA" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 53
Info (12128): Elaborating entity "regionPantalla" for hierarchy "VGA:VGADevice|regionPantalla:colorPantalla" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/VGA/VGA.sv Line: 65
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:core" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/ASIP.sv Line: 114
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(87): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 87
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(88): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 88
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(92): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 92
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(93): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 93
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(95): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 95
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(99): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 99
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(101): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 101
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(103): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 103
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(105): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 105
Warning (10230): Verilog HDL assignment warning at CPU.sv(105): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 105
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(107): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 107
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(109): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 109
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(111): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 111
Warning (10230): Verilog HDL assignment warning at CPU.sv(111): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 111
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(113): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 113
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(114): variable "readValue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 114
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(116): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 116
Warning (10230): Verilog HDL assignment warning at CPU.sv(116): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 116
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(118): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 118
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(119): variable "readValue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 119
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(121): variable "Op1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 121
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(125): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 125
Warning (10230): Verilog HDL assignment warning at CPU.sv(125): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 125
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(127): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 127
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(128): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 128
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(129): variable "Result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 129
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(133): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 133
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(143): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 143
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(148): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 148
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(150): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 150
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(152): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 152
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(154): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 154
Warning (10230): Verilog HDL assignment warning at CPU.sv(154): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 154
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(156): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 156
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(158): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 158
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(160): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 160
Warning (10230): Verilog HDL assignment warning at CPU.sv(160): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 160
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(162): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 162
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(163): variable "readValue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 163
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(165): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 165
Warning (10230): Verilog HDL assignment warning at CPU.sv(165): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 165
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(167): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 167
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(168): variable "readValue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 168
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(170): variable "Op1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 170
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(174): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 174
Warning (10230): Verilog HDL assignment warning at CPU.sv(174): truncated value with size 32 to match size of target (3) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 174
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(176): variable "SUB_State" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 176
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(177): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 177
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(178): variable "Result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 178
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(182): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 182
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(192): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 192
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(196): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 196
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(197): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 197
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(198): variable "COLOR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 198
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(199): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 199
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(202): variable "Instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 202
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(203): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 203
Warning (10235): Verilog HDL Always Construct warning at CPU.sv(206): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 206
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "MOVRegisterOrigin", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "MOVRegisterDestiny", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "readRegister", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "SUB_State", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "Op1", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "Op2", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "A", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "B", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "Control", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "writeRegister", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "writeValue", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "XWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "YWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "writeValueMemory", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10240): Verilog HDL Always Construct warning at CPU.sv(85): inferring latch(es) for variable "COLOR", which holds its previous value in one or more paths through the always construct File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 85
Warning (10034): Output port "C" at CPU.sv(31) has no driver File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 31
Warning (10034): Output port "reset" at CPU.sv(35) has no driver File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 35
Info (10041): Inferred latch for "SUB_State[0]" at CPU.sv(210) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 210
Info (10041): Inferred latch for "SUB_State[1]" at CPU.sv(210) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 210
Info (10041): Inferred latch for "SUB_State[2]" at CPU.sv(210) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 210
Info (10041): Inferred latch for "COLOR[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "COLOR[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "COLOR[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValueMemory[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValueMemory[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValueMemory[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "YWrite[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "XWrite[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[9]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[10]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[11]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[12]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[13]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[14]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[15]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[16]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[17]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[18]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[19]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[20]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[21]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[22]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[23]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[24]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[25]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[26]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[27]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[28]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[29]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[30]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeValue[31]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeRegister[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeRegister[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeRegister[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "writeRegister[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Control[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Control[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Control[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Control[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[9]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[10]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[11]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[12]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[13]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[14]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[15]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[16]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[17]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[18]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[19]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[20]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[21]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[22]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[23]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[24]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[25]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[26]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[27]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[28]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[29]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[30]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "B[31]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[9]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[10]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[11]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[12]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[13]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[14]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[15]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[16]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[17]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[18]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[19]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[20]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[21]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[22]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[23]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[24]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[25]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[26]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[27]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[28]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[29]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[30]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "A[31]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[9]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[10]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[11]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[12]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[13]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[14]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[15]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[16]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[17]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[18]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[19]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[20]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[21]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[22]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[23]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[24]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[25]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[26]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[27]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[28]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[29]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[30]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "Op1[31]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "readRegister[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "readRegister[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "readRegister[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "readRegister[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[4]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[5]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[6]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[7]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[8]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[9]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[10]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[11]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[12]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[13]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[14]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[15]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[16]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[17]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[18]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[19]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[20]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[21]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[22]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[23]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[24]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[25]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[26]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[27]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[28]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[29]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[30]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "PC[31]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterDestiny[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterDestiny[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterDestiny[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterDestiny[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterOrigin[0]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterOrigin[1]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterOrigin[2]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (10041): Inferred latch for "MOVRegisterOrigin[3]" at CPU.sv(97) File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[2]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[3]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[4]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[5]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[6]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[7]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[8]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[9]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[10]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[11]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[12]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[13]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[14]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[15]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[16]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[17]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[18]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[19]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[20]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[21]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[22]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[23]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[24]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[25]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[26]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[27]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[28]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[29]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[30]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[31]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[3]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[4]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[5]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[6]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[7]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[8]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[9]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[10]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[11]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[12]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[13]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[14]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[15]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[16]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[17]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[18]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[19]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[20]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[21]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[22]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[23]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[24]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[25]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[26]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[27]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[28]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[29]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[30]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (14026): LATCH primitive "CPU:core|PC[31]" is permanently enabled File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:MemoryDevice|Image_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 76800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ASIP.ram0_Memory_f7a0538a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Memory:MemoryDevice|altsyncram:Image_rtl_0"
Info (12133): Instantiated megafunction "Memory:MemoryDevice|altsyncram:Image_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ASIP.ram0_Memory_f7a0538a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_khl1.tdf
    Info (12023): Found entity 1: altsyncram_khl1 File: C:/Users/andre/Documents/TEC/ASIP/ASIP/db/altsyncram_khl1.tdf Line: 31
Warning (113018): Width of data items in "ASIP.ram0_Memory_f7a0538a.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: C:/Users/andre/Documents/TEC/ASIP/ASIP/db/ASIP.ram0_Memory_f7a0538a.hdl.mif Line: 15
Critical Warning (127005): Memory depth (76800) in the design file differs from memory depth (320) in the Memory Initialization File "C:/Users/andre/Documents/TEC/ASIP/ASIP/db/ASIP.ram0_Memory_f7a0538a.hdl.mif" -- setting initial value for remaining addresses to 0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v1b.tdf
    Info (12023): Found entity 1: decode_v1b File: C:/Users/andre/Documents/TEC/ASIP/ASIP/db/decode_v1b.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_asb.tdf
    Info (12023): Found entity 1: mux_asb File: C:/Users/andre/Documents/TEC/ASIP/ASIP/db/mux_asb.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "CPU:core|XWrite[0]" merged with LATCH primitive "CPU:core|YWrite[0]" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Info (13026): Duplicate LATCH primitive "CPU:core|XWrite[1]" merged with LATCH primitive "CPU:core|YWrite[1]" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Info (13026): Duplicate LATCH primitive "CPU:core|XWrite[2]" merged with LATCH primitive "CPU:core|YWrite[2]" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Info (13026): Duplicate LATCH primitive "CPU:core|XWrite[3]" merged with LATCH primitive "CPU:core|YWrite[3]" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Info (13026): Duplicate LATCH primitive "CPU:core|XWrite[4]" merged with LATCH primitive "CPU:core|YWrite[4]" File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (13012): Latch CPU:core|YWrite[0] has unsafe behavior File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:core|PC[2] File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
Warning (13012): Latch CPU:core|YWrite[1] has unsafe behavior File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:core|Add1~5 File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 203
Warning (13012): Latch CPU:core|YWrite[2] has unsafe behavior File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:core|Add1~6 File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 203
Warning (13012): Latch CPU:core|YWrite[3] has unsafe behavior File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:core|Add1~7 File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 203
Warning (13012): Latch CPU:core|YWrite[4] has unsafe behavior File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 97
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:core|Add1~8 File: C:/Users/andre/Documents/TEC/ASIP/ASIP/CPU.sv Line: 203
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/andre/Documents/TEC/ASIP/ASIP/output_files/ASIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 175 logic cells
    Info (21064): Implemented 30 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Mon Apr 22 23:17:38 2019
    Info: Elapsed time: 00:27:15
    Info: Total CPU time (on all processors): 00:27:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/andre/Documents/TEC/ASIP/ASIP/output_files/ASIP.map.smsg.


