{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481071915862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481071915863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:51:55 2016 " "Processing started: Tue Dec 06 16:51:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481071915863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071915863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071915863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481071916350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481071916350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displaytohex_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displaytohex_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayToHex_testbench " "Found entity 1: displayToHex_testbench" {  } { { "verilog/displayToHex_testbench.v" "" { Text "C:/lab5/verilog/displayToHex_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displaytohex.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displaytohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayToHex " "Found entity 1: displayToHex" {  } { { "verilog/displayToHex.v" "" { Text "C:/lab5/verilog/displayToHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "C:/lab5/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_mm_interconnect_0_rsp_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926380 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_mm_interconnect_0_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_demux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_003_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926392 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_003 " "Found entity 2: nios2_mm_interconnect_0_router_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926394 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_002 " "Found entity 2: nios2_mm_interconnect_0_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_001_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926395 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_001 " "Found entity 2: nios2_mm_interconnect_0_router_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926397 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_readytotransfer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_readytotransfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_readyToTransfer " "Found entity 1: nios2_readyToTransfer" {  } { { "nios2/synthesis/submodules/nios2_readyToTransfer.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_readyToTransfer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_out_sps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_out_sps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_out_SPS " "Found entity 1: nios2_out_SPS" {  } { { "nios2/synthesis/submodules/nios2_out_SPS.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_out_SPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_memory2_0 " "Found entity 1: nios2_onchip_memory2_0" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios2_nios2_qsys_0_register_bank_a_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios2_nios2_qsys_0_register_bank_b_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios2_nios2_qsys_0_nios2_oci_debug" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios2_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios2_nios2_qsys_0_nios2_ocimem" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios2_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios2_nios2_qsys_0_nios2_oci_break" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios2_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios2_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios2_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios2_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios2_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios2_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios2_nios2_qsys_0_nios2_oci_pib" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios2_nios2_qsys_0_nios2_oci_im" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios2_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_nios2_qsys_0_nios2_oci " "Found entity 20: nios2_nios2_qsys_0_nios2_oci" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_nios2_qsys_0 " "Found entity 21: nios2_nios2_qsys_0" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios2_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_oci_test_bench " "Found entity 1: nios2_nios2_qsys_0_oci_test_bench" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_nios2_qsys_0_test_bench " "Found entity 1: nios2_nios2_qsys_0_test_bench" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_jtag_uart_0_sim_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926441 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_jtag_uart_0_scfifo_w " "Found entity 2: nios2_jtag_uart_0_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926441 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_jtag_uart_0_sim_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926441 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_jtag_uart_0_scfifo_r " "Found entity 4: nios2_jtag_uart_0_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926441 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_jtag_uart_0 " "Found entity 5: nios2_jtag_uart_0" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_in_sps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_in_sps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_in_SPS " "Found entity 1: nios2_in_SPS" {  } { { "nios2/synthesis/submodules/nios2_in_SPS.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_in_SPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_framing_sps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_framing_sps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_framing_SPS " "Found entity 1: nios2_framing_SPS" {  } { { "nios2/synthesis/submodules/nios2_framing_SPS.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_framing_SPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_ctrl_sps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_ctrl_sps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ctrl_SPS " "Found entity 1: nios2_ctrl_SPS" {  } { { "nios2/synthesis/submodules/nios2_ctrl_SPS.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_ctrl_SPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/spshiftreg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/spshiftreg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 spShiftReg_testbench " "Found entity 1: spShiftReg_testbench" {  } { { "verilog/SPS_interface/spShiftReg_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/spShiftReg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/spshiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/spshiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 spShiftReg " "Found entity 1: spShiftReg" {  } { { "verilog/SPS_interface/spShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/spShiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/sps_interface_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/sps_interface_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPS_interface_testbench " "Found entity 1: SPS_interface_testbench" {  } { { "verilog/SPS_interface/SPS_interface_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/SPS_interface_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/sps_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/sps_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPS_interface " "Found entity 1: SPS_interface" {  } { { "verilog/SPS_interface/SPS_interface.v" "" { Text "C:/lab5/verilog/SPS_interface/SPS_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/sipo_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/sipo_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO_testbench " "Found entity 1: SIPO_testbench" {  } { { "verilog/SPS_interface/SIPO_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/SIPO_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "verilog/SPS_interface/SIPO.v" "" { Text "C:/lab5/verilog/SPS_interface/SIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/psshiftreg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/psshiftreg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 psShiftReg_testbench " "Found entity 1: psShiftReg_testbench" {  } { { "verilog/SPS_interface/psShiftReg_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926457 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "psShiftReg.v(12) " "Verilog HDL information at psShiftReg.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481071926458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/psshiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/psshiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 psShiftReg " "Found entity 1: psShiftReg" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/piso_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/piso_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO_testbench " "Found entity 1: PISO_testbench" {  } { { "verilog/SPS_interface/PISO_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/PISO_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/piso.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/piso.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "verilog/SPS_interface/PISO.v" "" { Text "C:/lab5/verilog/SPS_interface/PISO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bsc_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bsc_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bsc_testbench " "Found entity 1: bsc_testbench" {  } { { "verilog/SPS_interface/bsc_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bsc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bsc " "Found entity 1: bsc" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bitcounter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bitcounter_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounter_testbench " "Found entity 1: bitCounter_testbench" {  } { { "verilog/SPS_interface/bitCounter_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/bitCounter_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounter " "Found entity 1: bitCounter" {  } { { "verilog/SPS_interface/bitCounter.v" "" { Text "C:/lab5/verilog/SPS_interface/bitCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bic_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bic_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bic_testbench " "Found entity 1: bic_testbench" {  } { { "verilog/SPS_interface/bic_testbench.v" "" { Text "C:/lab5/verilog/SPS_interface/bic_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/sps_interface/bic.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/sps_interface/bic.v" { { "Info" "ISGN_ENTITY_NAME" "1 bic " "Found entity 1: bic" {  } { { "verilog/SPS_interface/bic.v" "" { Text "C:/lab5/verilog/SPS_interface/bic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scannerstate_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scannerstate_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerState_testbench " "Found entity 1: scannerState_testbench" {  } { { "verilog/scanner/scannerState_testbench.v" "" { Text "C:/lab5/verilog/scanner/scannerState_testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scannerstate.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scannerstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerState " "Found entity 1: scannerState" {  } { { "verilog/scanner/scannerState.v" "" { Text "C:/lab5/verilog/scanner/scannerState.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scannerio_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scannerio_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerIO_testbench " "Found entity 1: scannerIO_testbench" {  } { { "verilog/scanner/scannerIO_testbench.v" "" { Text "C:/lab5/verilog/scanner/scannerIO_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "transfer TRANSFER scannerIO.v(4) " "Verilog HDL Declaration information at scannerIO.v(4): object \"transfer\" differs only in case from object \"TRANSFER\" in the same scope" {  } { { "verilog/scanner/scannerIO.v" "" { Text "C:/lab5/verilog/scanner/scannerIO.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481071926478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scannerio.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scannerio.v" { { "Info" "ISGN_ENTITY_NAME" "1 scannerIO " "Found entity 1: scannerIO" {  } { { "verilog/scanner/scannerIO.v" "" { Text "C:/lab5/verilog/scanner/scannerIO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scanner_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scanner_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner_testbench " "Found entity 1: scanner_testbench" {  } { { "verilog/scanner/scanner_testbench.v" "" { Text "C:/lab5/verilog/scanner/scanner_testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "verilog/scanner/scanner.v" "" { Text "C:/lab5/verilog/scanner/scanner.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/databuffer_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/databuffer_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataBuffer_testbench " "Found entity 1: dataBuffer_testbench" {  } { { "verilog/scanner/dataBuffer_testbench.v" "" { Text "C:/lab5/verilog/scanner/dataBuffer_testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataBuffer " "Found entity 1: dataBuffer" {  } { { "verilog/scanner/dataBuffer.v" "" { Text "C:/lab5/verilog/scanner/dataBuffer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/counter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/counter_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_testbench " "Found entity 1: counter_testbench" {  } { { "verilog/scanner/counter_testbench.v" "" { Text "C:/lab5/verilog/scanner/counter_testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "verilog/scanner/counter.v" "" { Text "C:/lab5/verilog/scanner/counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/scanner/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/scanner/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "verilog/scanner/clock_divider.v" "" { Text "C:/lab5/verilog/scanner/clock_divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/overall.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/overall.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall " "Found entity 1: overall" {  } { { "verilog/overall.v" "" { Text "C:/lab5/verilog/overall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071926492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926492 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1481071926502 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1609) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1609): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1609 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1481071926503 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(1765) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(1765): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1765 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1481071926503 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_nios2_qsys_0.v(2589) " "Verilog HDL or VHDL warning at nios2_nios2_qsys_0.v(2589): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2589 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1481071926506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "overall " "Elaborating entity \"overall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481071926559 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[4..3\] overall.v(5) " "Output port \"LED\[4..3\]\" at overall.v(5) has no driver" {  } { { "verilog/overall.v" "" { Text "C:/lab5/verilog/overall.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481071926559 "|overall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPS_interface SPS_interface:sps " "Elaborating entity \"SPS_interface\" for hierarchy \"SPS_interface:sps\"" {  } { { "verilog/overall.v" "sps" { Text "C:/lab5/verilog/overall.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider SPS_interface:sps\|clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"SPS_interface:sps\|clock_divider:cdiv\"" {  } { { "verilog/SPS_interface/SPS_interface.v" "cdiv" { Text "C:/lab5/verilog/SPS_interface/SPS_interface.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO SPS_interface:sps\|SIPO:sipo " "Elaborating entity \"SIPO\" for hierarchy \"SPS_interface:sps\|SIPO:sipo\"" {  } { { "verilog/SPS_interface/SPS_interface.v" "sipo" { Text "C:/lab5/verilog/SPS_interface/SPS_interface.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitCounter SPS_interface:sps\|SIPO:sipo\|bitCounter:counter " "Elaborating entity \"bitCounter\" for hierarchy \"SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\"" {  } { { "verilog/SPS_interface/SIPO.v" "counter" { Text "C:/lab5/verilog/SPS_interface/SIPO.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsc SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample " "Elaborating entity \"bsc\" for hierarchy \"SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\"" {  } { { "verilog/SPS_interface/bitCounter.v" "bitSample" { Text "C:/lab5/verilog/SPS_interface/bitCounter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bic SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bic:bitIdent " "Elaborating entity \"bic\" for hierarchy \"SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bic:bitIdent\"" {  } { { "verilog/SPS_interface/bitCounter.v" "bitIdent" { Text "C:/lab5/verilog/SPS_interface/bitCounter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spShiftReg SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO " "Elaborating entity \"spShiftReg\" for hierarchy \"SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\"" {  } { { "verilog/SPS_interface/SIPO.v" "SIPO" { Text "C:/lab5/verilog/SPS_interface/SIPO.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO SPS_interface:sps\|PISO:piso " "Elaborating entity \"PISO\" for hierarchy \"SPS_interface:sps\|PISO:piso\"" {  } { { "verilog/SPS_interface/SPS_interface.v" "piso" { Text "C:/lab5/verilog/SPS_interface/SPS_interface.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitCounter SPS_interface:sps\|PISO:piso\|bitCounter:counter " "Elaborating entity \"bitCounter\" for hierarchy \"SPS_interface:sps\|PISO:piso\|bitCounter:counter\"" {  } { { "verilog/SPS_interface/PISO.v" "counter" { Text "C:/lab5/verilog/SPS_interface/PISO.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bic SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent " "Elaborating entity \"bic\" for hierarchy \"SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\"" {  } { { "verilog/SPS_interface/bitCounter.v" "bitIdent" { Text "C:/lab5/verilog/SPS_interface/bitCounter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psShiftReg SPS_interface:sps\|PISO:piso\|psShiftReg:piso " "Elaborating entity \"psShiftReg\" for hierarchy \"SPS_interface:sps\|PISO:piso\|psShiftReg:piso\"" {  } { { "verilog/SPS_interface/PISO.v" "piso" { Text "C:/lab5/verilog/SPS_interface/PISO.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926571 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp psShiftReg.v(12) " "Verilog HDL Always Construct warning at psShiftReg.v(12): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481071926572 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] psShiftReg.v(20) " "Inferred latch for \"temp\[0\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] psShiftReg.v(20) " "Inferred latch for \"temp\[1\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] psShiftReg.v(20) " "Inferred latch for \"temp\[2\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] psShiftReg.v(20) " "Inferred latch for \"temp\[3\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] psShiftReg.v(20) " "Inferred latch for \"temp\[4\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] psShiftReg.v(20) " "Inferred latch for \"temp\[5\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] psShiftReg.v(20) " "Inferred latch for \"temp\[6\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] psShiftReg.v(20) " "Inferred latch for \"temp\[7\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] psShiftReg.v(20) " "Inferred latch for \"temp\[8\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] psShiftReg.v(20) " "Inferred latch for \"temp\[9\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] psShiftReg.v(20) " "Inferred latch for \"temp\[10\]\" at psShiftReg.v(20)" {  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071926573 "|overall|SPS_interface:sps|PISO:piso|psShiftReg:piso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scannerIO scannerIO:scanners " "Elaborating entity \"scannerIO\" for hierarchy \"scannerIO:scanners\"" {  } { { "verilog/overall.v" "scanners" { Text "C:/lab5/verilog/overall.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanner scannerIO:scanners\|scanner:s1 " "Elaborating entity \"scanner\" for hierarchy \"scannerIO:scanners\|scanner:s1\"" {  } { { "verilog/scanner/scannerIO.v" "s1" { Text "C:/lab5/verilog/scanner/scannerIO.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scannerState scannerIO:scanners\|scanner:s1\|scannerState:ctrl " "Elaborating entity \"scannerState\" for hierarchy \"scannerIO:scanners\|scanner:s1\|scannerState:ctrl\"" {  } { { "verilog/scanner/scanner.v" "ctrl" { Text "C:/lab5/verilog/scanner/scanner.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataBuffer scannerIO:scanners\|scanner:s1\|dataBuffer:mem " "Elaborating entity \"dataBuffer\" for hierarchy \"scannerIO:scanners\|scanner:s1\|dataBuffer:mem\"" {  } { { "verilog/scanner/scanner.v" "mem" { Text "C:/lab5/verilog/scanner/scanner.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog " "Elaborating entity \"counter\" for hierarchy \"scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\"" {  } { { "verilog/scanner/dataBuffer.v" "prog" { Text "C:/lab5/verilog/scanner/dataBuffer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (4)" {  } { { "verilog/scanner/counter.v" "" { Text "C:/lab5/verilog/scanner/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481071926642 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|counter:prog"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "verilog/scanner/counter.v" "" { Text "C:/lab5/verilog/scanner/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481071926642 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|counter:prog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 nios2:nios " "Elaborating entity \"nios2\" for hierarchy \"nios2:nios\"" {  } { { "verilog/overall.v" "nios" { Text "C:/lab5/verilog/overall.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ctrl_SPS nios2:nios\|nios2_ctrl_SPS:ctrl_sps " "Elaborating entity \"nios2_ctrl_SPS\" for hierarchy \"nios2:nios\|nios2_ctrl_SPS:ctrl_sps\"" {  } { { "nios2/synthesis/nios2.v" "ctrl_sps" { Text "C:/lab5/nios2/synthesis/nios2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_framing_SPS nios2:nios\|nios2_framing_SPS:framing_sps " "Elaborating entity \"nios2_framing_SPS\" for hierarchy \"nios2:nios\|nios2_framing_SPS:framing_sps\"" {  } { { "nios2/synthesis/nios2.v" "framing_sps" { Text "C:/lab5/nios2/synthesis/nios2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_in_SPS nios2:nios\|nios2_in_SPS:in_sps " "Elaborating entity \"nios2_in_SPS\" for hierarchy \"nios2:nios\|nios2_in_SPS:in_sps\"" {  } { { "nios2/synthesis/nios2.v" "in_sps" { Text "C:/lab5/nios2/synthesis/nios2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0 nios2:nios\|nios2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_jtag_uart_0\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2/synthesis/nios2.v" "jtag_uart_0" { Text "C:/lab5/nios2/synthesis/nios2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0_scfifo_w nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_jtag_uart_0_scfifo_w\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "the_nios2_jtag_uart_0_scfifo_w" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071926768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "wfifo" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927199 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071927199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/lab5/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/lab5/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/lab5/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/lab5/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/lab5/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/lab5/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/lab5/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/lab5/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/lab5/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/lab5/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071927470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071927470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_w:the_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/lab5/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_0_scfifo_r nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_r:the_nios2_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_jtag_uart_0_scfifo_r\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|nios2_jtag_uart_0_scfifo_r:the_nios2_jtag_uart_0_scfifo_r\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "the_nios2_jtag_uart_0_scfifo_r" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "nios2_jtag_uart_0_alt_jtag_atlantic" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071927830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071927830 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071927830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2:nios\|nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0 nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios2_nios2_qsys_0\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios2/synthesis/nios2.v" "nios2_qsys_0" { Text "C:/lab5/nios2/synthesis/nios2.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_test_bench nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_test_bench:the_nios2_nios2_qsys_0_test_bench " "Elaborating entity \"nios2_nios2_qsys_0_test_bench\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_test_bench:the_nios2_nios2_qsys_0_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_test_bench" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_register_bank_a_module nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios2_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_register_bank_a" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071928935 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071928935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tum1 " "Found entity 1: altsyncram_tum1" {  } { { "db/altsyncram_tum1.tdf" "" { Text "C:/lab5/db/altsyncram_tum1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071928983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071928983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tum1 nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tum1:auto_generated " "Elaborating entity \"altsyncram_tum1\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_a_module:nios2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_tum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071928983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_register_bank_b_module nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios2_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_register_bank_b" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929147 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071929147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uum1 " "Found entity 1: altsyncram_uum1" {  } { { "db/altsyncram_uum1.tdf" "" { Text "C:/lab5/db/altsyncram_uum1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071929194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071929194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uum1 nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_uum1:auto_generated " "Elaborating entity \"altsyncram_uum1\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_register_bank_b_module:nios2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_uum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_debug nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_debug" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_debug:the_nios2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929382 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071929382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_ocimem nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios2_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_ocimem" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_ociram_sp_ram_module nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios2_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_ociram_sp_ram" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_altsyncram" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071929496 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071929496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5f1 " "Found entity 1: altsyncram_g5f1" {  } { { "db/altsyncram_g5f1.tdf" "" { Text "C:/lab5/db/altsyncram_g5f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071929542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071929542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5f1 nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g5f1:auto_generated " "Elaborating entity \"altsyncram_g5f1\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_ocimem:the_nios2_nios2_qsys_0_nios2_ocimem\|nios2_nios2_qsys_0_ociram_sp_ram_module:nios2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g5f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_avalon_reg nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_avalon_reg:the_nios2_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios2_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_avalon_reg:the_nios2_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_avalon_reg" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_break nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_break:the_nios2_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_break:the_nios2_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_break" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_xbrk nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_xbrk:the_nios2_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_xbrk:the_nios2_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_dbrk nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dbrk:the_nios2_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dbrk:the_nios2_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_itrace nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_itrace:the_nios2_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_itrace:the_nios2_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_itrace" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_dtrace nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_td_mode nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\|nios2_nios2_qsys_0_nios2_oci_td_mode:nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_dtrace:the_nios2_nios2_qsys_0_nios2_oci_dtrace\|nios2_nios2_qsys_0_nios2_oci_td_mode:nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "nios2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifo nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_fifo" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_oci_test_bench nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_oci_test_bench:the_nios2_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios2_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_fifo:the_nios2_nios2_qsys_0_nios2_oci_fifo\|nios2_nios2_qsys_0_oci_test_bench:the_nios2_nios2_qsys_0_oci_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_oci_test_bench" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071929993 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2_nios2_qsys_0_oci_test_bench " "Entity \"nios2_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_oci_test_bench" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 2111 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1481071929994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_pib nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_pib:the_nios2_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_pib:the_nios2_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_pib" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_nios2_oci_im nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_im:the_nios2_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios2_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_nios2_oci_im:the_nios2_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_nios2_oci_im" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_wrapper nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0.v" "the_nios2_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_tck nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_tck:the_nios2_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_tck:the_nios2_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_nios2_qsys_0_jtag_debug_module_sysclk nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios2_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|nios2_nios2_qsys_0_jtag_debug_module_sysclk:the_nios2_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios2_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios2_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930188 ""}  } { { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071930188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2:nios\|nios2_nios2_qsys_0:nios2_qsys_0\|nios2_nios2_qsys_0_nios2_oci:the_nios2_nios2_qsys_0_nios2_oci\|nios2_nios2_qsys_0_jtag_debug_module_wrapper:the_nios2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_memory2_0 nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2_onchip_memory2_0\" for hierarchy \"nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2/synthesis/nios2.v" "onchip_memory2_0" { Text "C:/lab5/nios2/synthesis/nios2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/lab5/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481071930604 ""}  } { { "nios2/synthesis/submodules/nios2_onchip_memory2_0.v" "" { Text "C:/lab5/nios2/synthesis/submodules/nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481071930604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1j1 " "Found entity 1: altsyncram_a1j1" {  } { { "db/altsyncram_a1j1.tdf" "" { Text "C:/lab5/db/altsyncram_a1j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071930651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071930651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1j1 nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a1j1:auto_generated " "Elaborating entity \"altsyncram_a1j1\" for hierarchy \"nios2:nios\|nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a1j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_out_SPS nios2:nios\|nios2_out_SPS:out_sps " "Elaborating entity \"nios2_out_SPS\" for hierarchy \"nios2:nios\|nios2_out_SPS:out_sps\"" {  } { { "nios2/synthesis/nios2.v" "out_sps" { Text "C:/lab5/nios2/synthesis/nios2.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_readyToTransfer nios2:nios\|nios2_readyToTransfer:readytotransfer " "Elaborating entity \"nios2_readyToTransfer\" for hierarchy \"nios2:nios\|nios2_readyToTransfer:readytotransfer\"" {  } { { "nios2/synthesis/nios2.v" "readytotransfer" { Text "C:/lab5/nios2/synthesis/nios2.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_0" { Text "C:/lab5/nios2/synthesis/nios2.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071930802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_sps_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_sps_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "in_sps_s1_translator" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_mm_interconnect_0_router_001\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_001" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001_default_decode nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_0_router_002\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_002" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002_default_decode nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_003 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_mm_interconnect_0_router_003\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_003" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_003_default_decode nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\|nios2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_003:router_003\|nios2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux_001 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux_001 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_demux" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/lab5/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux_001 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:nios\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/lab5/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2:nios\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2:nios\|nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "C:/lab5/nios2/synthesis/nios2.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "C:/lab5/nios2/synthesis/nios2.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/lab5/nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/lab5/nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071931990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayToHex displayToHex:hex01 " "Elaborating entity \"displayToHex\" for hierarchy \"displayToHex:hex01\"" {  } { { "verilog/overall.v" "hex01" { Text "C:/lab5/verilog/overall.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071932000 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481071933600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.12.06.16:52:17 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2016.12.06.16:52:17 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071937981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071940507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071940680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071941979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071942117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071942256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071942418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071942432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071942440 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481071943124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/lab5/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943718 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/lab5/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481071943809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071943809 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|Mux0 " "Found clock multiplexer scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|Mux0" {  } { { "verilog/scanner/dataBuffer.v" "" { Text "C:/lab5/verilog/scanner/dataBuffer.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1481071945901 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|Mux0 " "Found clock multiplexer scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|Mux0" {  } { { "verilog/scanner/dataBuffer.v" "" { Text "C:/lab5/verilog/scanner/dataBuffer.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1481071945901 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1481071945901 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1481071945914 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1481071945914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481071947729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[0\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947849 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[1\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[2\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[3\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[4\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[5\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[6\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[7\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[8\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[9\] " "Latch SPS_interface:sps\|PISO:piso\|psShiftReg:piso\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0 " "Ports D and ENA on the latch are fed by the same signal SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|Equal0" {  } { { "verilog/SPS_interface/bsc.v" "" { Text "C:/lab5/verilog/SPS_interface/bsc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1481071947850 ""}  } { { "verilog/SPS_interface/psShiftReg.v" "" { Text "C:/lab5/verilog/SPS_interface/psShiftReg.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1481071947850 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "verilog/overall.v" "" { Text "C:/lab5/verilog/overall.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481071948705 "|overall|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "verilog/overall.v" "" { Text "C:/lab5/verilog/overall.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481071948705 "|overall|LED[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481071948705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071948917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "227 " "227 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481071950714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071951003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file C:/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071951751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481071953929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481071953929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW " "No output dependent on input pin \"SW\"" {  } { { "verilog/overall.v" "" { Text "C:/lab5/verilog/overall.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481071954350 "|overall|SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481071954350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2223 " "Implemented 2223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481071954358 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481071954358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2033 " "Implemented 2033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481071954358 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481071954358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481071954358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1091 " "Peak virtual memory: 1091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481071954433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:52:34 2016 " "Processing ended: Tue Dec 06 16:52:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481071954433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481071954433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481071954433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481071954433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1481071956265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481071956266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:52:35 2016 " "Processing started: Tue Dec 06 16:52:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481071956266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481071956266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481071956266 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481071956979 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1481071956981 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1481071956982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1481071957189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1481071957190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481071957345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481071957401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481071957401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481071957916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481071958259 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481071958319 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1481071958619 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1481071970786 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1071 global CLKCTRL_G11 " "clk~inputCLKENA0 with 1071 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1481071971007 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1481071971007 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481071971009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481071971068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481071971073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481071971082 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481071971090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481071971091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481071971095 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1481071972480 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481071972484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1481071972484 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481071972505 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_nios2_qsys_0.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481071972510 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sps\|sipo\|enable~1\|combout " "Node \"sps\|sipo\|enable~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481071972520 ""} { "Warning" "WSTA_SCC_NODE" "sps\|sipo\|enable~1\|datae " "Node \"sps\|sipo\|enable~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481071972520 ""}  } { { "verilog/SPS_interface/SIPO.v" "" { Text "C:/lab5/verilog/SPS_interface/SIPO.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1481071972520 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning clk " "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972525 "|overall|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|ps\[3\] scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|ps\[3\] is being clocked by scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972525 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[3\] SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[3\] is being clocked by SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972525 "|overall|SPS_interface:sps|SIPO:sipo|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Node: SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] is being clocked by SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972526 "|overall|SPS_interface:sps|clock_divider:cdiv|clocks[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[3\] scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[3\] is being clocked by scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972526 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] is being clocked by SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481071972526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481071972526 "|overall|SPS_interface:sps|PISO:piso|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1481071972555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1481071972555 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1481071972563 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481071972564 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481071972564 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481071972564 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481071972564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481071972682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1481071972688 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481071972688 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481071972863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481071978473 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1481071979034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481071985095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481071989117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481071992263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481071992264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481071997811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1481072003817 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481072003817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1481072008879 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481072008879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481072008884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.79 " "Total time spent on timing analysis during the Fitter is 1.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481072013872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481072013939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481072015049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481072015051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481072016089 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481072022393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lab5/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/lab5/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481072023025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2838 " "Peak virtual memory: 2838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481072024261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:53:44 2016 " "Processing ended: Tue Dec 06 16:53:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481072024261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481072024261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481072024261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481072024261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481072025802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481072025803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:53:45 2016 " "Processing started: Tue Dec 06 16:53:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481072025803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481072025803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481072025803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1481072026804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481072034738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481072035272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:53:55 2016 " "Processing ended: Tue Dec 06 16:53:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481072035272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481072035272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481072035272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481072035272 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481072035956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481072036830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481072036831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:53:56 2016 " "Processing started: Tue Dec 06 16:53:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481072036831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072036831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072036831 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072037005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072037847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072037847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072037902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072037902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038540 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1481072038636 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038636 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038654 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_nios2_qsys_0.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038664 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sps\|sipo\|enable~1\|combout " "Node \"sps\|sipo\|enable~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481072038675 ""} { "Warning" "WSTA_SCC_NODE" "sps\|sipo\|enable~1\|dataa " "Node \"sps\|sipo\|enable~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481072038675 ""}  } { { "verilog/SPS_interface/SIPO.v" "" { Text "C:/lab5/verilog/SPS_interface/SIPO.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning clk " "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038679 "|overall|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] is being clocked by scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038679 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] is being clocked by scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038680 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] is being clocked by SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038680 "|overall|SPS_interface:sps|SIPO:sipo|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Node: SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] is being clocked by SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038680 "|overall|SPS_interface:sps|clock_divider:cdiv|clocks[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] is being clocked by SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072038680 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038680 "|overall|SPS_interface:sps|PISO:piso|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072038810 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072038828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.676 " "Worst-case setup slack is 11.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.676               0.000 altera_reserved_tck  " "   11.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.316 " "Worst-case recovery slack is 14.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.316               0.000 altera_reserved_tck  " "   14.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.013 " "Worst-case removal slack is 1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 altera_reserved_tck  " "    1.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.796 " "Worst-case minimum pulse width slack is 15.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.796               0.000 altera_reserved_tck  " "   15.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072038887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038887 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.042 ns " "Worst Case Available Settling Time: 62.042 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072038913 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038913 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072038921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072038971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042796 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning clk " "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042957 "|overall|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] is being clocked by scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042957 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] is being clocked by scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042957 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] is being clocked by SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042958 "|overall|SPS_interface:sps|SIPO:sipo|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Node: SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] is being clocked by SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042958 "|overall|SPS_interface:sps|clock_divider:cdiv|clocks[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] is being clocked by SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072042958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072042958 "|overall|SPS_interface:sps|PISO:piso|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.734 " "Worst-case setup slack is 11.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.734               0.000 altera_reserved_tck  " "   11.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 altera_reserved_tck  " "    0.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.426 " "Worst-case recovery slack is 14.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.426               0.000 altera_reserved_tck  " "   14.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.949 " "Worst-case removal slack is 0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 altera_reserved_tck  " "    0.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.777 " "Worst-case minimum pulse width slack is 15.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.777               0.000 altera_reserved_tck  " "   15.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072043119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043119 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.140 ns " "Worst Case Available Settling Time: 62.140 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072043140 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043140 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072043148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072043329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047014 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning clk " "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047175 "|overall|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] is being clocked by scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047175 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] is being clocked by scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047175 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] is being clocked by SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047175 "|overall|SPS_interface:sps|SIPO:sipo|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Node: SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] is being clocked by SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047175 "|overall|SPS_interface:sps|clock_divider:cdiv|clocks[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] is being clocked by SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047176 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047176 "|overall|SPS_interface:sps|PISO:piso|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.924 " "Worst-case setup slack is 13.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.924               0.000 altera_reserved_tck  " "   13.924               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.439 " "Worst-case recovery slack is 15.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.439               0.000 altera_reserved_tck  " "   15.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.516 " "Worst-case removal slack is 0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 altera_reserved_tck  " "    0.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.771 " "Worst-case minimum pulse width slack is 15.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 altera_reserved_tck  " "   15.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.434 ns " "Worst Case Available Settling Time: 63.434 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047347 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047347 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1481072047355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning clk " "Register scannerIO:scanners\|scanner:s1\|scannerState:ctrl\|ps.scanning is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|counter:prog\|mem\[8\]\[7\] is being clocked by scannerIO:scanners\|scanner:s2\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|scannerIO:scanners|scanner:s2|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Node: scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\] " "Register scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|counter:prog\|ps\[0\] is being clocked by scannerIO:scanners\|scanner:s1\|dataBuffer:mem\|clock_divider:div\|clocks\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|scannerIO:scanners|scanner:s1|dataBuffer:mem|clock_divider:div|clocks[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|SIPO:sipo\|spShiftReg:SIPO\|data\[8\] is being clocked by SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|SPS_interface:sps|SIPO:sipo|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Node: SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\] " "Register SPS_interface:sps\|SIPO:sipo\|bitCounter:counter\|bsc:bitSample\|bitProgress\[1\] is being clocked by SPS_interface:sps\|clock_divider:cdiv\|clocks\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|SPS_interface:sps|clock_divider:cdiv|clocks[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Node: SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\] " "Register SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bic:bitIdent\|frameProgress\[1\] is being clocked by SPS_interface:sps\|PISO:piso\|bitCounter:counter\|bsc:bitSample\|bitProgress\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1481072047581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047581 "|overall|SPS_interface:sps|PISO:piso|bitCounter:counter|bsc:bitSample|bitProgress[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.221 " "Worst-case setup slack is 14.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.221               0.000 altera_reserved_tck  " "   14.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 altera_reserved_tck  " "    0.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.605 " "Worst-case recovery slack is 15.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.605               0.000 altera_reserved_tck  " "   15.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.774 " "Worst-case minimum pulse width slack is 15.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.774               0.000 altera_reserved_tck  " "   15.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481072047732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047732 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.683 ns " "Worst Case Available Settling Time: 63.683 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1481072047753 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072047753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072049380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072049382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481072049517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:54:09 2016 " "Processing ended: Tue Dec 06 16:54:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481072049517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481072049517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481072049517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072049517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481072050896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481072050897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 16:54:10 2016 " "Processing started: Tue Dec 06 16:54:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481072050897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1481072050897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1481072050898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1481072052073 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1481072052629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5.vo C:/lab5/simulation/modelsim/ simulation " "Generated file lab5.vo in folder \"C:/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1481072053269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481072054352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 16:54:14 2016 " "Processing ended: Tue Dec 06 16:54:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481072054352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481072054352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481072054352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1481072054352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1481072055049 ""}
