Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 25 16:59:18 2025
| Host         : DESKTOP-G2JF73K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            3 |
|      9 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              58 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              91 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | iic_drive_inst/iic_scl_i_1_n_0           | sys_rst_IBUF     |                1 |              1 |
|  sys_clk_IBUF_BUFG | iic_drive_inst/bit_cnt                   | sys_rst_IBUF     |                1 |              4 |
|  sys_clk_IBUF_BUFG | seg_inst/bcd[3]_i_1_n_0                  |                  |                1 |              4 |
|  sys_clk_IBUF_BUFG | key_inst/FSM_onehot_key_value[4]_i_1_n_0 | sys_rst_IBUF     |                1 |              5 |
|  sys_clk_IBUF_BUFG | iic_drive_inst/byte_cnt_0                | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | iic_drive_inst/E[0]                      | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | key_inst/E[0]                            | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | iic_drive_inst/active                    | sys_rst_IBUF     |                3 |              9 |
|  sys_clk_IBUF_BUFG | seg_inst/bits                            | sys_rst_IBUF     |                3 |             12 |
|  sys_clk_IBUF_BUFG | seg_inst/counter[15]_i_1_n_0             | sys_rst_IBUF     |                5 |             16 |
|  sys_clk_IBUF_BUFG | key_inst/key_count[19]_i_1_n_0           | sys_rst_IBUF     |                8 |             20 |
|  sys_clk_IBUF_BUFG |                                          | sys_rst_IBUF     |               20 |             58 |
+--------------------+------------------------------------------+------------------+------------------+----------------+


