
MPU6050_Lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080069b8  080069b8  000169b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006db4  08006db4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006db4  08006db4  00016db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dbc  08006dbc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dbc  08006dbc  00016dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dc0  08006dc0  00016dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  200001dc  08006fa0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08006fa0  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eab7  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f6e  00000000  00000000  0002ecc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  00030c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000aa0  00000000  00000000  000317c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a1c9  00000000  00000000  00032268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d04c  00000000  00000000  0005c431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4374  00000000  00000000  0006947d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015d7f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ef8  00000000  00000000  0015d844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	080069a0 	.word	0x080069a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	080069a0 	.word	0x080069a0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <_ZN7MPU6050C1EP19__I2C_HandleTypeDef>:

MPU6050::MPU6050 () {
	// TODO Auto-generated constructor stub

}
MPU6050::MPU6050 (I2C_HandleTypeDef *dev)
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	6039      	str	r1, [r7, #0]
{
	_dev=dev;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	683a      	ldr	r2, [r7, #0]
 80005f6:	601a      	str	r2, [r3, #0]


}
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4618      	mov	r0, r3
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr

08000606 <_ZN7MPU605010isDetectedEv>:

int MPU6050:: isDetected()
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b084      	sub	sp, #16
 800060a:	af00      	add	r7, sp, #0
 800060c:	6078      	str	r0, [r7, #4]
	uint8_t tmp=0;
 800060e:	2300      	movs	r3, #0
 8000610:	73bb      	strb	r3, [r7, #14]

	if(_dev==NULL)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d101      	bne.n	800061e <_ZN7MPU605010isDetectedEv+0x18>
		return 0;
 800061a:	2300      	movs	r3, #0
 800061c:	e013      	b.n	8000646 <_ZN7MPU605010isDetectedEv+0x40>
	else
	{
		HAL_StatusTypeDef result = readSingleByte(&tmp, MPU6050_WHO_AM_I);
 800061e:	f107 030e 	add.w	r3, r7, #14
 8000622:	2275      	movs	r2, #117	; 0x75
 8000624:	4619      	mov	r1, r3
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f000 f993 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 800062c:	4603      	mov	r3, r0
 800062e:	73fb      	strb	r3, [r7, #15]

		if(result!=HAL_OK)
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <_ZN7MPU605010isDetectedEv+0x34>
			return 0;
 8000636:	2300      	movs	r3, #0
 8000638:	e005      	b.n	8000646 <_ZN7MPU605010isDetectedEv+0x40>
		else
		{
			if(tmp==0x68)
 800063a:	7bbb      	ldrb	r3, [r7, #14]
 800063c:	2b68      	cmp	r3, #104	; 0x68
 800063e:	d101      	bne.n	8000644 <_ZN7MPU605010isDetectedEv+0x3e>
				return 1;
 8000640:	2301      	movs	r3, #1
 8000642:	e000      	b.n	8000646 <_ZN7MPU605010isDetectedEv+0x40>
			else
				return 0;
 8000644:	2300      	movs	r3, #0
		}

	}
}
 8000646:	4618      	mov	r0, r3
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <_ZN7MPU605016setSampleRateDivEh>:


int  MPU6050::setSampleRateDiv(uint8_t val)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b084      	sub	sp, #16
 8000652:	af00      	add	r7, sp, #0
 8000654:	6078      	str	r0, [r7, #4]
 8000656:	460b      	mov	r3, r1
 8000658:	70fb      	strb	r3, [r7, #3]
	uint8_t status = writeSingleByte(val,MPU6050_SMPLRT_DIV);
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	2219      	movs	r2, #25
 800065e:	4619      	mov	r1, r3
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f000 f959 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 8000666:	4603      	mov	r3, r0
 8000668:	73fb      	strb	r3, [r7, #15]
	if(status==HAL_OK)
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d101      	bne.n	8000674 <_ZN7MPU605016setSampleRateDivEh+0x26>
		return 1;
 8000670:	2301      	movs	r3, #1
 8000672:	e000      	b.n	8000676 <_ZN7MPU605016setSampleRateDivEh+0x28>
	else
		return 0;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <_ZN7MPU605016setLowPassFilterEh>:
	else
		return 0;
}

int MPU6050::setLowPassFilter(uint8_t d)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	b084      	sub	sp, #16
 8000682:	af00      	add	r7, sp, #0
 8000684:	6078      	str	r0, [r7, #4]
 8000686:	460b      	mov	r3, r1
 8000688:	70fb      	strb	r3, [r7, #3]
	/*
	 *  Register CONFIG [0x1A]
	 *  Bits: [2:0] DLPF_CFG
	 * */
	uint8_t register_value=0;
 800068a:	2300      	movs	r3, #0
 800068c:	73bb      	strb	r3, [r7, #14]
	uint8_t status = readSingleByte(&register_value,MPU6050_CONFIG);
 800068e:	f107 030e 	add.w	r3, r7, #14
 8000692:	221a      	movs	r2, #26
 8000694:	4619      	mov	r1, r3
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f000 f95b 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 800069c:	4603      	mov	r3, r0
 800069e:	73fb      	strb	r3, [r7, #15]
	/*
	 * 	I assume that the data that you send has this format in 8 bits value:
	 * 	0b00000xxx
	 * */

	register_value = register_value & 0xF8;
 80006a0:	7bbb      	ldrb	r3, [r7, #14]
 80006a2:	f023 0307 	bic.w	r3, r3, #7
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	73bb      	strb	r3, [r7, #14]
	register_value = register_value | d;
 80006aa:	7bba      	ldrb	r2, [r7, #14]
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	73bb      	strb	r3, [r7, #14]

	status = status | writeSingleByte(register_value, MPU6050_CONFIG);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	221a      	movs	r2, #26
 80006b8:	4619      	mov	r1, r3
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f000 f92c 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	7bfb      	ldrb	r3, [r7, #15]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK)
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <_ZN7MPU605016setLowPassFilterEh+0x56>
		return 1;
 80006d0:	2301      	movs	r3, #1
 80006d2:	e000      	b.n	80006d6 <_ZN7MPU605016setLowPassFilterEh+0x58>
	else
		return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <_ZN7MPU605014getTemperatureEv>:
	else
		return 0;
}

float MPU6050::getTemperature()
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	uint8_t buffer[2];
	int16_t tmp;
	float result;
	uint8_t status =readSingleByte(&buffer[0], MPU6050_TEMP_OUT_H);
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2241      	movs	r2, #65	; 0x41
 80006ee:	4619      	mov	r1, r3
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f000 f92e 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 80006f6:	4603      	mov	r3, r0
 80006f8:	75fb      	strb	r3, [r7, #23]
	status = status | readSingleByte(&buffer[1], MPU6050_TEMP_OUT_L);
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	3301      	adds	r3, #1
 8000700:	2242      	movs	r2, #66	; 0x42
 8000702:	4619      	mov	r1, r3
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f000 f924 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 800070a:	4603      	mov	r3, r0
 800070c:	461a      	mov	r2, r3
 800070e:	7dfb      	ldrb	r3, [r7, #23]
 8000710:	4313      	orrs	r3, r2
 8000712:	75fb      	strb	r3, [r7, #23]
	tmp=(buffer[0]<<8) | buffer[1];
 8000714:	7b3b      	ldrb	r3, [r7, #12]
 8000716:	021b      	lsls	r3, r3, #8
 8000718:	b21a      	sxth	r2, r3
 800071a:	7b7b      	ldrb	r3, [r7, #13]
 800071c:	b21b      	sxth	r3, r3
 800071e:	4313      	orrs	r3, r2
 8000720:	82bb      	strh	r3, [r7, #20]
	result=(tmp/340.0)+36.53;
 8000722:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000726:	ee07 3a90 	vmov	s15, r3
 800072a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800072e:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 8000768 <_ZN7MPU605014getTemperatureEv+0x88>
 8000732:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000736:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8000770 <_ZN7MPU605014getTemperatureEv+0x90>
 800073a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800073e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000742:	edc7 7a04 	vstr	s15, [r7, #16]

	if(status == HAL_OK)
 8000746:	7dfb      	ldrb	r3, [r7, #23]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d101      	bne.n	8000750 <_ZN7MPU605014getTemperatureEv+0x70>
		return result;
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	e001      	b.n	8000754 <_ZN7MPU605014getTemperatureEv+0x74>
	else
		return 0;
 8000750:	f04f 0300 	mov.w	r3, #0
 8000754:	ee07 3a90 	vmov	s15, r3

}
 8000758:	eeb0 0a67 	vmov.f32	s0, s15
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	f3af 8000 	nop.w
 8000768:	00000000 	.word	0x00000000
 800076c:	40754000 	.word	0x40754000
 8000770:	0a3d70a4 	.word	0x0a3d70a4
 8000774:	404243d7 	.word	0x404243d7

08000778 <_ZN7MPU605019resetTemperatureADCEv>:
	else
		return 0;
}

int MPU6050::resetTemperatureADC()
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	uint8_t register_value=0x01;
 8000780:	2301      	movs	r3, #1
 8000782:	73fb      	strb	r3, [r7, #15]
	uint8_t status =  writeSingleByte(register_value, MPU6050_SIGNAL_PATH_RESET);
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	2268      	movs	r2, #104	; 0x68
 8000788:	4619      	mov	r1, r3
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f000 f8c4 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 8000790:	4603      	mov	r3, r0
 8000792:	73bb      	strb	r3, [r7, #14]

	if(status == HAL_OK)
 8000794:	7bbb      	ldrb	r3, [r7, #14]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d101      	bne.n	800079e <_ZN7MPU605019resetTemperatureADCEv+0x26>
		return 1;
 800079a:	2301      	movs	r3, #1
 800079c:	e000      	b.n	80007a0 <_ZN7MPU605019resetTemperatureADCEv+0x28>
	else
		return 0;
 800079e:	2300      	movs	r3, #0
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3710      	adds	r7, #16
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <_ZN7MPU605010enableFIFOEv>:

int MPU6050::enableFIFO()
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	 *  Bit 1: I2C_MST _RESET
	 *  Bit 0: SIG_COND _RESET
	 *
	 * */

	uint8_t register_value=0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	73bb      	strb	r3, [r7, #14]
	uint8_t status = readSingleByte(&register_value,MPU6050_USER_CTRL);
 80007b4:	f107 030e 	add.w	r3, r7, #14
 80007b8:	226a      	movs	r2, #106	; 0x6a
 80007ba:	4619      	mov	r1, r3
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f000 f8c8 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 80007c2:	4603      	mov	r3, r0
 80007c4:	73fb      	strb	r3, [r7, #15]

	register_value = register_value & 0xBF;
 80007c6:	7bbb      	ldrb	r3, [r7, #14]
 80007c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	73bb      	strb	r3, [r7, #14]
	register_value = register_value | 0x40;
 80007d0:	7bbb      	ldrb	r3, [r7, #14]
 80007d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	73bb      	strb	r3, [r7, #14]

	status = status | writeSingleByte(register_value, MPU6050_USER_CTRL);
 80007da:	7bbb      	ldrb	r3, [r7, #14]
 80007dc:	226a      	movs	r2, #106	; 0x6a
 80007de:	4619      	mov	r1, r3
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f000 f899 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 80007e6:	4603      	mov	r3, r0
 80007e8:	461a      	mov	r2, r3
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK)
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d101      	bne.n	80007fa <_ZN7MPU605010enableFIFOEv+0x52>
		return 1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e000      	b.n	80007fc <_ZN7MPU605010enableFIFOEv+0x54>
	else
		return 0;
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <_ZN7MPU605016enableTempSensorEv>:
	else
		return 0;
}

int MPU6050::enableTempSensor()
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
	uint8_t register_value=0;
 800080c:	2300      	movs	r3, #0
 800080e:	73bb      	strb	r3, [r7, #14]
	uint8_t status = readSingleByte(&register_value,MPU6050_PWR_MGMT_1);
 8000810:	f107 030e 	add.w	r3, r7, #14
 8000814:	226b      	movs	r2, #107	; 0x6b
 8000816:	4619      	mov	r1, r3
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f000 f89a 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 800081e:	4603      	mov	r3, r0
 8000820:	73fb      	strb	r3, [r7, #15]

	register_value = register_value & 0xF7;
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	f023 0308 	bic.w	r3, r3, #8
 8000828:	b2db      	uxtb	r3, r3
 800082a:	73bb      	strb	r3, [r7, #14]
	status = status | writeSingleByte(register_value, MPU6050_PWR_MGMT_1);
 800082c:	7bbb      	ldrb	r3, [r7, #14]
 800082e:	226b      	movs	r2, #107	; 0x6b
 8000830:	4619      	mov	r1, r3
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f000 f870 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 8000838:	4603      	mov	r3, r0
 800083a:	461a      	mov	r2, r3
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	4313      	orrs	r3, r2
 8000840:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK)
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d101      	bne.n	800084c <_ZN7MPU605016enableTempSensorEv+0x48>
		return 1;
 8000848:	2301      	movs	r3, #1
 800084a:	e000      	b.n	800084e <_ZN7MPU605016enableTempSensorEv+0x4a>
	else
		return 0;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <_ZN7MPU60507powerOnEv>:

int MPU6050::powerOn()
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b084      	sub	sp, #16
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
	uint8_t register_value=0;
 800085e:	2300      	movs	r3, #0
 8000860:	73bb      	strb	r3, [r7, #14]
	uint8_t status = readSingleByte(&register_value,MPU6050_PWR_MGMT_1);
 8000862:	f107 030e 	add.w	r3, r7, #14
 8000866:	226b      	movs	r2, #107	; 0x6b
 8000868:	4619      	mov	r1, r3
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f000 f871 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 8000870:	4603      	mov	r3, r0
 8000872:	73fb      	strb	r3, [r7, #15]

	register_value = register_value & 0xBF;
 8000874:	7bbb      	ldrb	r3, [r7, #14]
 8000876:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800087a:	b2db      	uxtb	r3, r3
 800087c:	73bb      	strb	r3, [r7, #14]
	status = status | writeSingleByte(register_value, MPU6050_PWR_MGMT_1);
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	226b      	movs	r2, #107	; 0x6b
 8000882:	4619      	mov	r1, r3
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f000 f847 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 800088a:	4603      	mov	r3, r0
 800088c:	461a      	mov	r2, r3
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	4313      	orrs	r3, r2
 8000892:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK)
 8000894:	7bfb      	ldrb	r3, [r7, #15]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d101      	bne.n	800089e <_ZN7MPU60507powerOnEv+0x48>
		return 1;
 800089a:	2301      	movs	r3, #1
 800089c:	e000      	b.n	80008a0 <_ZN7MPU60507powerOnEv+0x4a>
	else
		return 0;
 800089e:	2300      	movs	r3, #0
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3710      	adds	r7, #16
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <_ZN7MPU605014setClockSourceEh>:

int MPU6050::setClockSource(uint8_t d)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	70fb      	strb	r3, [r7, #3]
	if((d > 0x07) || (d==0x06))
 80008b4:	78fb      	ldrb	r3, [r7, #3]
 80008b6:	2b07      	cmp	r3, #7
 80008b8:	d802      	bhi.n	80008c0 <_ZN7MPU605014setClockSourceEh+0x18>
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2b06      	cmp	r3, #6
 80008be:	d101      	bne.n	80008c4 <_ZN7MPU605014setClockSourceEh+0x1c>
		return 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	e025      	b.n	8000910 <_ZN7MPU605014setClockSourceEh+0x68>
	else
	{
		uint8_t register_value=0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	73bb      	strb	r3, [r7, #14]
		uint8_t status = readSingleByte(&register_value,MPU6050_PWR_MGMT_1);
 80008c8:	f107 030e 	add.w	r3, r7, #14
 80008cc:	226b      	movs	r2, #107	; 0x6b
 80008ce:	4619      	mov	r1, r3
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f000 f83e 	bl	8000952 <_ZN7MPU605014readSingleByteEPhh>
 80008d6:	4603      	mov	r3, r0
 80008d8:	73fb      	strb	r3, [r7, #15]

		register_value = register_value & 0xF8;
 80008da:	7bbb      	ldrb	r3, [r7, #14]
 80008dc:	f023 0307 	bic.w	r3, r3, #7
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	73bb      	strb	r3, [r7, #14]
		register_value = register_value | d;
 80008e4:	7bba      	ldrb	r2, [r7, #14]
 80008e6:	78fb      	ldrb	r3, [r7, #3]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	73bb      	strb	r3, [r7, #14]

		status = status | writeSingleByte(register_value, MPU6050_PWR_MGMT_1);
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
 80008f0:	226b      	movs	r2, #107	; 0x6b
 80008f2:	4619      	mov	r1, r3
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f000 f80f 	bl	8000918 <_ZN7MPU605015writeSingleByteEhh>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	7bfb      	ldrb	r3, [r7, #15]
 8000900:	4313      	orrs	r3, r2
 8000902:	73fb      	strb	r3, [r7, #15]

		if(status == HAL_OK)
 8000904:	7bfb      	ldrb	r3, [r7, #15]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d101      	bne.n	800090e <_ZN7MPU605014setClockSourceEh+0x66>
			return 1;
 800090a:	2301      	movs	r3, #1
 800090c:	e000      	b.n	8000910 <_ZN7MPU605014setClockSourceEh+0x68>
		else
			return 0;
 800090e:	2300      	movs	r3, #0

	}
}
 8000910:	4618      	mov	r0, r3
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <_ZN7MPU605015writeSingleByteEhh>:




HAL_StatusTypeDef MPU6050::writeSingleByte(uint8_t d, uint8_t reg)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b086      	sub	sp, #24
 800091c:	af02      	add	r7, sp, #8
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	460b      	mov	r3, r1
 8000922:	70fb      	strb	r3, [r7, #3]
 8000924:	4613      	mov	r3, r2
 8000926:	70bb      	strb	r3, [r7, #2]
	uint8_t buffer[2];
	buffer[0] = reg;
 8000928:	78bb      	ldrb	r3, [r7, #2]
 800092a:	733b      	strb	r3, [r7, #12]
	buffer[1] = d;
 800092c:	78fb      	ldrb	r3, [r7, #3]
 800092e:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(_dev,MPU6050_WRITE_ADD,buffer,2,10);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	f107 020c 	add.w	r2, r7, #12
 8000938:	230a      	movs	r3, #10
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	2302      	movs	r3, #2
 800093e:	21d0      	movs	r1, #208	; 0xd0
 8000940:	f000 ffcc 	bl	80018dc <HAL_I2C_Master_Transmit>
 8000944:	4603      	mov	r3, r0
 8000946:	73fb      	strb	r3, [r7, #15]
	return status;
 8000948:	7bfb      	ldrb	r3, [r7, #15]

}/*
 800094a:	4618      	mov	r0, r3
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <_ZN7MPU605014readSingleByteEPhh>:
{

}*/

HAL_StatusTypeDef MPU6050::readSingleByte(uint8_t *d, uint8_t reg)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b088      	sub	sp, #32
 8000956:	af02      	add	r7, sp, #8
 8000958:	60f8      	str	r0, [r7, #12]
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	4613      	mov	r3, r2
 800095e:	71fb      	strb	r3, [r7, #7]
	uint8_t tmp=0,r=reg;
 8000960:	2300      	movs	r3, #0
 8000962:	75bb      	strb	r3, [r7, #22]
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(_dev,MPU6050_WRITE_ADD,&r,1,10);
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	f107 0215 	add.w	r2, r7, #21
 8000970:	230a      	movs	r3, #10
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	2301      	movs	r3, #1
 8000976:	21d0      	movs	r1, #208	; 0xd0
 8000978:	f000 ffb0 	bl	80018dc <HAL_I2C_Master_Transmit>
 800097c:	4603      	mov	r3, r0
 800097e:	75fb      	strb	r3, [r7, #23]
	status =HAL_I2C_Master_Receive(_dev,MPU6050_READ_ADD,&tmp,1,10);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	6818      	ldr	r0, [r3, #0]
 8000984:	f107 0216 	add.w	r2, r7, #22
 8000988:	230a      	movs	r3, #10
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2301      	movs	r3, #1
 800098e:	21d1      	movs	r1, #209	; 0xd1
 8000990:	f001 f898 	bl	8001ac4 <HAL_I2C_Master_Receive>
 8000994:	4603      	mov	r3, r0
 8000996:	75fb      	strb	r3, [r7, #23]
	*d=tmp;
 8000998:	7dba      	ldrb	r2, [r7, #22]
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	701a      	strb	r2, [r3, #0]
	return status;
 800099e:	7dfb      	ldrb	r3, [r7, #23]

}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	; 0x28
 80009ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ae:	f000 fbbe 	bl	800112e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b2:	f000 f86d 	bl	8000a90 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b6:	f000 f98d 	bl	8000cd4 <_ZL12MX_GPIO_Initv>
  MX_I2C4_Init();
 80009ba:	f000 f907 	bl	8000bcc <_ZL12MX_I2C4_Initv>
  MX_USART3_UART_Init();
 80009be:	f000 f953 	bl	8000c68 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  MPU6050 sensor=MPU6050(&hi2c4);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	492e      	ldr	r1, [pc, #184]	; (8000a80 <main+0xd8>)
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fe0d 	bl	80005e8 <_ZN7MPU6050C1EP19__I2C_HandleTypeDef>
  if(sensor.isDetected()){
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff fe17 	bl	8000606 <_ZN7MPU605010isDetectedEv>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	bf14      	ite	ne
 80009de:	2301      	movne	r3, #1
 80009e0:	2300      	moveq	r3, #0
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d02a      	beq.n	8000a3e <main+0x96>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80009e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ec:	4825      	ldr	r0, [pc, #148]	; (8000a84 <main+0xdc>)
 80009ee:	f000 feca 	bl	8001786 <HAL_GPIO_TogglePin>
	  sensor.powerOn();
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff ff2d 	bl	8000856 <_ZN7MPU60507powerOnEv>
	  sensor.setSampleRateDiv(0);
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fe23 	bl	800064e <_ZN7MPU605016setSampleRateDivEh>
	  sensor.setLowPassFilter(0);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fe35 	bl	800067e <_ZN7MPU605016setLowPassFilterEh>
	  sensor.setClockSource(internal8MHz);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff ff44 	bl	80008a8 <_ZN7MPU605014setClockSourceEh>
	  sensor.enableFIFO();
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff febf 	bl	80007a8 <_ZN7MPU605010enableFIFOEv>
	  sensor.enableTempSensor();
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fee8 	bl	8000804 <_ZN7MPU605016enableTempSensorEv>
	  sensor.resetTemperatureADC();
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe9d 	bl	8000778 <_ZN7MPU605019resetTemperatureADCEv>
  }


  float temperature=0;
 8000a3e:	f04f 0300 	mov.w	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  temperature=sensor.getTemperature();
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fe49 	bl	80006e0 <_ZN7MPU605014getTemperatureEv>
 8000a4e:	ed87 0a07 	vstr	s0, [r7, #28]
	  snprintf ( buffer_uart,20, "%f\n",temperature );
 8000a52:	edd7 7a07 	vldr	s15, [r7, #28]
 8000a56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	ed8d 7b00 	vstr	d7, [sp]
 8000a60:	4a09      	ldr	r2, [pc, #36]	; (8000a88 <main+0xe0>)
 8000a62:	2114      	movs	r1, #20
 8000a64:	4618      	mov	r0, r3
 8000a66:	f003 fdc5 	bl	80045f4 <sniprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t *)buffer_uart, 20, 10);
 8000a6a:	4639      	mov	r1, r7
 8000a6c:	230a      	movs	r3, #10
 8000a6e:	2214      	movs	r2, #20
 8000a70:	4806      	ldr	r0, [pc, #24]	; (8000a8c <main+0xe4>)
 8000a72:	f002 fca9 	bl	80033c8 <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000a76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a7a:	f000 fbb5 	bl	80011e8 <HAL_Delay>
	  temperature=sensor.getTemperature();
 8000a7e:	e7e1      	b.n	8000a44 <main+0x9c>
 8000a80:	200001f8 	.word	0x200001f8
 8000a84:	40020400 	.word	0x40020400
 8000a88:	080069b8 	.word	0x080069b8
 8000a8c:	20000244 	.word	0x20000244

08000a90 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0b8      	sub	sp, #224	; 0xe0
 8000a94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a96:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000a9a:	2234      	movs	r2, #52	; 0x34
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f003 f95c 	bl	8003d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ab4:	f107 0308 	add.w	r3, r7, #8
 8000ab8:	2290      	movs	r2, #144	; 0x90
 8000aba:	2100      	movs	r1, #0
 8000abc:	4618      	mov	r0, r3
 8000abe:	f003 f94d 	bl	8003d5c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	4b3f      	ldr	r3, [pc, #252]	; (8000bc0 <_Z18SystemClock_Configv+0x130>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	4a3e      	ldr	r2, [pc, #248]	; (8000bc0 <_Z18SystemClock_Configv+0x130>)
 8000ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000acc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ace:	4b3c      	ldr	r3, [pc, #240]	; (8000bc0 <_Z18SystemClock_Configv+0x130>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ada:	4b3a      	ldr	r3, [pc, #232]	; (8000bc4 <_Z18SystemClock_Configv+0x134>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ae2:	4a38      	ldr	r2, [pc, #224]	; (8000bc4 <_Z18SystemClock_Configv+0x134>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	4b36      	ldr	r3, [pc, #216]	; (8000bc4 <_Z18SystemClock_Configv+0x134>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000af6:	2302      	movs	r3, #2
 8000af8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000afc:	2301      	movs	r3, #1
 8000afe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b02:	2310      	movs	r3, #16
 8000b04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000b14:	2310      	movs	r3, #16
 8000b16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000b1a:	23c8      	movs	r3, #200	; 0xc8
 8000b1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b26:	2302      	movs	r3, #2
 8000b28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000b30:	4618      	mov	r0, r3
 8000b32:	f001 fb35 	bl	80021a0 <HAL_RCC_OscConfig>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	bf14      	ite	ne
 8000b3c:	2301      	movne	r3, #1
 8000b3e:	2300      	moveq	r3, #0
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 8000b46:	f000 f911 	bl	8000d6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b4a:	230f      	movs	r3, #15
 8000b4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b50:	2302      	movs	r3, #2
 8000b52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b56:	2300      	movs	r3, #0
 8000b58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b5c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b6c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000b70:	2103      	movs	r1, #3
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 fdc2 	bl	80026fc <HAL_RCC_ClockConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	bf14      	ite	ne
 8000b7e:	2301      	movne	r3, #1
 8000b80:	2300      	moveq	r3, #0
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <_Z18SystemClock_Configv+0xfc>
  {
    Error_Handler();
 8000b88:	f000 f8f0 	bl	8000d6c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C4;
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <_Z18SystemClock_Configv+0x138>)
 8000b8e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b98:	f107 0308 	add.w	r3, r7, #8
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 ff83 	bl	8002aa8 <HAL_RCCEx_PeriphCLKConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	bf14      	ite	ne
 8000ba8:	2301      	movne	r3, #1
 8000baa:	2300      	moveq	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <_Z18SystemClock_Configv+0x126>
  {
    Error_Handler();
 8000bb2:	f000 f8db 	bl	8000d6c <Error_Handler>
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	37e0      	adds	r7, #224	; 0xe0
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40007000 	.word	0x40007000
 8000bc8:	00020100 	.word	0x00020100

08000bcc <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000bd0:	4b22      	ldr	r3, [pc, #136]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bd2:	4a23      	ldr	r2, [pc, #140]	; (8000c60 <_ZL12MX_I2C4_Initv+0x94>)
 8000bd4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00200B2B;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bd8:	4a22      	ldr	r2, [pc, #136]	; (8000c64 <_ZL12MX_I2C4_Initv+0x98>)
 8000bda:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000be2:	4b1e      	ldr	r3, [pc, #120]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000be8:	4b1c      	ldr	r3, [pc, #112]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000bee:	4b1b      	ldr	r3, [pc, #108]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bf4:	4b19      	ldr	r3, [pc, #100]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bfa:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c00:	4b16      	ldr	r3, [pc, #88]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000c06:	4815      	ldr	r0, [pc, #84]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000c08:	f000 fdd8 	bl	80017bc <HAL_I2C_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	bf14      	ite	ne
 8000c12:	2301      	movne	r3, #1
 8000c14:	2300      	moveq	r3, #0
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 8000c1c:	f000 f8a6 	bl	8000d6c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c20:	2100      	movs	r1, #0
 8000c22:	480e      	ldr	r0, [pc, #56]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000c24:	f001 fa24 	bl	8002070 <HAL_I2CEx_ConfigAnalogFilter>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	bf14      	ite	ne
 8000c2e:	2301      	movne	r3, #1
 8000c30:	2300      	moveq	r3, #0
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 8000c38:	f000 f898 	bl	8000d6c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4807      	ldr	r0, [pc, #28]	; (8000c5c <_ZL12MX_I2C4_Initv+0x90>)
 8000c40:	f001 fa61 	bl	8002106 <HAL_I2CEx_ConfigDigitalFilter>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	bf14      	ite	ne
 8000c4a:	2301      	movne	r3, #1
 8000c4c:	2300      	moveq	r3, #0
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 8000c54:	f000 f88a 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001f8 	.word	0x200001f8
 8000c60:	40006000 	.word	0x40006000
 8000c64:	00200b2b 	.word	0x00200b2b

08000c68 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c6c:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c6e:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <_ZL19MX_USART3_UART_Initv+0x68>)
 8000c70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c72:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7a:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c8e:	220c      	movs	r2, #12
 8000c90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ca4:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	4807      	ldr	r0, [pc, #28]	; (8000ccc <_ZL19MX_USART3_UART_Initv+0x64>)
 8000cb0:	f002 fb20 	bl	80032f4 <HAL_MultiProcessor_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	bf14      	ite	ne
 8000cba:	2301      	movne	r3, #1
 8000cbc:	2300      	moveq	r3, #0
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <_ZL19MX_USART3_UART_Initv+0x60>
  {
    Error_Handler();
 8000cc4:	f000 f852 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000244 	.word	0x20000244
 8000cd0:	40004800 	.word	0x40004800

08000cd4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 030c 	add.w	r3, r7, #12
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cea:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a1d      	ldr	r2, [pc, #116]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000cf0:	f043 0320 	orr.w	r3, r3, #32
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0320 	and.w	r3, r3, #32
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a17      	ldr	r2, [pc, #92]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d1a:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a11      	ldr	r2, [pc, #68]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d20:	f043 0308 	orr.w	r3, r3, #8
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <_ZL12MX_GPIO_Initv+0x90>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0308 	and.w	r3, r3, #8
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d38:	480b      	ldr	r0, [pc, #44]	; (8000d68 <_ZL12MX_GPIO_Initv+0x94>)
 8000d3a:	f000 fd0b 	bl	8001754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000d3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d44:	2301      	movs	r3, #1
 8000d46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	4619      	mov	r1, r3
 8000d56:	4804      	ldr	r0, [pc, #16]	; (8000d68 <_ZL12MX_GPIO_Initv+0x94>)
 8000d58:	f000 fb50 	bl	80013fc <HAL_GPIO_Init>

}
 8000d5c:	bf00      	nop
 8000d5e:	3720      	adds	r7, #32
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40023800 	.word	0x40023800
 8000d68:	40020400 	.word	0x40020400

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d74:	e7fe      	b.n	8000d74 <Error_Handler+0x8>
	...

08000d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <HAL_MspInit+0x44>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	4a0e      	ldr	r2, [pc, #56]	; (8000dbc <HAL_MspInit+0x44>)
 8000d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d88:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <HAL_MspInit+0x44>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <HAL_MspInit+0x44>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d9a:	4a08      	ldr	r2, [pc, #32]	; (8000dbc <HAL_MspInit+0x44>)
 8000d9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000da0:	6453      	str	r3, [r2, #68]	; 0x44
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_MspInit+0x44>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000da6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40023800 	.word	0x40023800

08000dc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	; 0x28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0314 	add.w	r3, r7, #20
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C4)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <HAL_I2C_MspInit+0x7c>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d128      	bne.n	8000e34 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C4_MspInit 0 */

  /* USER CODE END I2C4_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000de2:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a16      	ldr	r2, [pc, #88]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000de8:	f043 0320 	orr.w	r3, r3, #32
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	f003 0320 	and.w	r3, r3, #32
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PF14     ------> I2C4_SCL
    PF15     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000dfa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e00:	2312      	movs	r3, #18
 8000e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e04:	2301      	movs	r3, #1
 8000e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8000e0c:	2304      	movs	r3, #4
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	480b      	ldr	r0, [pc, #44]	; (8000e44 <HAL_I2C_MspInit+0x84>)
 8000e18:	f000 faf0 	bl	80013fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8000e1c:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e20:	4a07      	ldr	r2, [pc, #28]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000e22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e26:	6413      	str	r3, [r2, #64]	; 0x40
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <HAL_I2C_MspInit+0x80>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8000e34:	bf00      	nop
 8000e36:	3728      	adds	r7, #40	; 0x28
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40006000 	.word	0x40006000
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40021400 	.word	0x40021400

08000e48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08a      	sub	sp, #40	; 0x28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a17      	ldr	r2, [pc, #92]	; (8000ec4 <HAL_UART_MspInit+0x7c>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d128      	bne.n	8000ebc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e6a:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6e:	4a16      	ldr	r2, [pc, #88]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e74:	6413      	str	r3, [r2, #64]	; 0x40
 8000e76:	4b14      	ldr	r3, [pc, #80]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	4a10      	ldr	r2, [pc, #64]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e88:	f043 0308 	orr.w	r3, r3, #8
 8000e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <HAL_UART_MspInit+0x80>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e9a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ea0:	2312      	movs	r3, #18
 8000ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000eac:	2307      	movs	r3, #7
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <HAL_UART_MspInit+0x84>)
 8000eb8:	f000 faa0 	bl	80013fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ebc:	bf00      	nop
 8000ebe:	3728      	adds	r7, #40	; 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40004800 	.word	0x40004800
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40020c00 	.word	0x40020c00

08000ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <NMI_Handler+0x4>

08000ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eda:	e7fe      	b.n	8000eda <HardFault_Handler+0x4>

08000edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <MemManage_Handler+0x4>

08000ee2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee6:	e7fe      	b.n	8000ee6 <BusFault_Handler+0x4>

08000ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eec:	e7fe      	b.n	8000eec <UsageFault_Handler+0x4>

08000eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f1c:	f000 f944 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
	return 1;
 8000f28:	2301      	movs	r3, #1
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <_kill>:

int _kill(int pid, int sig)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f3e:	f002 fee3 	bl	8003d08 <__errno>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2216      	movs	r2, #22
 8000f46:	601a      	str	r2, [r3, #0]
	return -1;
 8000f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <_exit>:

void _exit (int status)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ffe7 	bl	8000f34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f66:	e7fe      	b.n	8000f66 <_exit+0x12>

08000f68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	e00a      	b.n	8000f90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f7a:	f3af 8000 	nop.w
 8000f7e:	4601      	mov	r1, r0
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	60ba      	str	r2, [r7, #8]
 8000f86:	b2ca      	uxtb	r2, r1
 8000f88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dbf0      	blt.n	8000f7a <_read+0x12>
	}

return len;
 8000f98:	687b      	ldr	r3, [r7, #4]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	e009      	b.n	8000fc8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	1c5a      	adds	r2, r3, #1
 8000fb8:	60ba      	str	r2, [r7, #8]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	dbf1      	blt.n	8000fb4 <_write+0x12>
	}
	return len;
 8000fd0:	687b      	ldr	r3, [r7, #4]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <_close>:

int _close(int file)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
	return -1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001002:	605a      	str	r2, [r3, #4]
	return 0;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_isatty>:

int _isatty(int file)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
	return 1;
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
	return 0;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800104c:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <_sbrk+0x5c>)
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <_sbrk+0x60>)
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001058:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <_sbrk+0x64>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d102      	bne.n	8001066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <_sbrk+0x64>)
 8001062:	4a12      	ldr	r2, [pc, #72]	; (80010ac <_sbrk+0x68>)
 8001064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <_sbrk+0x64>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	429a      	cmp	r2, r3
 8001072:	d207      	bcs.n	8001084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001074:	f002 fe48 	bl	8003d08 <__errno>
 8001078:	4603      	mov	r3, r0
 800107a:	220c      	movs	r2, #12
 800107c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	e009      	b.n	8001098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <_sbrk+0x64>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	4a05      	ldr	r2, [pc, #20]	; (80010a8 <_sbrk+0x64>)
 8001094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001096:	68fb      	ldr	r3, [r7, #12]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20080000 	.word	0x20080000
 80010a4:	00000400 	.word	0x00000400
 80010a8:	200002c4 	.word	0x200002c4
 80010ac:	200002e8 	.word	0x200002e8

080010b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <SystemInit+0x28>)
 80010b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <SystemInit+0x28>)
 80010bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <SystemInit+0x28>)
 80010c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010ca:	609a      	str	r2, [r3, #8]
#endif
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001114 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80010e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80010e2:	e003      	b.n	80010ec <LoopCopyDataInit>

080010e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80010e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80010e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80010ea:	3104      	adds	r1, #4

080010ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80010ec:	480b      	ldr	r0, [pc, #44]	; (800111c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80010f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80010f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80010f4:	d3f6      	bcc.n	80010e4 <CopyDataInit>
  ldr  r2, =_sbss
 80010f6:	4a0b      	ldr	r2, [pc, #44]	; (8001124 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80010f8:	e002      	b.n	8001100 <LoopFillZerobss>

080010fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80010fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80010fc:	f842 3b04 	str.w	r3, [r2], #4

08001100 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001100:	4b09      	ldr	r3, [pc, #36]	; (8001128 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001102:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001104:	d3f9      	bcc.n	80010fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001106:	f7ff ffd3 	bl	80010b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800110a:	f002 fe03 	bl	8003d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800110e:	f7ff fc4b 	bl	80009a8 <main>
  bx  lr    
 8001112:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001114:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001118:	08006dc4 	.word	0x08006dc4
  ldr  r0, =_sdata
 800111c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001120:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001124:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001128:	200002e4 	.word	0x200002e4

0800112c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800112c:	e7fe      	b.n	800112c <ADC_IRQHandler>

0800112e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001132:	2003      	movs	r0, #3
 8001134:	f000 f92e 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001138:	2000      	movs	r0, #0
 800113a:	f000 f805 	bl	8001148 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800113e:	f7ff fe1b 	bl	8000d78 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001142:	2300      	movs	r3, #0
}
 8001144:	4618      	mov	r0, r3
 8001146:	bd80      	pop	{r7, pc}

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_InitTick+0x54>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_InitTick+0x58>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f93b 	bl	80013e2 <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 f911 	bl	80013aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_InitTick+0x5c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000008 	.word	0x20000008
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x20>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_IncTick+0x24>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_IncTick+0x24>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	20000008 	.word	0x20000008
 80011cc:	200002d0 	.word	0x200002d0

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <HAL_GetTick+0x14>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	200002d0 	.word	0x200002d0

080011e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011f0:	f7ff ffee 	bl	80011d0 <HAL_GetTick>
 80011f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001200:	d005      	beq.n	800120e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_Delay+0x44>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4413      	add	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800120e:	bf00      	nop
 8001210:	f7ff ffde 	bl	80011d0 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	429a      	cmp	r2, r3
 800121e:	d8f7      	bhi.n	8001210 <HAL_Delay+0x28>
  {
  }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000008 	.word	0x20000008

08001230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <__NVIC_SetPriorityGrouping+0x40>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800124c:	4013      	ands	r3, r2
 800124e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <__NVIC_SetPriorityGrouping+0x44>)
 800125a:	4313      	orrs	r3, r2
 800125c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800125e:	4a04      	ldr	r2, [pc, #16]	; (8001270 <__NVIC_SetPriorityGrouping+0x40>)
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	60d3      	str	r3, [r2, #12]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00
 8001274:	05fa0000 	.word	0x05fa0000

08001278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800127c:	4b04      	ldr	r3, [pc, #16]	; (8001290 <__NVIC_GetPriorityGrouping+0x18>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
}
 8001286:	4618      	mov	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	db0a      	blt.n	80012be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	; (80012e0 <__NVIC_SetPriority+0x4c>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	440b      	add	r3, r1
 80012b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012bc:	e00a      	b.n	80012d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4908      	ldr	r1, [pc, #32]	; (80012e4 <__NVIC_SetPriority+0x50>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	3b04      	subs	r3, #4
 80012cc:	0112      	lsls	r2, r2, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	761a      	strb	r2, [r3, #24]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	; 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2b04      	cmp	r3, #4
 8001304:	bf28      	it	cs
 8001306:	2304      	movcs	r3, #4
 8001308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3304      	adds	r3, #4
 800130e:	2b06      	cmp	r3, #6
 8001310:	d902      	bls.n	8001318 <NVIC_EncodePriority+0x30>
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3b03      	subs	r3, #3
 8001316:	e000      	b.n	800131a <NVIC_EncodePriority+0x32>
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 32ff 	mov.w	r2, #4294967295
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43da      	mvns	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43d9      	mvns	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	4313      	orrs	r3, r2
         );
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	; 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
	...

08001350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001360:	d301      	bcc.n	8001366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001362:	2301      	movs	r3, #1
 8001364:	e00f      	b.n	8001386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <SysTick_Config+0x40>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136e:	210f      	movs	r1, #15
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f7ff ff8e 	bl	8001294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <SysTick_Config+0x40>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <SysTick_Config+0x40>)
 8001380:	2207      	movs	r2, #7
 8001382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff47 	bl	8001230 <__NVIC_SetPriorityGrouping>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b086      	sub	sp, #24
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff5c 	bl	8001278 <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff8e 	bl	80012e8 <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5d 	bl	8001294 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffb0 	bl	8001350 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	; 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	e175      	b.n	8001708 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800141c:	2201      	movs	r2, #1
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	429a      	cmp	r2, r3
 8001436:	f040 8164 	bne.w	8001702 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d00b      	beq.n	800145a <HAL_GPIO_Init+0x5e>
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d007      	beq.n	800145a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800144e:	2b11      	cmp	r3, #17
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b12      	cmp	r3, #18
 8001458:	d130      	bne.n	80014bc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	2203      	movs	r2, #3
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	43db      	mvns	r3, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4013      	ands	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001490:	2201      	movs	r2, #1
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	091b      	lsrs	r3, r3, #4
 80014a6:	f003 0201 	and.w	r2, r3, #1
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	689a      	ldr	r2, [r3, #8]
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x100>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b12      	cmp	r3, #18
 80014fa:	d123      	bne.n	8001544 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	08da      	lsrs	r2, r3, #3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3208      	adds	r2, #8
 8001504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	f003 0307 	and.w	r3, r3, #7
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	220f      	movs	r2, #15
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4313      	orrs	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	08da      	lsrs	r2, r3, #3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3208      	adds	r2, #8
 800153e:	69b9      	ldr	r1, [r7, #24]
 8001540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	2203      	movs	r2, #3
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	43db      	mvns	r3, r3
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4013      	ands	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f003 0203 	and.w	r2, r3, #3
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4313      	orrs	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 80be 	beq.w	8001702 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	4b66      	ldr	r3, [pc, #408]	; (8001720 <HAL_GPIO_Init+0x324>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158a:	4a65      	ldr	r2, [pc, #404]	; (8001720 <HAL_GPIO_Init+0x324>)
 800158c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001590:	6453      	str	r3, [r2, #68]	; 0x44
 8001592:	4b63      	ldr	r3, [pc, #396]	; (8001720 <HAL_GPIO_Init+0x324>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001596:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800159e:	4a61      	ldr	r2, [pc, #388]	; (8001724 <HAL_GPIO_Init+0x328>)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	089b      	lsrs	r3, r3, #2
 80015a4:	3302      	adds	r3, #2
 80015a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	220f      	movs	r2, #15
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4013      	ands	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a58      	ldr	r2, [pc, #352]	; (8001728 <HAL_GPIO_Init+0x32c>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d037      	beq.n	800163a <HAL_GPIO_Init+0x23e>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a57      	ldr	r2, [pc, #348]	; (800172c <HAL_GPIO_Init+0x330>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d031      	beq.n	8001636 <HAL_GPIO_Init+0x23a>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a56      	ldr	r2, [pc, #344]	; (8001730 <HAL_GPIO_Init+0x334>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d02b      	beq.n	8001632 <HAL_GPIO_Init+0x236>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a55      	ldr	r2, [pc, #340]	; (8001734 <HAL_GPIO_Init+0x338>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d025      	beq.n	800162e <HAL_GPIO_Init+0x232>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a54      	ldr	r2, [pc, #336]	; (8001738 <HAL_GPIO_Init+0x33c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d01f      	beq.n	800162a <HAL_GPIO_Init+0x22e>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a53      	ldr	r2, [pc, #332]	; (800173c <HAL_GPIO_Init+0x340>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d019      	beq.n	8001626 <HAL_GPIO_Init+0x22a>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a52      	ldr	r2, [pc, #328]	; (8001740 <HAL_GPIO_Init+0x344>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d013      	beq.n	8001622 <HAL_GPIO_Init+0x226>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a51      	ldr	r2, [pc, #324]	; (8001744 <HAL_GPIO_Init+0x348>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00d      	beq.n	800161e <HAL_GPIO_Init+0x222>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a50      	ldr	r2, [pc, #320]	; (8001748 <HAL_GPIO_Init+0x34c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <HAL_GPIO_Init+0x21e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4f      	ldr	r2, [pc, #316]	; (800174c <HAL_GPIO_Init+0x350>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_GPIO_Init+0x21a>
 8001612:	2309      	movs	r3, #9
 8001614:	e012      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001616:	230a      	movs	r3, #10
 8001618:	e010      	b.n	800163c <HAL_GPIO_Init+0x240>
 800161a:	2308      	movs	r3, #8
 800161c:	e00e      	b.n	800163c <HAL_GPIO_Init+0x240>
 800161e:	2307      	movs	r3, #7
 8001620:	e00c      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001622:	2306      	movs	r3, #6
 8001624:	e00a      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001626:	2305      	movs	r3, #5
 8001628:	e008      	b.n	800163c <HAL_GPIO_Init+0x240>
 800162a:	2304      	movs	r3, #4
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x240>
 800162e:	2303      	movs	r3, #3
 8001630:	e004      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001632:	2302      	movs	r3, #2
 8001634:	e002      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <HAL_GPIO_Init+0x240>
 800163a:	2300      	movs	r3, #0
 800163c:	69fa      	ldr	r2, [r7, #28]
 800163e:	f002 0203 	and.w	r2, r2, #3
 8001642:	0092      	lsls	r2, r2, #2
 8001644:	4093      	lsls	r3, r2
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800164c:	4935      	ldr	r1, [pc, #212]	; (8001724 <HAL_GPIO_Init+0x328>)
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800165a:	4b3d      	ldr	r3, [pc, #244]	; (8001750 <HAL_GPIO_Init+0x354>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	43db      	mvns	r3, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4013      	ands	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800167e:	4a34      	ldr	r2, [pc, #208]	; (8001750 <HAL_GPIO_Init+0x354>)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001684:	4b32      	ldr	r3, [pc, #200]	; (8001750 <HAL_GPIO_Init+0x354>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	43db      	mvns	r3, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4013      	ands	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016a8:	4a29      	ldr	r2, [pc, #164]	; (8001750 <HAL_GPIO_Init+0x354>)
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ae:	4b28      	ldr	r3, [pc, #160]	; (8001750 <HAL_GPIO_Init+0x354>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	4013      	ands	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016d2:	4a1f      	ldr	r2, [pc, #124]	; (8001750 <HAL_GPIO_Init+0x354>)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016d8:	4b1d      	ldr	r3, [pc, #116]	; (8001750 <HAL_GPIO_Init+0x354>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <HAL_GPIO_Init+0x354>)
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3301      	adds	r3, #1
 8001706:	61fb      	str	r3, [r7, #28]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	2b0f      	cmp	r3, #15
 800170c:	f67f ae86 	bls.w	800141c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3724      	adds	r7, #36	; 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40013800 	.word	0x40013800
 8001728:	40020000 	.word	0x40020000
 800172c:	40020400 	.word	0x40020400
 8001730:	40020800 	.word	0x40020800
 8001734:	40020c00 	.word	0x40020c00
 8001738:	40021000 	.word	0x40021000
 800173c:	40021400 	.word	0x40021400
 8001740:	40021800 	.word	0x40021800
 8001744:	40021c00 	.word	0x40021c00
 8001748:	40022000 	.word	0x40022000
 800174c:	40022400 	.word	0x40022400
 8001750:	40013c00 	.word	0x40013c00

08001754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
 8001760:	4613      	mov	r3, r2
 8001762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001764:	787b      	ldrb	r3, [r7, #1]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001770:	e003      	b.n	800177a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	041a      	lsls	r2, r3, #16
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	619a      	str	r2, [r3, #24]
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695a      	ldr	r2, [r3, #20]
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	4013      	ands	r3, r2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800179e:	887b      	ldrh	r3, [r7, #2]
 80017a0:	041a      	lsls	r2, r3, #16
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80017a6:	e002      	b.n	80017ae <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017a8:	887a      	ldrh	r2, [r7, #2]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	619a      	str	r2, [r3, #24]
}
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d101      	bne.n	80017ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e07f      	b.n	80018ce <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d106      	bne.n	80017e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff faec 	bl	8000dc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2224      	movs	r2, #36	; 0x24
 80017ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f022 0201 	bic.w	r2, r2, #1
 80017fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800180c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800181c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d107      	bne.n	8001836 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689a      	ldr	r2, [r3, #8]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	e006      	b.n	8001844 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001842:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2b02      	cmp	r3, #2
 800184a:	d104      	bne.n	8001856 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001854:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6859      	ldr	r1, [r3, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <HAL_I2C_Init+0x11c>)
 8001862:	430b      	orrs	r3, r1
 8001864:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68da      	ldr	r2, [r3, #12]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001874:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691a      	ldr	r2, [r3, #16]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	ea42 0103 	orr.w	r1, r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	021a      	lsls	r2, r3, #8
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69d9      	ldr	r1, [r3, #28]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a1a      	ldr	r2, [r3, #32]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f042 0201 	orr.w	r2, r2, #1
 80018ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2220      	movs	r2, #32
 80018ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	02008000 	.word	0x02008000

080018dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af02      	add	r7, sp, #8
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	461a      	mov	r2, r3
 80018e8:	460b      	mov	r3, r1
 80018ea:	817b      	strh	r3, [r7, #10]
 80018ec:	4613      	mov	r3, r2
 80018ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b20      	cmp	r3, #32
 80018fa:	f040 80da 	bne.w	8001ab2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001904:	2b01      	cmp	r3, #1
 8001906:	d101      	bne.n	800190c <HAL_I2C_Master_Transmit+0x30>
 8001908:	2302      	movs	r3, #2
 800190a:	e0d3      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2201      	movs	r2, #1
 8001910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001914:	f7ff fc5c 	bl	80011d0 <HAL_GetTick>
 8001918:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2319      	movs	r3, #25
 8001920:	2201      	movs	r2, #1
 8001922:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001926:	68f8      	ldr	r0, [r7, #12]
 8001928:	f000 f9e6 	bl	8001cf8 <I2C_WaitOnFlagUntilTimeout>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e0be      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2221      	movs	r2, #33	; 0x21
 800193a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2210      	movs	r2, #16
 8001942:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2200      	movs	r2, #0
 800194a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	893a      	ldrh	r2, [r7, #8]
 8001956:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001962:	b29b      	uxth	r3, r3
 8001964:	2bff      	cmp	r3, #255	; 0xff
 8001966:	d90e      	bls.n	8001986 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	22ff      	movs	r2, #255	; 0xff
 800196c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001972:	b2da      	uxtb	r2, r3
 8001974:	8979      	ldrh	r1, [r7, #10]
 8001976:	4b51      	ldr	r3, [pc, #324]	; (8001abc <HAL_I2C_Master_Transmit+0x1e0>)
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	f000 fb48 	bl	8002014 <I2C_TransferConfig>
 8001984:	e06c      	b.n	8001a60 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800198a:	b29a      	uxth	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001994:	b2da      	uxtb	r2, r3
 8001996:	8979      	ldrh	r1, [r7, #10]
 8001998:	4b48      	ldr	r3, [pc, #288]	; (8001abc <HAL_I2C_Master_Transmit+0x1e0>)
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	f000 fb37 	bl	8002014 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80019a6:	e05b      	b.n	8001a60 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	6a39      	ldr	r1, [r7, #32]
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 f9e3 	bl	8001d78 <I2C_WaitOnTXISFlagUntilTimeout>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e07b      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	781a      	ldrb	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019cc:	1c5a      	adds	r2, r3, #1
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29a      	uxth	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e4:	3b01      	subs	r3, #1
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d034      	beq.n	8001a60 <HAL_I2C_Master_Transmit+0x184>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d130      	bne.n	8001a60 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	6a3b      	ldr	r3, [r7, #32]
 8001a04:	2200      	movs	r2, #0
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	68f8      	ldr	r0, [r7, #12]
 8001a0a:	f000 f975 	bl	8001cf8 <I2C_WaitOnFlagUntilTimeout>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e04d      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	2bff      	cmp	r3, #255	; 0xff
 8001a20:	d90e      	bls.n	8001a40 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	22ff      	movs	r2, #255	; 0xff
 8001a26:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	8979      	ldrh	r1, [r7, #10]
 8001a30:	2300      	movs	r3, #0
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 faeb 	bl	8002014 <I2C_TransferConfig>
 8001a3e:	e00f      	b.n	8001a60 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	8979      	ldrh	r1, [r7, #10]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 fada 	bl	8002014 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d19e      	bne.n	80019a8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	6a39      	ldr	r1, [r7, #32]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 f9c2 	bl	8001df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e01a      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2220      	movs	r2, #32
 8001a84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6859      	ldr	r1, [r3, #4]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_I2C_Master_Transmit+0x1e4>)
 8001a92:	400b      	ands	r3, r1
 8001a94:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2220      	movs	r2, #32
 8001a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	e000      	b.n	8001ab4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001ab2:	2302      	movs	r3, #2
  }
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	80002000 	.word	0x80002000
 8001ac0:	fe00e800 	.word	0xfe00e800

08001ac4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b088      	sub	sp, #32
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	817b      	strh	r3, [r7, #10]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b20      	cmp	r3, #32
 8001ae2:	f040 80db 	bne.w	8001c9c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d101      	bne.n	8001af4 <HAL_I2C_Master_Receive+0x30>
 8001af0:	2302      	movs	r3, #2
 8001af2:	e0d4      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001afc:	f7ff fb68 	bl	80011d0 <HAL_GetTick>
 8001b00:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	2319      	movs	r3, #25
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 f8f2 	bl	8001cf8 <I2C_WaitOnFlagUntilTimeout>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0bf      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2222      	movs	r2, #34	; 0x22
 8001b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2210      	movs	r2, #16
 8001b2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2200      	movs	r2, #0
 8001b32:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	893a      	ldrh	r2, [r7, #8]
 8001b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	2bff      	cmp	r3, #255	; 0xff
 8001b4e:	d90e      	bls.n	8001b6e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	22ff      	movs	r2, #255	; 0xff
 8001b54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	8979      	ldrh	r1, [r7, #10]
 8001b5e:	4b52      	ldr	r3, [pc, #328]	; (8001ca8 <HAL_I2C_Master_Receive+0x1e4>)
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 fa54 	bl	8002014 <I2C_TransferConfig>
 8001b6c:	e06d      	b.n	8001c4a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	8979      	ldrh	r1, [r7, #10]
 8001b80:	4b49      	ldr	r3, [pc, #292]	; (8001ca8 <HAL_I2C_Master_Receive+0x1e4>)
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f000 fa43 	bl	8002014 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001b8e:	e05c      	b.n	8001c4a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	6a39      	ldr	r1, [r7, #32]
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	f000 f96b 	bl	8001e70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e07c      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d034      	beq.n	8001c4a <HAL_I2C_Master_Receive+0x186>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d130      	bne.n	8001c4a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2180      	movs	r1, #128	; 0x80
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 f880 	bl	8001cf8 <I2C_WaitOnFlagUntilTimeout>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e04d      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	2bff      	cmp	r3, #255	; 0xff
 8001c0a:	d90e      	bls.n	8001c2a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	22ff      	movs	r2, #255	; 0xff
 8001c10:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	8979      	ldrh	r1, [r7, #10]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f000 f9f6 	bl	8002014 <I2C_TransferConfig>
 8001c28:	e00f      	b.n	8001c4a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	8979      	ldrh	r1, [r7, #10]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f000 f9e5 	bl	8002014 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d19d      	bne.n	8001b90 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	6a39      	ldr	r1, [r7, #32]
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f000 f8cd 	bl	8001df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e01a      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6859      	ldr	r1, [r3, #4]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_I2C_Master_Receive+0x1e8>)
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2220      	movs	r2, #32
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e000      	b.n	8001c9e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001c9c:	2302      	movs	r3, #2
  }
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	80002400 	.word	0x80002400
 8001cac:	fe00e800 	.word	0xfe00e800

08001cb0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d103      	bne.n	8001cce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d007      	beq.n	8001cec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	699a      	ldr	r2, [r3, #24]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f042 0201 	orr.w	r2, r2, #1
 8001cea:	619a      	str	r2, [r3, #24]
  }
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	603b      	str	r3, [r7, #0]
 8001d04:	4613      	mov	r3, r2
 8001d06:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d08:	e022      	b.n	8001d50 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d10:	d01e      	beq.n	8001d50 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d12:	f7ff fa5d 	bl	80011d0 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d302      	bcc.n	8001d28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d113      	bne.n	8001d50 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2c:	f043 0220 	orr.w	r2, r3, #32
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2220      	movs	r2, #32
 8001d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e00f      	b.n	8001d70 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	699a      	ldr	r2, [r3, #24]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	bf0c      	ite	eq
 8001d60:	2301      	moveq	r3, #1
 8001d62:	2300      	movne	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	461a      	mov	r2, r3
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d0cd      	beq.n	8001d0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d84:	e02c      	b.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	68b9      	ldr	r1, [r7, #8]
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f000 f8dc 	bl	8001f48 <I2C_IsAcknowledgeFailed>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e02a      	b.n	8001df0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d01e      	beq.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001da2:	f7ff fa15 	bl	80011d0 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	68ba      	ldr	r2, [r7, #8]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d302      	bcc.n	8001db8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d113      	bne.n	8001de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e007      	b.n	8001df0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d1cb      	bne.n	8001d86 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e04:	e028      	b.n	8001e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f000 f89c 	bl	8001f48 <I2C_IsAcknowledgeFailed>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e026      	b.n	8001e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e1a:	f7ff f9d9 	bl	80011d0 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d302      	bcc.n	8001e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d113      	bne.n	8001e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e34:	f043 0220 	orr.w	r2, r3, #32
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2220      	movs	r2, #32
 8001e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e007      	b.n	8001e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	2b20      	cmp	r3, #32
 8001e64:	d1cf      	bne.n	8001e06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e7c:	e055      	b.n	8001f2a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	68b9      	ldr	r1, [r7, #8]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 f860 	bl	8001f48 <I2C_IsAcknowledgeFailed>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e053      	b.n	8001f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f003 0320 	and.w	r3, r3, #32
 8001e9c:	2b20      	cmp	r3, #32
 8001e9e:	d129      	bne.n	8001ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	f003 0304 	and.w	r3, r3, #4
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d105      	bne.n	8001eba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e03f      	b.n	8001f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	6859      	ldr	r1, [r3, #4]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001ece:	400b      	ands	r3, r1
 8001ed0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e022      	b.n	8001f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef4:	f7ff f96c 	bl	80011d0 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d302      	bcc.n	8001f0a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10f      	bne.n	8001f2a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	f043 0220 	orr.w	r2, r3, #32
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e007      	b.n	8001f3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d1a2      	bne.n	8001e7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	fe00e800 	.word	0xfe00e800

08001f48 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	f003 0310 	and.w	r3, r3, #16
 8001f5e:	2b10      	cmp	r3, #16
 8001f60:	d151      	bne.n	8002006 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f62:	e022      	b.n	8001faa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6a:	d01e      	beq.n	8001faa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f6c:	f7ff f930 	bl	80011d0 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	68ba      	ldr	r2, [r7, #8]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d302      	bcc.n	8001f82 <I2C_IsAcknowledgeFailed+0x3a>
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d113      	bne.n	8001faa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f86:	f043 0220 	orr.w	r2, r3, #32
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2220      	movs	r2, #32
 8001f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e02e      	b.n	8002008 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	2b20      	cmp	r3, #32
 8001fb6:	d1d5      	bne.n	8001f64 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2210      	movs	r2, #16
 8001fbe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	f7ff fe71 	bl	8001cb0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6859      	ldr	r1, [r3, #4]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <I2C_IsAcknowledgeFailed+0xc8>)
 8001fda:	400b      	ands	r3, r1
 8001fdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe2:	f043 0204 	orr.w	r2, r3, #4
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2220      	movs	r2, #32
 8001fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	fe00e800 	.word	0xfe00e800

08002014 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	460b      	mov	r3, r1
 8002020:	817b      	strh	r3, [r7, #10]
 8002022:	4613      	mov	r3, r2
 8002024:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	0d5b      	lsrs	r3, r3, #21
 8002030:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002034:	4b0d      	ldr	r3, [pc, #52]	; (800206c <I2C_TransferConfig+0x58>)
 8002036:	430b      	orrs	r3, r1
 8002038:	43db      	mvns	r3, r3
 800203a:	ea02 0103 	and.w	r1, r2, r3
 800203e:	897b      	ldrh	r3, [r7, #10]
 8002040:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002044:	7a7b      	ldrb	r3, [r7, #9]
 8002046:	041b      	lsls	r3, r3, #16
 8002048:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	431a      	orrs	r2, r3
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	431a      	orrs	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800205e:	bf00      	nop
 8002060:	3714      	adds	r7, #20
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	03ff63ff 	.word	0x03ff63ff

08002070 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b20      	cmp	r3, #32
 8002084:	d138      	bne.n	80020f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002090:	2302      	movs	r3, #2
 8002092:	e032      	b.n	80020fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2224      	movs	r2, #36	; 0x24
 80020a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0201 	bic.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6819      	ldr	r1, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2220      	movs	r2, #32
 80020e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	e000      	b.n	80020fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020f8:	2302      	movs	r3, #2
  }
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002106:	b480      	push	{r7}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b20      	cmp	r3, #32
 800211a:	d139      	bne.n	8002190 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002126:	2302      	movs	r3, #2
 8002128:	e033      	b.n	8002192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2224      	movs	r2, #36	; 0x24
 8002136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0201 	bic.w	r2, r2, #1
 8002148:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002158:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	4313      	orrs	r3, r2
 8002162:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 0201 	orr.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2220      	movs	r2, #32
 8002180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	e000      	b.n	8002192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002190:	2302      	movs	r3, #2
  }
}
 8002192:	4618      	mov	r0, r3
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
	...

080021a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b086      	sub	sp, #24
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80021a8:	2300      	movs	r3, #0
 80021aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e29b      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	f000 8087 	beq.w	80022d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021c4:	4b96      	ldr	r3, [pc, #600]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 030c 	and.w	r3, r3, #12
 80021cc:	2b04      	cmp	r3, #4
 80021ce:	d00c      	beq.n	80021ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021d0:	4b93      	ldr	r3, [pc, #588]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 030c 	and.w	r3, r3, #12
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d112      	bne.n	8002202 <HAL_RCC_OscConfig+0x62>
 80021dc:	4b90      	ldr	r3, [pc, #576]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021e8:	d10b      	bne.n	8002202 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ea:	4b8d      	ldr	r3, [pc, #564]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d06c      	beq.n	80022d0 <HAL_RCC_OscConfig+0x130>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d168      	bne.n	80022d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e275      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800220a:	d106      	bne.n	800221a <HAL_RCC_OscConfig+0x7a>
 800220c:	4b84      	ldr	r3, [pc, #528]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a83      	ldr	r2, [pc, #524]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	e02e      	b.n	8002278 <HAL_RCC_OscConfig+0xd8>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10c      	bne.n	800223c <HAL_RCC_OscConfig+0x9c>
 8002222:	4b7f      	ldr	r3, [pc, #508]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a7e      	ldr	r2, [pc, #504]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002228:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	4b7c      	ldr	r3, [pc, #496]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a7b      	ldr	r2, [pc, #492]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002234:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002238:	6013      	str	r3, [r2, #0]
 800223a:	e01d      	b.n	8002278 <HAL_RCC_OscConfig+0xd8>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0xc0>
 8002246:	4b76      	ldr	r3, [pc, #472]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a75      	ldr	r2, [pc, #468]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800224c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b73      	ldr	r3, [pc, #460]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a72      	ldr	r2, [pc, #456]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	e00b      	b.n	8002278 <HAL_RCC_OscConfig+0xd8>
 8002260:	4b6f      	ldr	r3, [pc, #444]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a6e      	ldr	r2, [pc, #440]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800226a:	6013      	str	r3, [r2, #0]
 800226c:	4b6c      	ldr	r3, [pc, #432]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a6b      	ldr	r2, [pc, #428]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d013      	beq.n	80022a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7fe ffa6 	bl	80011d0 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002288:	f7fe ffa2 	bl	80011d0 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b64      	cmp	r3, #100	; 0x64
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e229      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229a:	4b61      	ldr	r3, [pc, #388]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0xe8>
 80022a6:	e014      	b.n	80022d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a8:	f7fe ff92 	bl	80011d0 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022b0:	f7fe ff8e 	bl	80011d0 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b64      	cmp	r3, #100	; 0x64
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e215      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c2:	4b57      	ldr	r3, [pc, #348]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x110>
 80022ce:	e000      	b.n	80022d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d069      	beq.n	80023b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022de:	4b50      	ldr	r3, [pc, #320]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ea:	4b4d      	ldr	r3, [pc, #308]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 030c 	and.w	r3, r3, #12
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d11c      	bne.n	8002330 <HAL_RCC_OscConfig+0x190>
 80022f6:	4b4a      	ldr	r3, [pc, #296]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d116      	bne.n	8002330 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002302:	4b47      	ldr	r3, [pc, #284]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <HAL_RCC_OscConfig+0x17a>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d001      	beq.n	800231a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e1e9      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231a:	4b41      	ldr	r3, [pc, #260]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	493d      	ldr	r1, [pc, #244]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232e:	e040      	b.n	80023b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002338:	4b39      	ldr	r3, [pc, #228]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a38      	ldr	r2, [pc, #224]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7fe ff44 	bl	80011d0 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234c:	f7fe ff40 	bl	80011d0 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e1c7      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	4b30      	ldr	r3, [pc, #192]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f0      	beq.n	800234c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4929      	ldr	r1, [pc, #164]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800237a:	4313      	orrs	r3, r2
 800237c:	600b      	str	r3, [r1, #0]
 800237e:	e018      	b.n	80023b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002380:	4b27      	ldr	r3, [pc, #156]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a26      	ldr	r2, [pc, #152]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002386:	f023 0301 	bic.w	r3, r3, #1
 800238a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238c:	f7fe ff20 	bl	80011d0 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002394:	f7fe ff1c 	bl	80011d0 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e1a3      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a6:	4b1e      	ldr	r3, [pc, #120]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d038      	beq.n	8002430 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d019      	beq.n	80023fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023c6:	4b16      	ldr	r3, [pc, #88]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80023c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023ca:	4a15      	ldr	r2, [pc, #84]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d2:	f7fe fefd 	bl	80011d0 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023da:	f7fe fef9 	bl	80011d0 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e180      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80023ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x23a>
 80023f8:	e01a      	b.n	8002430 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023fa:	4b09      	ldr	r3, [pc, #36]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 80023fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023fe:	4a08      	ldr	r2, [pc, #32]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002406:	f7fe fee3 	bl	80011d0 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800240c:	e00a      	b.n	8002424 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240e:	f7fe fedf 	bl	80011d0 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d903      	bls.n	8002424 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e166      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
 8002420:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002424:	4b92      	ldr	r3, [pc, #584]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1ee      	bne.n	800240e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 80a4 	beq.w	8002586 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800243e:	4b8c      	ldr	r3, [pc, #560]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10d      	bne.n	8002466 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800244a:	4b89      	ldr	r3, [pc, #548]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	4a88      	ldr	r2, [pc, #544]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002454:	6413      	str	r3, [r2, #64]	; 0x40
 8002456:	4b86      	ldr	r3, [pc, #536]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002462:	2301      	movs	r3, #1
 8002464:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002466:	4b83      	ldr	r3, [pc, #524]	; (8002674 <HAL_RCC_OscConfig+0x4d4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246e:	2b00      	cmp	r3, #0
 8002470:	d118      	bne.n	80024a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002472:	4b80      	ldr	r3, [pc, #512]	; (8002674 <HAL_RCC_OscConfig+0x4d4>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a7f      	ldr	r2, [pc, #508]	; (8002674 <HAL_RCC_OscConfig+0x4d4>)
 8002478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800247c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800247e:	f7fe fea7 	bl	80011d0 <HAL_GetTick>
 8002482:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002484:	e008      	b.n	8002498 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002486:	f7fe fea3 	bl	80011d0 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b64      	cmp	r3, #100	; 0x64
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e12a      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002498:	4b76      	ldr	r3, [pc, #472]	; (8002674 <HAL_RCC_OscConfig+0x4d4>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0f0      	beq.n	8002486 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d106      	bne.n	80024ba <HAL_RCC_OscConfig+0x31a>
 80024ac:	4b70      	ldr	r3, [pc, #448]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b0:	4a6f      	ldr	r2, [pc, #444]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6713      	str	r3, [r2, #112]	; 0x70
 80024b8:	e02d      	b.n	8002516 <HAL_RCC_OscConfig+0x376>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10c      	bne.n	80024dc <HAL_RCC_OscConfig+0x33c>
 80024c2:	4b6b      	ldr	r3, [pc, #428]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c6:	4a6a      	ldr	r2, [pc, #424]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	6713      	str	r3, [r2, #112]	; 0x70
 80024ce:	4b68      	ldr	r3, [pc, #416]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d2:	4a67      	ldr	r2, [pc, #412]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024d4:	f023 0304 	bic.w	r3, r3, #4
 80024d8:	6713      	str	r3, [r2, #112]	; 0x70
 80024da:	e01c      	b.n	8002516 <HAL_RCC_OscConfig+0x376>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b05      	cmp	r3, #5
 80024e2:	d10c      	bne.n	80024fe <HAL_RCC_OscConfig+0x35e>
 80024e4:	4b62      	ldr	r3, [pc, #392]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e8:	4a61      	ldr	r2, [pc, #388]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	6713      	str	r3, [r2, #112]	; 0x70
 80024f0:	4b5f      	ldr	r3, [pc, #380]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f4:	4a5e      	ldr	r2, [pc, #376]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6713      	str	r3, [r2, #112]	; 0x70
 80024fc:	e00b      	b.n	8002516 <HAL_RCC_OscConfig+0x376>
 80024fe:	4b5c      	ldr	r3, [pc, #368]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002502:	4a5b      	ldr	r2, [pc, #364]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	6713      	str	r3, [r2, #112]	; 0x70
 800250a:	4b59      	ldr	r3, [pc, #356]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800250c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800250e:	4a58      	ldr	r2, [pc, #352]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002510:	f023 0304 	bic.w	r3, r3, #4
 8002514:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d015      	beq.n	800254a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251e:	f7fe fe57 	bl	80011d0 <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002524:	e00a      	b.n	800253c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7fe fe53 	bl	80011d0 <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	f241 3288 	movw	r2, #5000	; 0x1388
 8002534:	4293      	cmp	r3, r2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e0d8      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800253c:	4b4c      	ldr	r3, [pc, #304]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800253e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d0ee      	beq.n	8002526 <HAL_RCC_OscConfig+0x386>
 8002548:	e014      	b.n	8002574 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254a:	f7fe fe41 	bl	80011d0 <HAL_GetTick>
 800254e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002550:	e00a      	b.n	8002568 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002552:	f7fe fe3d 	bl	80011d0 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002560:	4293      	cmp	r3, r2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e0c2      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002568:	4b41      	ldr	r3, [pc, #260]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ee      	bne.n	8002552 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002574:	7dfb      	ldrb	r3, [r7, #23]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d105      	bne.n	8002586 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800257a:	4b3d      	ldr	r3, [pc, #244]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	4a3c      	ldr	r2, [pc, #240]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002580:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002584:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 80ae 	beq.w	80026ec <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002590:	4b37      	ldr	r3, [pc, #220]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 030c 	and.w	r3, r3, #12
 8002598:	2b08      	cmp	r3, #8
 800259a:	d06d      	beq.n	8002678 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d14b      	bne.n	800263c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a4:	4b32      	ldr	r3, [pc, #200]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a31      	ldr	r2, [pc, #196]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80025aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b0:	f7fe fe0e 	bl	80011d0 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe fe0a 	bl	80011d0 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e091      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ca:	4b29      	ldr	r3, [pc, #164]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69da      	ldr	r2, [r3, #28]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e4:	019b      	lsls	r3, r3, #6
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	3b01      	subs	r3, #1
 80025f0:	041b      	lsls	r3, r3, #16
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	061b      	lsls	r3, r3, #24
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	071b      	lsls	r3, r3, #28
 8002602:	491b      	ldr	r1, [pc, #108]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002604:	4313      	orrs	r3, r2
 8002606:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002608:	4b19      	ldr	r3, [pc, #100]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a18      	ldr	r2, [pc, #96]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800260e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7fe fddc 	bl	80011d0 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7fe fdd8 	bl	80011d0 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e05f      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x47c>
 800263a:	e057      	b.n	80026ec <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a0b      	ldr	r2, [pc, #44]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002642:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7fe fdc2 	bl	80011d0 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002650:	f7fe fdbe 	bl	80011d0 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e045      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002662:	4b03      	ldr	r3, [pc, #12]	; (8002670 <HAL_RCC_OscConfig+0x4d0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x4b0>
 800266e:	e03d      	b.n	80026ec <HAL_RCC_OscConfig+0x54c>
 8002670:	40023800 	.word	0x40023800
 8002674:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002678:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <HAL_RCC_OscConfig+0x558>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d030      	beq.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002690:	429a      	cmp	r2, r3
 8002692:	d129      	bne.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d122      	bne.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026a8:	4013      	ands	r3, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026ae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d119      	bne.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026be:	085b      	lsrs	r3, r3, #1
 80026c0:	3b01      	subs	r3, #1
 80026c2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d10f      	bne.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d107      	bne.n	80026e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d001      	beq.n	80026ec <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e000      	b.n	80026ee <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40023800 	.word	0x40023800

080026fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0d0      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002714:	4b6a      	ldr	r3, [pc, #424]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 030f 	and.w	r3, r3, #15
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d910      	bls.n	8002744 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002722:	4b67      	ldr	r3, [pc, #412]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f023 020f 	bic.w	r2, r3, #15
 800272a:	4965      	ldr	r1, [pc, #404]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	4313      	orrs	r3, r2
 8002730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002732:	4b63      	ldr	r3, [pc, #396]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e0b8      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d020      	beq.n	8002792 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	2b00      	cmp	r3, #0
 800275a:	d005      	beq.n	8002768 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800275c:	4b59      	ldr	r3, [pc, #356]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	4a58      	ldr	r2, [pc, #352]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 8002762:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002766:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0308 	and.w	r3, r3, #8
 8002770:	2b00      	cmp	r3, #0
 8002772:	d005      	beq.n	8002780 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002774:	4b53      	ldr	r3, [pc, #332]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	4a52      	ldr	r2, [pc, #328]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800277a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800277e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002780:	4b50      	ldr	r3, [pc, #320]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	494d      	ldr	r1, [pc, #308]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800278e:	4313      	orrs	r3, r2
 8002790:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d040      	beq.n	8002820 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d107      	bne.n	80027b6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a6:	4b47      	ldr	r3, [pc, #284]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d115      	bne.n	80027de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e07f      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d107      	bne.n	80027ce <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027be:	4b41      	ldr	r3, [pc, #260]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e073      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ce:	4b3d      	ldr	r3, [pc, #244]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e06b      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027de:	4b39      	ldr	r3, [pc, #228]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f023 0203 	bic.w	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4936      	ldr	r1, [pc, #216]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f0:	f7fe fcee 	bl	80011d0 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f6:	e00a      	b.n	800280e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f8:	f7fe fcea 	bl	80011d0 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	f241 3288 	movw	r2, #5000	; 0x1388
 8002806:	4293      	cmp	r3, r2
 8002808:	d901      	bls.n	800280e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e053      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280e:	4b2d      	ldr	r3, [pc, #180]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 020c 	and.w	r2, r3, #12
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	429a      	cmp	r2, r3
 800281e:	d1eb      	bne.n	80027f8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002820:	4b27      	ldr	r3, [pc, #156]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	429a      	cmp	r2, r3
 800282c:	d210      	bcs.n	8002850 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282e:	4b24      	ldr	r3, [pc, #144]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 020f 	bic.w	r2, r3, #15
 8002836:	4922      	ldr	r1, [pc, #136]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	4313      	orrs	r3, r2
 800283c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	429a      	cmp	r2, r3
 800284a:	d001      	beq.n	8002850 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e032      	b.n	80028b6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b00      	cmp	r3, #0
 800285a:	d008      	beq.n	800286e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800285c:	4b19      	ldr	r3, [pc, #100]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	4916      	ldr	r1, [pc, #88]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800286a:	4313      	orrs	r3, r2
 800286c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0308 	and.w	r3, r3, #8
 8002876:	2b00      	cmp	r3, #0
 8002878:	d009      	beq.n	800288e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	490e      	ldr	r1, [pc, #56]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 800288a:	4313      	orrs	r3, r2
 800288c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800288e:	f000 f821 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 8002892:	4602      	mov	r2, r0
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <HAL_RCC_ClockConfig+0x1c8>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	091b      	lsrs	r3, r3, #4
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	490a      	ldr	r1, [pc, #40]	; (80028c8 <HAL_RCC_ClockConfig+0x1cc>)
 80028a0:	5ccb      	ldrb	r3, [r1, r3]
 80028a2:	fa22 f303 	lsr.w	r3, r2, r3
 80028a6:	4a09      	ldr	r2, [pc, #36]	; (80028cc <HAL_RCC_ClockConfig+0x1d0>)
 80028a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028aa:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <HAL_RCC_ClockConfig+0x1d4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe fc4a 	bl	8001148 <HAL_InitTick>

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40023c00 	.word	0x40023c00
 80028c4:	40023800 	.word	0x40023800
 80028c8:	080069bc 	.word	0x080069bc
 80028cc:	20000000 	.word	0x20000000
 80028d0:	20000004 	.word	0x20000004

080028d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d4:	b5b0      	push	{r4, r5, r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80028da:	2100      	movs	r1, #0
 80028dc:	6079      	str	r1, [r7, #4]
 80028de:	2100      	movs	r1, #0
 80028e0:	60f9      	str	r1, [r7, #12]
 80028e2:	2100      	movs	r1, #0
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80028e6:	2100      	movs	r1, #0
 80028e8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028ea:	4952      	ldr	r1, [pc, #328]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 80028ec:	6889      	ldr	r1, [r1, #8]
 80028ee:	f001 010c 	and.w	r1, r1, #12
 80028f2:	2908      	cmp	r1, #8
 80028f4:	d00d      	beq.n	8002912 <HAL_RCC_GetSysClockFreq+0x3e>
 80028f6:	2908      	cmp	r1, #8
 80028f8:	f200 8094 	bhi.w	8002a24 <HAL_RCC_GetSysClockFreq+0x150>
 80028fc:	2900      	cmp	r1, #0
 80028fe:	d002      	beq.n	8002906 <HAL_RCC_GetSysClockFreq+0x32>
 8002900:	2904      	cmp	r1, #4
 8002902:	d003      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0x38>
 8002904:	e08e      	b.n	8002a24 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002906:	4b4c      	ldr	r3, [pc, #304]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x164>)
 8002908:	60bb      	str	r3, [r7, #8]
      break;
 800290a:	e08e      	b.n	8002a2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800290c:	4b4b      	ldr	r3, [pc, #300]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x168>)
 800290e:	60bb      	str	r3, [r7, #8]
      break;
 8002910:	e08b      	b.n	8002a2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002912:	4948      	ldr	r1, [pc, #288]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 8002914:	6849      	ldr	r1, [r1, #4]
 8002916:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800291a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800291c:	4945      	ldr	r1, [pc, #276]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 800291e:	6849      	ldr	r1, [r1, #4]
 8002920:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002924:	2900      	cmp	r1, #0
 8002926:	d024      	beq.n	8002972 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002928:	4942      	ldr	r1, [pc, #264]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 800292a:	6849      	ldr	r1, [r1, #4]
 800292c:	0989      	lsrs	r1, r1, #6
 800292e:	4608      	mov	r0, r1
 8002930:	f04f 0100 	mov.w	r1, #0
 8002934:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002938:	f04f 0500 	mov.w	r5, #0
 800293c:	ea00 0204 	and.w	r2, r0, r4
 8002940:	ea01 0305 	and.w	r3, r1, r5
 8002944:	493d      	ldr	r1, [pc, #244]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x168>)
 8002946:	fb01 f003 	mul.w	r0, r1, r3
 800294a:	2100      	movs	r1, #0
 800294c:	fb01 f102 	mul.w	r1, r1, r2
 8002950:	1844      	adds	r4, r0, r1
 8002952:	493a      	ldr	r1, [pc, #232]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x168>)
 8002954:	fba2 0101 	umull	r0, r1, r2, r1
 8002958:	1863      	adds	r3, r4, r1
 800295a:	4619      	mov	r1, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	461a      	mov	r2, r3
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	f7fd fcc4 	bl	80002f0 <__aeabi_uldivmod>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	4613      	mov	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	e04a      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002972:	4b30      	ldr	r3, [pc, #192]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	099b      	lsrs	r3, r3, #6
 8002978:	461a      	mov	r2, r3
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002982:	f04f 0100 	mov.w	r1, #0
 8002986:	ea02 0400 	and.w	r4, r2, r0
 800298a:	ea03 0501 	and.w	r5, r3, r1
 800298e:	4620      	mov	r0, r4
 8002990:	4629      	mov	r1, r5
 8002992:	f04f 0200 	mov.w	r2, #0
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	014b      	lsls	r3, r1, #5
 800299c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80029a0:	0142      	lsls	r2, r0, #5
 80029a2:	4610      	mov	r0, r2
 80029a4:	4619      	mov	r1, r3
 80029a6:	1b00      	subs	r0, r0, r4
 80029a8:	eb61 0105 	sbc.w	r1, r1, r5
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	018b      	lsls	r3, r1, #6
 80029b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80029ba:	0182      	lsls	r2, r0, #6
 80029bc:	1a12      	subs	r2, r2, r0
 80029be:	eb63 0301 	sbc.w	r3, r3, r1
 80029c2:	f04f 0000 	mov.w	r0, #0
 80029c6:	f04f 0100 	mov.w	r1, #0
 80029ca:	00d9      	lsls	r1, r3, #3
 80029cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029d0:	00d0      	lsls	r0, r2, #3
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	1912      	adds	r2, r2, r4
 80029d8:	eb45 0303 	adc.w	r3, r5, r3
 80029dc:	f04f 0000 	mov.w	r0, #0
 80029e0:	f04f 0100 	mov.w	r1, #0
 80029e4:	0299      	lsls	r1, r3, #10
 80029e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80029ea:	0290      	lsls	r0, r2, #10
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4610      	mov	r0, r2
 80029f2:	4619      	mov	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	461a      	mov	r2, r3
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	f7fd fc78 	bl	80002f0 <__aeabi_uldivmod>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4613      	mov	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	0c1b      	lsrs	r3, r3, #16
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	3301      	adds	r3, #1
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a20:	60bb      	str	r3, [r7, #8]
      break;
 8002a22:	e002      	b.n	8002a2a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a24:	4b04      	ldr	r3, [pc, #16]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x164>)
 8002a26:	60bb      	str	r3, [r7, #8]
      break;
 8002a28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a2a:	68bb      	ldr	r3, [r7, #8]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bdb0      	pop	{r4, r5, r7, pc}
 8002a34:	40023800 	.word	0x40023800
 8002a38:	00f42400 	.word	0x00f42400
 8002a3c:	017d7840 	.word	0x017d7840

08002a40 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000000 	.word	0x20000000

08002a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a5c:	f7ff fff0 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a60:	4602      	mov	r2, r0
 8002a62:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	0a9b      	lsrs	r3, r3, #10
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	4903      	ldr	r1, [pc, #12]	; (8002a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a6e:	5ccb      	ldrb	r3, [r1, r3]
 8002a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	080069cc 	.word	0x080069cc

08002a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a84:	f7ff ffdc 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	0b5b      	lsrs	r3, r3, #13
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	4903      	ldr	r1, [pc, #12]	; (8002aa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a96:	5ccb      	ldrb	r3, [r1, r3]
 8002a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	080069cc 	.word	0x080069cc

08002aa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d012      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ad0:	4b69      	ldr	r3, [pc, #420]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	4a68      	ldr	r2, [pc, #416]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002ada:	6093      	str	r3, [r2, #8]
 8002adc:	4b66      	ldr	r3, [pc, #408]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ae4:	4964      	ldr	r1, [pc, #400]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002af2:	2301      	movs	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d017      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b02:	4b5d      	ldr	r3, [pc, #372]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b08:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b10:	4959      	ldr	r1, [pc, #356]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b20:	d101      	bne.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b22:	2301      	movs	r3, #1
 8002b24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d017      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b3e:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b44:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	494a      	ldr	r1, [pc, #296]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b5c:	d101      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0320 	and.w	r3, r3, #32
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 808b 	beq.w	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b8c:	4b3a      	ldr	r3, [pc, #232]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	4a39      	ldr	r2, [pc, #228]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b96:	6413      	str	r3, [r2, #64]	; 0x40
 8002b98:	4b37      	ldr	r3, [pc, #220]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ba4:	4b35      	ldr	r3, [pc, #212]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a34      	ldr	r2, [pc, #208]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fb0e 	bl	80011d0 <HAL_GetTick>
 8002bb4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bb8:	f7fe fb0a 	bl	80011d0 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	; 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e38d      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bd6:	4b28      	ldr	r3, [pc, #160]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bde:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d035      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d02e      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bf4:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bfc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c02:	4a1d      	ldr	r2, [pc, #116]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c08:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c0e:	4a1a      	ldr	r2, [pc, #104]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c14:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c16:	4a18      	ldr	r2, [pc, #96]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c1c:	4b16      	ldr	r3, [pc, #88]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d114      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c28:	f7fe fad2 	bl	80011d0 <HAL_GetTick>
 8002c2c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c30:	f7fe face 	bl	80011d0 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e34f      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c46:	4b0c      	ldr	r3, [pc, #48]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0ee      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c5e:	d111      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002c60:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c6c:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c6e:	400b      	ands	r3, r1
 8002c70:	4901      	ldr	r1, [pc, #4]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	608b      	str	r3, [r1, #8]
 8002c76:	e00b      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	40007000 	.word	0x40007000
 8002c80:	0ffffcff 	.word	0x0ffffcff
 8002c84:	4bb3      	ldr	r3, [pc, #716]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	4ab2      	ldr	r2, [pc, #712]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c8a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002c8e:	6093      	str	r3, [r2, #8]
 8002c90:	4bb0      	ldr	r3, [pc, #704]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9c:	49ad      	ldr	r1, [pc, #692]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d010      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002cae:	4ba9      	ldr	r3, [pc, #676]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cb4:	4aa7      	ldr	r2, [pc, #668]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002cbe:	4ba5      	ldr	r3, [pc, #660]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cc0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc8:	49a2      	ldr	r1, [pc, #648]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00a      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cdc:	4b9d      	ldr	r3, [pc, #628]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002cea:	499a      	ldr	r1, [pc, #616]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00a      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cfe:	4b95      	ldr	r3, [pc, #596]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d0c:	4991      	ldr	r1, [pc, #580]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00a      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d20:	4b8c      	ldr	r3, [pc, #560]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d2e:	4989      	ldr	r1, [pc, #548]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00a      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d42:	4b84      	ldr	r3, [pc, #528]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	4980      	ldr	r1, [pc, #512]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00a      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d64:	4b7b      	ldr	r3, [pc, #492]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6a:	f023 0203 	bic.w	r2, r3, #3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d72:	4978      	ldr	r1, [pc, #480]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d86:	4b73      	ldr	r3, [pc, #460]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8c:	f023 020c 	bic.w	r2, r3, #12
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	496f      	ldr	r1, [pc, #444]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00a      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002da8:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db6:	4967      	ldr	r1, [pc, #412]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dca:	4b62      	ldr	r3, [pc, #392]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd8:	495e      	ldr	r1, [pc, #376]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002dec:	4b59      	ldr	r3, [pc, #356]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfa:	4956      	ldr	r1, [pc, #344]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e0e:	4b51      	ldr	r3, [pc, #324]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1c:	494d      	ldr	r1, [pc, #308]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00a      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e30:	4b48      	ldr	r3, [pc, #288]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3e:	4945      	ldr	r1, [pc, #276]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00a      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002e52:	4b40      	ldr	r3, [pc, #256]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e60:	493c      	ldr	r1, [pc, #240]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00a      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e74:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e7a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e82:	4934      	ldr	r1, [pc, #208]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d011      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002e96:	4b2f      	ldr	r3, [pc, #188]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ea4:	492b      	ldr	r1, [pc, #172]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002eb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eb4:	d101      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ed6:	4b1f      	ldr	r3, [pc, #124]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002edc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ee4:	491b      	ldr	r1, [pc, #108]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00b      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ef8:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f08:	4912      	ldr	r1, [pc, #72]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00b      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002f1c:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f22:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f2c:	4909      	ldr	r1, [pc, #36]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00f      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f40:	4b04      	ldr	r3, [pc, #16]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f46:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	e002      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002f52:	bf00      	nop
 8002f54:	40023800 	.word	0x40023800
 8002f58:	4985      	ldr	r1, [pc, #532]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00b      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002f6c:	4b80      	ldr	r3, [pc, #512]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f72:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f7c:	497c      	ldr	r1, [pc, #496]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d005      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f92:	f040 80d6 	bne.w	8003142 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f96:	4b76      	ldr	r3, [pc, #472]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a75      	ldr	r2, [pc, #468]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002f9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa2:	f7fe f915 	bl	80011d0 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002faa:	f7fe f911 	bl	80011d0 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b64      	cmp	r3, #100	; 0x64
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e194      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fbc:	4b6c      	ldr	r3, [pc, #432]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f0      	bne.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d021      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11d      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002fdc:	4b64      	ldr	r3, [pc, #400]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe2:	0c1b      	lsrs	r3, r3, #16
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fea:	4b61      	ldr	r3, [pc, #388]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002fec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ff0:	0e1b      	lsrs	r3, r3, #24
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	019a      	lsls	r2, r3, #6
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	041b      	lsls	r3, r3, #16
 8003002:	431a      	orrs	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	061b      	lsls	r3, r3, #24
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	071b      	lsls	r3, r3, #28
 8003010:	4957      	ldr	r1, [pc, #348]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003028:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003036:	2b00      	cmp	r3, #0
 8003038:	d02e      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003042:	d129      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003044:	4b4a      	ldr	r3, [pc, #296]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003046:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800304a:	0c1b      	lsrs	r3, r3, #16
 800304c:	f003 0303 	and.w	r3, r3, #3
 8003050:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003052:	4b47      	ldr	r3, [pc, #284]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003058:	0f1b      	lsrs	r3, r3, #28
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	019a      	lsls	r2, r3, #6
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	041b      	lsls	r3, r3, #16
 800306a:	431a      	orrs	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	061b      	lsls	r3, r3, #24
 8003072:	431a      	orrs	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	071b      	lsls	r3, r3, #28
 8003078:	493d      	ldr	r1, [pc, #244]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003080:	4b3b      	ldr	r3, [pc, #236]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003082:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003086:	f023 021f 	bic.w	r2, r3, #31
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	3b01      	subs	r3, #1
 8003090:	4937      	ldr	r1, [pc, #220]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d01d      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030a4:	4b32      	ldr	r3, [pc, #200]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030aa:	0e1b      	lsrs	r3, r3, #24
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030b2:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b8:	0f1b      	lsrs	r3, r3, #28
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	019a      	lsls	r2, r3, #6
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	041b      	lsls	r3, r3, #16
 80030cc:	431a      	orrs	r2, r3
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	061b      	lsls	r3, r3, #24
 80030d2:	431a      	orrs	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	071b      	lsls	r3, r3, #28
 80030d8:	4925      	ldr	r1, [pc, #148]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d011      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	019a      	lsls	r2, r3, #6
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	041b      	lsls	r3, r3, #16
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	061b      	lsls	r3, r3, #24
 8003100:	431a      	orrs	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	071b      	lsls	r3, r3, #28
 8003108:	4919      	ldr	r1, [pc, #100]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800310a:	4313      	orrs	r3, r2
 800310c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003110:	4b17      	ldr	r3, [pc, #92]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a16      	ldr	r2, [pc, #88]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003116:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800311a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800311c:	f7fe f858 	bl	80011d0 <HAL_GetTick>
 8003120:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003124:	f7fe f854 	bl	80011d0 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e0d7      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b01      	cmp	r3, #1
 8003146:	f040 80cd 	bne.w	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800314a:	4b09      	ldr	r3, [pc, #36]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a08      	ldr	r2, [pc, #32]	; (8003170 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003150:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003154:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003156:	f7fe f83b 	bl	80011d0 <HAL_GetTick>
 800315a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800315c:	e00a      	b.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800315e:	f7fe f837 	bl	80011d0 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b64      	cmp	r3, #100	; 0x64
 800316a:	d903      	bls.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e0ba      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8003170:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003174:	4b5e      	ldr	r3, [pc, #376]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800317c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003180:	d0ed      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003192:	2b00      	cmp	r3, #0
 8003194:	d009      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d02e      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d12a      	bne.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031aa:	4b51      	ldr	r3, [pc, #324]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b0:	0c1b      	lsrs	r3, r3, #16
 80031b2:	f003 0303 	and.w	r3, r3, #3
 80031b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031b8:	4b4d      	ldr	r3, [pc, #308]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031be:	0f1b      	lsrs	r3, r3, #28
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	019a      	lsls	r2, r3, #6
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	041b      	lsls	r3, r3, #16
 80031d0:	431a      	orrs	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	061b      	lsls	r3, r3, #24
 80031d8:	431a      	orrs	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	071b      	lsls	r3, r3, #28
 80031de:	4944      	ldr	r1, [pc, #272]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031e6:	4b42      	ldr	r3, [pc, #264]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031ec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f4:	3b01      	subs	r3, #1
 80031f6:	021b      	lsls	r3, r3, #8
 80031f8:	493d      	ldr	r1, [pc, #244]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d022      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003214:	d11d      	bne.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003216:	4b36      	ldr	r3, [pc, #216]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321c:	0e1b      	lsrs	r3, r3, #24
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003224:	4b32      	ldr	r3, [pc, #200]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322a:	0f1b      	lsrs	r3, r3, #28
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	019a      	lsls	r2, r3, #6
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	041b      	lsls	r3, r3, #16
 800323e:	431a      	orrs	r2, r3
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	061b      	lsls	r3, r3, #24
 8003244:	431a      	orrs	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	071b      	lsls	r3, r3, #28
 800324a:	4929      	ldr	r1, [pc, #164]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d028      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800325e:	4b24      	ldr	r3, [pc, #144]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003264:	0e1b      	lsrs	r3, r3, #24
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800326c:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	0c1b      	lsrs	r3, r3, #16
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	019a      	lsls	r2, r3, #6
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	041b      	lsls	r3, r3, #16
 8003284:	431a      	orrs	r2, r3
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	061b      	lsls	r3, r3, #24
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	071b      	lsls	r3, r3, #28
 8003292:	4917      	ldr	r1, [pc, #92]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800329a:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800329c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a8:	4911      	ldr	r1, [pc, #68]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80032b0:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a0e      	ldr	r2, [pc, #56]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032bc:	f7fd ff88 	bl	80011d0 <HAL_GetTick>
 80032c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032c4:	f7fd ff84 	bl	80011d0 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b64      	cmp	r3, #100	; 0x64
 80032d0:	d901      	bls.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e007      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032d6:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032e2:	d1ef      	bne.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3720      	adds	r7, #32
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800

080032f4 <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	460b      	mov	r3, r1
 80032fe:	607a      	str	r2, [r7, #4]
 8003300:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e059      	b.n	80033c0 <HAL_MultiProcessor_Init+0xcc>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003310:	2b00      	cmp	r3, #0
 8003312:	d106      	bne.n	8003322 <HAL_MultiProcessor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f7fd fd93 	bl	8000e48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2224      	movs	r2, #36	; 0x24
 8003326:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 0201 	bic.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 f8d7 	bl	80034ec <UART_SetConfig>
 800333e:	4603      	mov	r3, r0
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_MultiProcessor_Init+0x54>
  {
    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e03b      	b.n	80033c0 <HAL_MultiProcessor_Init+0xcc>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <HAL_MultiProcessor_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fb77 	bl	8003a44 <UART_AdvFeatureConfig>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003364:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003374:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800337c:	d10a      	bne.n	8003394 <HAL_MultiProcessor_Init+0xa0>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8003388:	7afb      	ldrb	r3, [r7, #11]
 800338a:	061a      	lsls	r2, r3, #24
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fbe5 	bl	8003b88 <UART_CheckIdleState>
 80033be:	4603      	mov	r3, r0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08a      	sub	sp, #40	; 0x28
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	603b      	str	r3, [r7, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d17f      	bne.n	80034e0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d002      	beq.n	80033ec <HAL_UART_Transmit+0x24>
 80033e6:	88fb      	ldrh	r3, [r7, #6]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e078      	b.n	80034e2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d101      	bne.n	80033fe <HAL_UART_Transmit+0x36>
 80033fa:	2302      	movs	r3, #2
 80033fc:	e071      	b.n	80034e2 <HAL_UART_Transmit+0x11a>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2221      	movs	r2, #33	; 0x21
 8003410:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003412:	f7fd fedd 	bl	80011d0 <HAL_GetTick>
 8003416:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	88fa      	ldrh	r2, [r7, #6]
 800341c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	88fa      	ldrh	r2, [r7, #6]
 8003424:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003430:	d108      	bne.n	8003444 <HAL_UART_Transmit+0x7c>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d104      	bne.n	8003444 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800343a:	2300      	movs	r3, #0
 800343c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	61bb      	str	r3, [r7, #24]
 8003442:	e003      	b.n	800344c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003448:	2300      	movs	r3, #0
 800344a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003454:	e02c      	b.n	80034b0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2200      	movs	r2, #0
 800345e:	2180      	movs	r1, #128	; 0x80
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 fbd6 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e038      	b.n	80034e2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10b      	bne.n	800348e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	461a      	mov	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003484:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	3302      	adds	r3, #2
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	e007      	b.n	800349e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	781a      	ldrb	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	3301      	adds	r3, #1
 800349c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1cc      	bne.n	8003456 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2200      	movs	r2, #0
 80034c4:	2140      	movs	r1, #64	; 0x40
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 fba3 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e005      	b.n	80034e2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e000      	b.n	80034e2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
  }
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3720      	adds	r7, #32
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b088      	sub	sp, #32
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80034f8:	2300      	movs	r3, #0
 80034fa:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	431a      	orrs	r2, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4ba7      	ldr	r3, [pc, #668]	; (80037b8 <UART_SetConfig+0x2cc>)
 800351c:	4013      	ands	r3, r2
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6812      	ldr	r2, [r2, #0]
 8003522:	6939      	ldr	r1, [r7, #16]
 8003524:	430b      	orrs	r3, r1
 8003526:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	430a      	orrs	r2, r1
 8003560:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a95      	ldr	r2, [pc, #596]	; (80037bc <UART_SetConfig+0x2d0>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d120      	bne.n	80035ae <UART_SetConfig+0xc2>
 800356c:	4b94      	ldr	r3, [pc, #592]	; (80037c0 <UART_SetConfig+0x2d4>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b03      	cmp	r3, #3
 8003578:	d816      	bhi.n	80035a8 <UART_SetConfig+0xbc>
 800357a:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <UART_SetConfig+0x94>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	08003591 	.word	0x08003591
 8003584:	0800359d 	.word	0x0800359d
 8003588:	08003597 	.word	0x08003597
 800358c:	080035a3 	.word	0x080035a3
 8003590:	2301      	movs	r3, #1
 8003592:	77fb      	strb	r3, [r7, #31]
 8003594:	e14f      	b.n	8003836 <UART_SetConfig+0x34a>
 8003596:	2302      	movs	r3, #2
 8003598:	77fb      	strb	r3, [r7, #31]
 800359a:	e14c      	b.n	8003836 <UART_SetConfig+0x34a>
 800359c:	2304      	movs	r3, #4
 800359e:	77fb      	strb	r3, [r7, #31]
 80035a0:	e149      	b.n	8003836 <UART_SetConfig+0x34a>
 80035a2:	2308      	movs	r3, #8
 80035a4:	77fb      	strb	r3, [r7, #31]
 80035a6:	e146      	b.n	8003836 <UART_SetConfig+0x34a>
 80035a8:	2310      	movs	r3, #16
 80035aa:	77fb      	strb	r3, [r7, #31]
 80035ac:	e143      	b.n	8003836 <UART_SetConfig+0x34a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a84      	ldr	r2, [pc, #528]	; (80037c4 <UART_SetConfig+0x2d8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d132      	bne.n	800361e <UART_SetConfig+0x132>
 80035b8:	4b81      	ldr	r3, [pc, #516]	; (80037c0 <UART_SetConfig+0x2d4>)
 80035ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d828      	bhi.n	8003618 <UART_SetConfig+0x12c>
 80035c6:	a201      	add	r2, pc, #4	; (adr r2, 80035cc <UART_SetConfig+0xe0>)
 80035c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035cc:	08003601 	.word	0x08003601
 80035d0:	08003619 	.word	0x08003619
 80035d4:	08003619 	.word	0x08003619
 80035d8:	08003619 	.word	0x08003619
 80035dc:	0800360d 	.word	0x0800360d
 80035e0:	08003619 	.word	0x08003619
 80035e4:	08003619 	.word	0x08003619
 80035e8:	08003619 	.word	0x08003619
 80035ec:	08003607 	.word	0x08003607
 80035f0:	08003619 	.word	0x08003619
 80035f4:	08003619 	.word	0x08003619
 80035f8:	08003619 	.word	0x08003619
 80035fc:	08003613 	.word	0x08003613
 8003600:	2300      	movs	r3, #0
 8003602:	77fb      	strb	r3, [r7, #31]
 8003604:	e117      	b.n	8003836 <UART_SetConfig+0x34a>
 8003606:	2302      	movs	r3, #2
 8003608:	77fb      	strb	r3, [r7, #31]
 800360a:	e114      	b.n	8003836 <UART_SetConfig+0x34a>
 800360c:	2304      	movs	r3, #4
 800360e:	77fb      	strb	r3, [r7, #31]
 8003610:	e111      	b.n	8003836 <UART_SetConfig+0x34a>
 8003612:	2308      	movs	r3, #8
 8003614:	77fb      	strb	r3, [r7, #31]
 8003616:	e10e      	b.n	8003836 <UART_SetConfig+0x34a>
 8003618:	2310      	movs	r3, #16
 800361a:	77fb      	strb	r3, [r7, #31]
 800361c:	e10b      	b.n	8003836 <UART_SetConfig+0x34a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a69      	ldr	r2, [pc, #420]	; (80037c8 <UART_SetConfig+0x2dc>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d120      	bne.n	800366a <UART_SetConfig+0x17e>
 8003628:	4b65      	ldr	r3, [pc, #404]	; (80037c0 <UART_SetConfig+0x2d4>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003632:	2b30      	cmp	r3, #48	; 0x30
 8003634:	d013      	beq.n	800365e <UART_SetConfig+0x172>
 8003636:	2b30      	cmp	r3, #48	; 0x30
 8003638:	d814      	bhi.n	8003664 <UART_SetConfig+0x178>
 800363a:	2b20      	cmp	r3, #32
 800363c:	d009      	beq.n	8003652 <UART_SetConfig+0x166>
 800363e:	2b20      	cmp	r3, #32
 8003640:	d810      	bhi.n	8003664 <UART_SetConfig+0x178>
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <UART_SetConfig+0x160>
 8003646:	2b10      	cmp	r3, #16
 8003648:	d006      	beq.n	8003658 <UART_SetConfig+0x16c>
 800364a:	e00b      	b.n	8003664 <UART_SetConfig+0x178>
 800364c:	2300      	movs	r3, #0
 800364e:	77fb      	strb	r3, [r7, #31]
 8003650:	e0f1      	b.n	8003836 <UART_SetConfig+0x34a>
 8003652:	2302      	movs	r3, #2
 8003654:	77fb      	strb	r3, [r7, #31]
 8003656:	e0ee      	b.n	8003836 <UART_SetConfig+0x34a>
 8003658:	2304      	movs	r3, #4
 800365a:	77fb      	strb	r3, [r7, #31]
 800365c:	e0eb      	b.n	8003836 <UART_SetConfig+0x34a>
 800365e:	2308      	movs	r3, #8
 8003660:	77fb      	strb	r3, [r7, #31]
 8003662:	e0e8      	b.n	8003836 <UART_SetConfig+0x34a>
 8003664:	2310      	movs	r3, #16
 8003666:	77fb      	strb	r3, [r7, #31]
 8003668:	e0e5      	b.n	8003836 <UART_SetConfig+0x34a>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a57      	ldr	r2, [pc, #348]	; (80037cc <UART_SetConfig+0x2e0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d120      	bne.n	80036b6 <UART_SetConfig+0x1ca>
 8003674:	4b52      	ldr	r3, [pc, #328]	; (80037c0 <UART_SetConfig+0x2d4>)
 8003676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800367e:	2bc0      	cmp	r3, #192	; 0xc0
 8003680:	d013      	beq.n	80036aa <UART_SetConfig+0x1be>
 8003682:	2bc0      	cmp	r3, #192	; 0xc0
 8003684:	d814      	bhi.n	80036b0 <UART_SetConfig+0x1c4>
 8003686:	2b80      	cmp	r3, #128	; 0x80
 8003688:	d009      	beq.n	800369e <UART_SetConfig+0x1b2>
 800368a:	2b80      	cmp	r3, #128	; 0x80
 800368c:	d810      	bhi.n	80036b0 <UART_SetConfig+0x1c4>
 800368e:	2b00      	cmp	r3, #0
 8003690:	d002      	beq.n	8003698 <UART_SetConfig+0x1ac>
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	d006      	beq.n	80036a4 <UART_SetConfig+0x1b8>
 8003696:	e00b      	b.n	80036b0 <UART_SetConfig+0x1c4>
 8003698:	2300      	movs	r3, #0
 800369a:	77fb      	strb	r3, [r7, #31]
 800369c:	e0cb      	b.n	8003836 <UART_SetConfig+0x34a>
 800369e:	2302      	movs	r3, #2
 80036a0:	77fb      	strb	r3, [r7, #31]
 80036a2:	e0c8      	b.n	8003836 <UART_SetConfig+0x34a>
 80036a4:	2304      	movs	r3, #4
 80036a6:	77fb      	strb	r3, [r7, #31]
 80036a8:	e0c5      	b.n	8003836 <UART_SetConfig+0x34a>
 80036aa:	2308      	movs	r3, #8
 80036ac:	77fb      	strb	r3, [r7, #31]
 80036ae:	e0c2      	b.n	8003836 <UART_SetConfig+0x34a>
 80036b0:	2310      	movs	r3, #16
 80036b2:	77fb      	strb	r3, [r7, #31]
 80036b4:	e0bf      	b.n	8003836 <UART_SetConfig+0x34a>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a45      	ldr	r2, [pc, #276]	; (80037d0 <UART_SetConfig+0x2e4>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d125      	bne.n	800370c <UART_SetConfig+0x220>
 80036c0:	4b3f      	ldr	r3, [pc, #252]	; (80037c0 <UART_SetConfig+0x2d4>)
 80036c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036ce:	d017      	beq.n	8003700 <UART_SetConfig+0x214>
 80036d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036d4:	d817      	bhi.n	8003706 <UART_SetConfig+0x21a>
 80036d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036da:	d00b      	beq.n	80036f4 <UART_SetConfig+0x208>
 80036dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036e0:	d811      	bhi.n	8003706 <UART_SetConfig+0x21a>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <UART_SetConfig+0x202>
 80036e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ea:	d006      	beq.n	80036fa <UART_SetConfig+0x20e>
 80036ec:	e00b      	b.n	8003706 <UART_SetConfig+0x21a>
 80036ee:	2300      	movs	r3, #0
 80036f0:	77fb      	strb	r3, [r7, #31]
 80036f2:	e0a0      	b.n	8003836 <UART_SetConfig+0x34a>
 80036f4:	2302      	movs	r3, #2
 80036f6:	77fb      	strb	r3, [r7, #31]
 80036f8:	e09d      	b.n	8003836 <UART_SetConfig+0x34a>
 80036fa:	2304      	movs	r3, #4
 80036fc:	77fb      	strb	r3, [r7, #31]
 80036fe:	e09a      	b.n	8003836 <UART_SetConfig+0x34a>
 8003700:	2308      	movs	r3, #8
 8003702:	77fb      	strb	r3, [r7, #31]
 8003704:	e097      	b.n	8003836 <UART_SetConfig+0x34a>
 8003706:	2310      	movs	r3, #16
 8003708:	77fb      	strb	r3, [r7, #31]
 800370a:	e094      	b.n	8003836 <UART_SetConfig+0x34a>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a30      	ldr	r2, [pc, #192]	; (80037d4 <UART_SetConfig+0x2e8>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d125      	bne.n	8003762 <UART_SetConfig+0x276>
 8003716:	4b2a      	ldr	r3, [pc, #168]	; (80037c0 <UART_SetConfig+0x2d4>)
 8003718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003720:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003724:	d017      	beq.n	8003756 <UART_SetConfig+0x26a>
 8003726:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800372a:	d817      	bhi.n	800375c <UART_SetConfig+0x270>
 800372c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003730:	d00b      	beq.n	800374a <UART_SetConfig+0x25e>
 8003732:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003736:	d811      	bhi.n	800375c <UART_SetConfig+0x270>
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <UART_SetConfig+0x258>
 800373c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003740:	d006      	beq.n	8003750 <UART_SetConfig+0x264>
 8003742:	e00b      	b.n	800375c <UART_SetConfig+0x270>
 8003744:	2301      	movs	r3, #1
 8003746:	77fb      	strb	r3, [r7, #31]
 8003748:	e075      	b.n	8003836 <UART_SetConfig+0x34a>
 800374a:	2302      	movs	r3, #2
 800374c:	77fb      	strb	r3, [r7, #31]
 800374e:	e072      	b.n	8003836 <UART_SetConfig+0x34a>
 8003750:	2304      	movs	r3, #4
 8003752:	77fb      	strb	r3, [r7, #31]
 8003754:	e06f      	b.n	8003836 <UART_SetConfig+0x34a>
 8003756:	2308      	movs	r3, #8
 8003758:	77fb      	strb	r3, [r7, #31]
 800375a:	e06c      	b.n	8003836 <UART_SetConfig+0x34a>
 800375c:	2310      	movs	r3, #16
 800375e:	77fb      	strb	r3, [r7, #31]
 8003760:	e069      	b.n	8003836 <UART_SetConfig+0x34a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1c      	ldr	r2, [pc, #112]	; (80037d8 <UART_SetConfig+0x2ec>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d137      	bne.n	80037dc <UART_SetConfig+0x2f0>
 800376c:	4b14      	ldr	r3, [pc, #80]	; (80037c0 <UART_SetConfig+0x2d4>)
 800376e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003772:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003776:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800377a:	d017      	beq.n	80037ac <UART_SetConfig+0x2c0>
 800377c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003780:	d817      	bhi.n	80037b2 <UART_SetConfig+0x2c6>
 8003782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003786:	d00b      	beq.n	80037a0 <UART_SetConfig+0x2b4>
 8003788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800378c:	d811      	bhi.n	80037b2 <UART_SetConfig+0x2c6>
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <UART_SetConfig+0x2ae>
 8003792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003796:	d006      	beq.n	80037a6 <UART_SetConfig+0x2ba>
 8003798:	e00b      	b.n	80037b2 <UART_SetConfig+0x2c6>
 800379a:	2300      	movs	r3, #0
 800379c:	77fb      	strb	r3, [r7, #31]
 800379e:	e04a      	b.n	8003836 <UART_SetConfig+0x34a>
 80037a0:	2302      	movs	r3, #2
 80037a2:	77fb      	strb	r3, [r7, #31]
 80037a4:	e047      	b.n	8003836 <UART_SetConfig+0x34a>
 80037a6:	2304      	movs	r3, #4
 80037a8:	77fb      	strb	r3, [r7, #31]
 80037aa:	e044      	b.n	8003836 <UART_SetConfig+0x34a>
 80037ac:	2308      	movs	r3, #8
 80037ae:	77fb      	strb	r3, [r7, #31]
 80037b0:	e041      	b.n	8003836 <UART_SetConfig+0x34a>
 80037b2:	2310      	movs	r3, #16
 80037b4:	77fb      	strb	r3, [r7, #31]
 80037b6:	e03e      	b.n	8003836 <UART_SetConfig+0x34a>
 80037b8:	efff69f3 	.word	0xefff69f3
 80037bc:	40011000 	.word	0x40011000
 80037c0:	40023800 	.word	0x40023800
 80037c4:	40004400 	.word	0x40004400
 80037c8:	40004800 	.word	0x40004800
 80037cc:	40004c00 	.word	0x40004c00
 80037d0:	40005000 	.word	0x40005000
 80037d4:	40011400 	.word	0x40011400
 80037d8:	40007800 	.word	0x40007800
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a94      	ldr	r2, [pc, #592]	; (8003a34 <UART_SetConfig+0x548>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d125      	bne.n	8003832 <UART_SetConfig+0x346>
 80037e6:	4b94      	ldr	r3, [pc, #592]	; (8003a38 <UART_SetConfig+0x54c>)
 80037e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037f4:	d017      	beq.n	8003826 <UART_SetConfig+0x33a>
 80037f6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037fa:	d817      	bhi.n	800382c <UART_SetConfig+0x340>
 80037fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003800:	d00b      	beq.n	800381a <UART_SetConfig+0x32e>
 8003802:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003806:	d811      	bhi.n	800382c <UART_SetConfig+0x340>
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <UART_SetConfig+0x328>
 800380c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003810:	d006      	beq.n	8003820 <UART_SetConfig+0x334>
 8003812:	e00b      	b.n	800382c <UART_SetConfig+0x340>
 8003814:	2300      	movs	r3, #0
 8003816:	77fb      	strb	r3, [r7, #31]
 8003818:	e00d      	b.n	8003836 <UART_SetConfig+0x34a>
 800381a:	2302      	movs	r3, #2
 800381c:	77fb      	strb	r3, [r7, #31]
 800381e:	e00a      	b.n	8003836 <UART_SetConfig+0x34a>
 8003820:	2304      	movs	r3, #4
 8003822:	77fb      	strb	r3, [r7, #31]
 8003824:	e007      	b.n	8003836 <UART_SetConfig+0x34a>
 8003826:	2308      	movs	r3, #8
 8003828:	77fb      	strb	r3, [r7, #31]
 800382a:	e004      	b.n	8003836 <UART_SetConfig+0x34a>
 800382c:	2310      	movs	r3, #16
 800382e:	77fb      	strb	r3, [r7, #31]
 8003830:	e001      	b.n	8003836 <UART_SetConfig+0x34a>
 8003832:	2310      	movs	r3, #16
 8003834:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800383e:	d17f      	bne.n	8003940 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 8003840:	7ffb      	ldrb	r3, [r7, #31]
 8003842:	2b08      	cmp	r3, #8
 8003844:	d85c      	bhi.n	8003900 <UART_SetConfig+0x414>
 8003846:	a201      	add	r2, pc, #4	; (adr r2, 800384c <UART_SetConfig+0x360>)
 8003848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384c:	08003871 	.word	0x08003871
 8003850:	08003891 	.word	0x08003891
 8003854:	080038b1 	.word	0x080038b1
 8003858:	08003901 	.word	0x08003901
 800385c:	080038c9 	.word	0x080038c9
 8003860:	08003901 	.word	0x08003901
 8003864:	08003901 	.word	0x08003901
 8003868:	08003901 	.word	0x08003901
 800386c:	080038e9 	.word	0x080038e9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003870:	f7ff f8f2 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 8003874:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	005a      	lsls	r2, r3, #1
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	085b      	lsrs	r3, r3, #1
 8003880:	441a      	add	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	fbb2 f3f3 	udiv	r3, r2, r3
 800388a:	b29b      	uxth	r3, r3
 800388c:	61bb      	str	r3, [r7, #24]
        break;
 800388e:	e03a      	b.n	8003906 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003890:	f7ff f8f6 	bl	8002a80 <HAL_RCC_GetPCLK2Freq>
 8003894:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	005a      	lsls	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	085b      	lsrs	r3, r3, #1
 80038a0:	441a      	add	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	61bb      	str	r3, [r7, #24]
        break;
 80038ae:	e02a      	b.n	8003906 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	085a      	lsrs	r2, r3, #1
 80038b6:	4b61      	ldr	r3, [pc, #388]	; (8003a3c <UART_SetConfig+0x550>)
 80038b8:	4413      	add	r3, r2
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6852      	ldr	r2, [r2, #4]
 80038be:	fbb3 f3f2 	udiv	r3, r3, r2
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	61bb      	str	r3, [r7, #24]
        break;
 80038c6:	e01e      	b.n	8003906 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038c8:	f7ff f804 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80038cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	005a      	lsls	r2, r3, #1
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	085b      	lsrs	r3, r3, #1
 80038d8:	441a      	add	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	61bb      	str	r3, [r7, #24]
        break;
 80038e6:	e00e      	b.n	8003906 <UART_SetConfig+0x41a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	085b      	lsrs	r3, r3, #1
 80038ee:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	61bb      	str	r3, [r7, #24]
        break;
 80038fe:	e002      	b.n	8003906 <UART_SetConfig+0x41a>
      default:
        ret = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	75fb      	strb	r3, [r7, #23]
        break;
 8003904:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b0f      	cmp	r3, #15
 800390a:	d916      	bls.n	800393a <UART_SetConfig+0x44e>
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003912:	d212      	bcs.n	800393a <UART_SetConfig+0x44e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	b29b      	uxth	r3, r3
 8003918:	f023 030f 	bic.w	r3, r3, #15
 800391c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	085b      	lsrs	r3, r3, #1
 8003922:	b29b      	uxth	r3, r3
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	b29a      	uxth	r2, r3
 800392a:	897b      	ldrh	r3, [r7, #10]
 800392c:	4313      	orrs	r3, r2
 800392e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	897a      	ldrh	r2, [r7, #10]
 8003936:	60da      	str	r2, [r3, #12]
 8003938:	e070      	b.n	8003a1c <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	75fb      	strb	r3, [r7, #23]
 800393e:	e06d      	b.n	8003a1c <UART_SetConfig+0x530>
    }
  }
  else
  {
    switch (clocksource)
 8003940:	7ffb      	ldrb	r3, [r7, #31]
 8003942:	2b08      	cmp	r3, #8
 8003944:	d859      	bhi.n	80039fa <UART_SetConfig+0x50e>
 8003946:	a201      	add	r2, pc, #4	; (adr r2, 800394c <UART_SetConfig+0x460>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	08003971 	.word	0x08003971
 8003950:	0800398f 	.word	0x0800398f
 8003954:	080039ad 	.word	0x080039ad
 8003958:	080039fb 	.word	0x080039fb
 800395c:	080039c5 	.word	0x080039c5
 8003960:	080039fb 	.word	0x080039fb
 8003964:	080039fb 	.word	0x080039fb
 8003968:	080039fb 	.word	0x080039fb
 800396c:	080039e3 	.word	0x080039e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003970:	f7ff f872 	bl	8002a58 <HAL_RCC_GetPCLK1Freq>
 8003974:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	085a      	lsrs	r2, r3, #1
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	441a      	add	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	fbb2 f3f3 	udiv	r3, r2, r3
 8003988:	b29b      	uxth	r3, r3
 800398a:	61bb      	str	r3, [r7, #24]
        break;
 800398c:	e038      	b.n	8003a00 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800398e:	f7ff f877 	bl	8002a80 <HAL_RCC_GetPCLK2Freq>
 8003992:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	085a      	lsrs	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	441a      	add	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	61bb      	str	r3, [r7, #24]
        break;
 80039aa:	e029      	b.n	8003a00 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	085a      	lsrs	r2, r3, #1
 80039b2:	4b23      	ldr	r3, [pc, #140]	; (8003a40 <UART_SetConfig+0x554>)
 80039b4:	4413      	add	r3, r2
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6852      	ldr	r2, [r2, #4]
 80039ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80039be:	b29b      	uxth	r3, r3
 80039c0:	61bb      	str	r3, [r7, #24]
        break;
 80039c2:	e01d      	b.n	8003a00 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039c4:	f7fe ff86 	bl	80028d4 <HAL_RCC_GetSysClockFreq>
 80039c8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	085a      	lsrs	r2, r3, #1
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	441a      	add	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	b29b      	uxth	r3, r3
 80039de:	61bb      	str	r3, [r7, #24]
        break;
 80039e0:	e00e      	b.n	8003a00 <UART_SetConfig+0x514>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	085b      	lsrs	r3, r3, #1
 80039e8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	61bb      	str	r3, [r7, #24]
        break;
 80039f8:	e002      	b.n	8003a00 <UART_SetConfig+0x514>
      default:
        ret = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	75fb      	strb	r3, [r7, #23]
        break;
 80039fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	2b0f      	cmp	r3, #15
 8003a04:	d908      	bls.n	8003a18 <UART_SetConfig+0x52c>
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a0c:	d204      	bcs.n	8003a18 <UART_SetConfig+0x52c>
    {
      huart->Instance->BRR = usartdiv;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	e001      	b.n	8003a1c <UART_SetConfig+0x530>
    }
    else
    {
      ret = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3720      	adds	r7, #32
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40007c00 	.word	0x40007c00
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	01e84800 	.word	0x01e84800
 8003a40:	00f42400 	.word	0x00f42400

08003a44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00a      	beq.n	8003a6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00a      	beq.n	8003a90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00a      	beq.n	8003ab2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad8:	f003 0310 	and.w	r3, r3, #16
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00a      	beq.n	8003af6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00a      	beq.n	8003b18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d01a      	beq.n	8003b5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b42:	d10a      	bne.n	8003b5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	605a      	str	r2, [r3, #4]
  }
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003b96:	f7fd fb1b 	bl	80011d0 <HAL_GetTick>
 8003b9a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d10e      	bne.n	8003bc8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003baa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f82a 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e020      	b.n	8003c0a <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d10e      	bne.n	8003bf4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bd6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 f814 	bl	8003c12 <UART_WaitOnFlagUntilTimeout>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e00a      	b.n	8003c0a <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b084      	sub	sp, #16
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	603b      	str	r3, [r7, #0]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c22:	e05d      	b.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d059      	beq.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2c:	f7fd fad0 	bl	80011d0 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d302      	bcc.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d11b      	bne.n	8003c7a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c50:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0201 	bic.w	r2, r2, #1
 8003c60:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e042      	b.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d02b      	beq.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c96:	d123      	bne.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ca0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cb0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0201 	bic.w	r2, r2, #1
 8003cc0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e00f      	b.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	69da      	ldr	r2, [r3, #28]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	bf0c      	ite	eq
 8003cf0:	2301      	moveq	r3, #1
 8003cf2:	2300      	movne	r3, #0
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	79fb      	ldrb	r3, [r7, #7]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d092      	beq.n	8003c24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <__errno>:
 8003d08:	4b01      	ldr	r3, [pc, #4]	; (8003d10 <__errno+0x8>)
 8003d0a:	6818      	ldr	r0, [r3, #0]
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	2000000c 	.word	0x2000000c

08003d14 <__libc_init_array>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	4d0d      	ldr	r5, [pc, #52]	; (8003d4c <__libc_init_array+0x38>)
 8003d18:	4c0d      	ldr	r4, [pc, #52]	; (8003d50 <__libc_init_array+0x3c>)
 8003d1a:	1b64      	subs	r4, r4, r5
 8003d1c:	10a4      	asrs	r4, r4, #2
 8003d1e:	2600      	movs	r6, #0
 8003d20:	42a6      	cmp	r6, r4
 8003d22:	d109      	bne.n	8003d38 <__libc_init_array+0x24>
 8003d24:	4d0b      	ldr	r5, [pc, #44]	; (8003d54 <__libc_init_array+0x40>)
 8003d26:	4c0c      	ldr	r4, [pc, #48]	; (8003d58 <__libc_init_array+0x44>)
 8003d28:	f002 fe3a 	bl	80069a0 <_init>
 8003d2c:	1b64      	subs	r4, r4, r5
 8003d2e:	10a4      	asrs	r4, r4, #2
 8003d30:	2600      	movs	r6, #0
 8003d32:	42a6      	cmp	r6, r4
 8003d34:	d105      	bne.n	8003d42 <__libc_init_array+0x2e>
 8003d36:	bd70      	pop	{r4, r5, r6, pc}
 8003d38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d3c:	4798      	blx	r3
 8003d3e:	3601      	adds	r6, #1
 8003d40:	e7ee      	b.n	8003d20 <__libc_init_array+0xc>
 8003d42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d46:	4798      	blx	r3
 8003d48:	3601      	adds	r6, #1
 8003d4a:	e7f2      	b.n	8003d32 <__libc_init_array+0x1e>
 8003d4c:	08006dbc 	.word	0x08006dbc
 8003d50:	08006dbc 	.word	0x08006dbc
 8003d54:	08006dbc 	.word	0x08006dbc
 8003d58:	08006dc0 	.word	0x08006dc0

08003d5c <memset>:
 8003d5c:	4402      	add	r2, r0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d100      	bne.n	8003d66 <memset+0xa>
 8003d64:	4770      	bx	lr
 8003d66:	f803 1b01 	strb.w	r1, [r3], #1
 8003d6a:	e7f9      	b.n	8003d60 <memset+0x4>

08003d6c <__cvt>:
 8003d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d6e:	ed2d 8b02 	vpush	{d8}
 8003d72:	eeb0 8b40 	vmov.f64	d8, d0
 8003d76:	b085      	sub	sp, #20
 8003d78:	4617      	mov	r7, r2
 8003d7a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003d7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003d7e:	ee18 2a90 	vmov	r2, s17
 8003d82:	f025 0520 	bic.w	r5, r5, #32
 8003d86:	2a00      	cmp	r2, #0
 8003d88:	bfb6      	itet	lt
 8003d8a:	222d      	movlt	r2, #45	; 0x2d
 8003d8c:	2200      	movge	r2, #0
 8003d8e:	eeb1 8b40 	vneglt.f64	d8, d0
 8003d92:	2d46      	cmp	r5, #70	; 0x46
 8003d94:	460c      	mov	r4, r1
 8003d96:	701a      	strb	r2, [r3, #0]
 8003d98:	d004      	beq.n	8003da4 <__cvt+0x38>
 8003d9a:	2d45      	cmp	r5, #69	; 0x45
 8003d9c:	d100      	bne.n	8003da0 <__cvt+0x34>
 8003d9e:	3401      	adds	r4, #1
 8003da0:	2102      	movs	r1, #2
 8003da2:	e000      	b.n	8003da6 <__cvt+0x3a>
 8003da4:	2103      	movs	r1, #3
 8003da6:	ab03      	add	r3, sp, #12
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	ab02      	add	r3, sp, #8
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	4622      	mov	r2, r4
 8003db0:	4633      	mov	r3, r6
 8003db2:	eeb0 0b48 	vmov.f64	d0, d8
 8003db6:	f000 fcdf 	bl	8004778 <_dtoa_r>
 8003dba:	2d47      	cmp	r5, #71	; 0x47
 8003dbc:	d109      	bne.n	8003dd2 <__cvt+0x66>
 8003dbe:	07fb      	lsls	r3, r7, #31
 8003dc0:	d407      	bmi.n	8003dd2 <__cvt+0x66>
 8003dc2:	9b03      	ldr	r3, [sp, #12]
 8003dc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dc6:	1a1b      	subs	r3, r3, r0
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	b005      	add	sp, #20
 8003dcc:	ecbd 8b02 	vpop	{d8}
 8003dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd2:	2d46      	cmp	r5, #70	; 0x46
 8003dd4:	eb00 0204 	add.w	r2, r0, r4
 8003dd8:	d10c      	bne.n	8003df4 <__cvt+0x88>
 8003dda:	7803      	ldrb	r3, [r0, #0]
 8003ddc:	2b30      	cmp	r3, #48	; 0x30
 8003dde:	d107      	bne.n	8003df0 <__cvt+0x84>
 8003de0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de8:	bf1c      	itt	ne
 8003dea:	f1c4 0401 	rsbne	r4, r4, #1
 8003dee:	6034      	strne	r4, [r6, #0]
 8003df0:	6833      	ldr	r3, [r6, #0]
 8003df2:	441a      	add	r2, r3
 8003df4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dfc:	bf08      	it	eq
 8003dfe:	9203      	streq	r2, [sp, #12]
 8003e00:	2130      	movs	r1, #48	; 0x30
 8003e02:	9b03      	ldr	r3, [sp, #12]
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d2dc      	bcs.n	8003dc2 <__cvt+0x56>
 8003e08:	1c5c      	adds	r4, r3, #1
 8003e0a:	9403      	str	r4, [sp, #12]
 8003e0c:	7019      	strb	r1, [r3, #0]
 8003e0e:	e7f8      	b.n	8003e02 <__cvt+0x96>

08003e10 <__exponent>:
 8003e10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e12:	4603      	mov	r3, r0
 8003e14:	2900      	cmp	r1, #0
 8003e16:	bfb8      	it	lt
 8003e18:	4249      	neglt	r1, r1
 8003e1a:	f803 2b02 	strb.w	r2, [r3], #2
 8003e1e:	bfb4      	ite	lt
 8003e20:	222d      	movlt	r2, #45	; 0x2d
 8003e22:	222b      	movge	r2, #43	; 0x2b
 8003e24:	2909      	cmp	r1, #9
 8003e26:	7042      	strb	r2, [r0, #1]
 8003e28:	dd2a      	ble.n	8003e80 <__exponent+0x70>
 8003e2a:	f10d 0407 	add.w	r4, sp, #7
 8003e2e:	46a4      	mov	ip, r4
 8003e30:	270a      	movs	r7, #10
 8003e32:	46a6      	mov	lr, r4
 8003e34:	460a      	mov	r2, r1
 8003e36:	fb91 f6f7 	sdiv	r6, r1, r7
 8003e3a:	fb07 1516 	mls	r5, r7, r6, r1
 8003e3e:	3530      	adds	r5, #48	; 0x30
 8003e40:	2a63      	cmp	r2, #99	; 0x63
 8003e42:	f104 34ff 	add.w	r4, r4, #4294967295
 8003e46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003e4a:	4631      	mov	r1, r6
 8003e4c:	dcf1      	bgt.n	8003e32 <__exponent+0x22>
 8003e4e:	3130      	adds	r1, #48	; 0x30
 8003e50:	f1ae 0502 	sub.w	r5, lr, #2
 8003e54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003e58:	1c44      	adds	r4, r0, #1
 8003e5a:	4629      	mov	r1, r5
 8003e5c:	4561      	cmp	r1, ip
 8003e5e:	d30a      	bcc.n	8003e76 <__exponent+0x66>
 8003e60:	f10d 0209 	add.w	r2, sp, #9
 8003e64:	eba2 020e 	sub.w	r2, r2, lr
 8003e68:	4565      	cmp	r5, ip
 8003e6a:	bf88      	it	hi
 8003e6c:	2200      	movhi	r2, #0
 8003e6e:	4413      	add	r3, r2
 8003e70:	1a18      	subs	r0, r3, r0
 8003e72:	b003      	add	sp, #12
 8003e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003e7e:	e7ed      	b.n	8003e5c <__exponent+0x4c>
 8003e80:	2330      	movs	r3, #48	; 0x30
 8003e82:	3130      	adds	r1, #48	; 0x30
 8003e84:	7083      	strb	r3, [r0, #2]
 8003e86:	70c1      	strb	r1, [r0, #3]
 8003e88:	1d03      	adds	r3, r0, #4
 8003e8a:	e7f1      	b.n	8003e70 <__exponent+0x60>
 8003e8c:	0000      	movs	r0, r0
	...

08003e90 <_printf_float>:
 8003e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e94:	b08b      	sub	sp, #44	; 0x2c
 8003e96:	460c      	mov	r4, r1
 8003e98:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003e9c:	4616      	mov	r6, r2
 8003e9e:	461f      	mov	r7, r3
 8003ea0:	4605      	mov	r5, r0
 8003ea2:	f001 f9eb 	bl	800527c <_localeconv_r>
 8003ea6:	f8d0 b000 	ldr.w	fp, [r0]
 8003eaa:	4658      	mov	r0, fp
 8003eac:	f7fc f9c8 	bl	8000240 <strlen>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9308      	str	r3, [sp, #32]
 8003eb4:	f8d8 3000 	ldr.w	r3, [r8]
 8003eb8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003ebc:	6822      	ldr	r2, [r4, #0]
 8003ebe:	3307      	adds	r3, #7
 8003ec0:	f023 0307 	bic.w	r3, r3, #7
 8003ec4:	f103 0108 	add.w	r1, r3, #8
 8003ec8:	f8c8 1000 	str.w	r1, [r8]
 8003ecc:	4682      	mov	sl, r0
 8003ece:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ed2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8003ed6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004138 <_printf_float+0x2a8>
 8003eda:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8003ede:	eeb0 6bc0 	vabs.f64	d6, d0
 8003ee2:	eeb4 6b47 	vcmp.f64	d6, d7
 8003ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eea:	dd24      	ble.n	8003f36 <_printf_float+0xa6>
 8003eec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef4:	d502      	bpl.n	8003efc <_printf_float+0x6c>
 8003ef6:	232d      	movs	r3, #45	; 0x2d
 8003ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003efc:	4b90      	ldr	r3, [pc, #576]	; (8004140 <_printf_float+0x2b0>)
 8003efe:	4891      	ldr	r0, [pc, #580]	; (8004144 <_printf_float+0x2b4>)
 8003f00:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003f04:	bf94      	ite	ls
 8003f06:	4698      	movls	r8, r3
 8003f08:	4680      	movhi	r8, r0
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	6123      	str	r3, [r4, #16]
 8003f0e:	f022 0204 	bic.w	r2, r2, #4
 8003f12:	2300      	movs	r3, #0
 8003f14:	6022      	str	r2, [r4, #0]
 8003f16:	9304      	str	r3, [sp, #16]
 8003f18:	9700      	str	r7, [sp, #0]
 8003f1a:	4633      	mov	r3, r6
 8003f1c:	aa09      	add	r2, sp, #36	; 0x24
 8003f1e:	4621      	mov	r1, r4
 8003f20:	4628      	mov	r0, r5
 8003f22:	f000 f9d3 	bl	80042cc <_printf_common>
 8003f26:	3001      	adds	r0, #1
 8003f28:	f040 808a 	bne.w	8004040 <_printf_float+0x1b0>
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	b00b      	add	sp, #44	; 0x2c
 8003f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f36:	eeb4 0b40 	vcmp.f64	d0, d0
 8003f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f3e:	d709      	bvc.n	8003f54 <_printf_float+0xc4>
 8003f40:	ee10 3a90 	vmov	r3, s1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bfbc      	itt	lt
 8003f48:	232d      	movlt	r3, #45	; 0x2d
 8003f4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003f4e:	487e      	ldr	r0, [pc, #504]	; (8004148 <_printf_float+0x2b8>)
 8003f50:	4b7e      	ldr	r3, [pc, #504]	; (800414c <_printf_float+0x2bc>)
 8003f52:	e7d5      	b.n	8003f00 <_printf_float+0x70>
 8003f54:	6863      	ldr	r3, [r4, #4]
 8003f56:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003f5a:	9104      	str	r1, [sp, #16]
 8003f5c:	1c59      	adds	r1, r3, #1
 8003f5e:	d13c      	bne.n	8003fda <_printf_float+0x14a>
 8003f60:	2306      	movs	r3, #6
 8003f62:	6063      	str	r3, [r4, #4]
 8003f64:	2300      	movs	r3, #0
 8003f66:	9303      	str	r3, [sp, #12]
 8003f68:	ab08      	add	r3, sp, #32
 8003f6a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003f6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f72:	ab07      	add	r3, sp, #28
 8003f74:	6861      	ldr	r1, [r4, #4]
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	6022      	str	r2, [r4, #0]
 8003f7a:	f10d 031b 	add.w	r3, sp, #27
 8003f7e:	4628      	mov	r0, r5
 8003f80:	f7ff fef4 	bl	8003d6c <__cvt>
 8003f84:	9b04      	ldr	r3, [sp, #16]
 8003f86:	9907      	ldr	r1, [sp, #28]
 8003f88:	2b47      	cmp	r3, #71	; 0x47
 8003f8a:	4680      	mov	r8, r0
 8003f8c:	d108      	bne.n	8003fa0 <_printf_float+0x110>
 8003f8e:	1cc8      	adds	r0, r1, #3
 8003f90:	db02      	blt.n	8003f98 <_printf_float+0x108>
 8003f92:	6863      	ldr	r3, [r4, #4]
 8003f94:	4299      	cmp	r1, r3
 8003f96:	dd41      	ble.n	800401c <_printf_float+0x18c>
 8003f98:	f1a9 0902 	sub.w	r9, r9, #2
 8003f9c:	fa5f f989 	uxtb.w	r9, r9
 8003fa0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003fa4:	d820      	bhi.n	8003fe8 <_printf_float+0x158>
 8003fa6:	3901      	subs	r1, #1
 8003fa8:	464a      	mov	r2, r9
 8003faa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003fae:	9107      	str	r1, [sp, #28]
 8003fb0:	f7ff ff2e 	bl	8003e10 <__exponent>
 8003fb4:	9a08      	ldr	r2, [sp, #32]
 8003fb6:	9004      	str	r0, [sp, #16]
 8003fb8:	1813      	adds	r3, r2, r0
 8003fba:	2a01      	cmp	r2, #1
 8003fbc:	6123      	str	r3, [r4, #16]
 8003fbe:	dc02      	bgt.n	8003fc6 <_printf_float+0x136>
 8003fc0:	6822      	ldr	r2, [r4, #0]
 8003fc2:	07d2      	lsls	r2, r2, #31
 8003fc4:	d501      	bpl.n	8003fca <_printf_float+0x13a>
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	6123      	str	r3, [r4, #16]
 8003fca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d0a2      	beq.n	8003f18 <_printf_float+0x88>
 8003fd2:	232d      	movs	r3, #45	; 0x2d
 8003fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fd8:	e79e      	b.n	8003f18 <_printf_float+0x88>
 8003fda:	9904      	ldr	r1, [sp, #16]
 8003fdc:	2947      	cmp	r1, #71	; 0x47
 8003fde:	d1c1      	bne.n	8003f64 <_printf_float+0xd4>
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1bf      	bne.n	8003f64 <_printf_float+0xd4>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e7bc      	b.n	8003f62 <_printf_float+0xd2>
 8003fe8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003fec:	d118      	bne.n	8004020 <_printf_float+0x190>
 8003fee:	2900      	cmp	r1, #0
 8003ff0:	6863      	ldr	r3, [r4, #4]
 8003ff2:	dd0b      	ble.n	800400c <_printf_float+0x17c>
 8003ff4:	6121      	str	r1, [r4, #16]
 8003ff6:	b913      	cbnz	r3, 8003ffe <_printf_float+0x16e>
 8003ff8:	6822      	ldr	r2, [r4, #0]
 8003ffa:	07d0      	lsls	r0, r2, #31
 8003ffc:	d502      	bpl.n	8004004 <_printf_float+0x174>
 8003ffe:	3301      	adds	r3, #1
 8004000:	440b      	add	r3, r1
 8004002:	6123      	str	r3, [r4, #16]
 8004004:	2300      	movs	r3, #0
 8004006:	65a1      	str	r1, [r4, #88]	; 0x58
 8004008:	9304      	str	r3, [sp, #16]
 800400a:	e7de      	b.n	8003fca <_printf_float+0x13a>
 800400c:	b913      	cbnz	r3, 8004014 <_printf_float+0x184>
 800400e:	6822      	ldr	r2, [r4, #0]
 8004010:	07d2      	lsls	r2, r2, #31
 8004012:	d501      	bpl.n	8004018 <_printf_float+0x188>
 8004014:	3302      	adds	r3, #2
 8004016:	e7f4      	b.n	8004002 <_printf_float+0x172>
 8004018:	2301      	movs	r3, #1
 800401a:	e7f2      	b.n	8004002 <_printf_float+0x172>
 800401c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004020:	9b08      	ldr	r3, [sp, #32]
 8004022:	4299      	cmp	r1, r3
 8004024:	db05      	blt.n	8004032 <_printf_float+0x1a2>
 8004026:	6823      	ldr	r3, [r4, #0]
 8004028:	6121      	str	r1, [r4, #16]
 800402a:	07d8      	lsls	r0, r3, #31
 800402c:	d5ea      	bpl.n	8004004 <_printf_float+0x174>
 800402e:	1c4b      	adds	r3, r1, #1
 8004030:	e7e7      	b.n	8004002 <_printf_float+0x172>
 8004032:	2900      	cmp	r1, #0
 8004034:	bfd4      	ite	le
 8004036:	f1c1 0202 	rsble	r2, r1, #2
 800403a:	2201      	movgt	r2, #1
 800403c:	4413      	add	r3, r2
 800403e:	e7e0      	b.n	8004002 <_printf_float+0x172>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	055a      	lsls	r2, r3, #21
 8004044:	d407      	bmi.n	8004056 <_printf_float+0x1c6>
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	4642      	mov	r2, r8
 800404a:	4631      	mov	r1, r6
 800404c:	4628      	mov	r0, r5
 800404e:	47b8      	blx	r7
 8004050:	3001      	adds	r0, #1
 8004052:	d12a      	bne.n	80040aa <_printf_float+0x21a>
 8004054:	e76a      	b.n	8003f2c <_printf_float+0x9c>
 8004056:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800405a:	f240 80e2 	bls.w	8004222 <_printf_float+0x392>
 800405e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004062:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800406a:	d133      	bne.n	80040d4 <_printf_float+0x244>
 800406c:	4a38      	ldr	r2, [pc, #224]	; (8004150 <_printf_float+0x2c0>)
 800406e:	2301      	movs	r3, #1
 8004070:	4631      	mov	r1, r6
 8004072:	4628      	mov	r0, r5
 8004074:	47b8      	blx	r7
 8004076:	3001      	adds	r0, #1
 8004078:	f43f af58 	beq.w	8003f2c <_printf_float+0x9c>
 800407c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004080:	429a      	cmp	r2, r3
 8004082:	db02      	blt.n	800408a <_printf_float+0x1fa>
 8004084:	6823      	ldr	r3, [r4, #0]
 8004086:	07d8      	lsls	r0, r3, #31
 8004088:	d50f      	bpl.n	80040aa <_printf_float+0x21a>
 800408a:	4653      	mov	r3, sl
 800408c:	465a      	mov	r2, fp
 800408e:	4631      	mov	r1, r6
 8004090:	4628      	mov	r0, r5
 8004092:	47b8      	blx	r7
 8004094:	3001      	adds	r0, #1
 8004096:	f43f af49 	beq.w	8003f2c <_printf_float+0x9c>
 800409a:	f04f 0800 	mov.w	r8, #0
 800409e:	f104 091a 	add.w	r9, r4, #26
 80040a2:	9b08      	ldr	r3, [sp, #32]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	4543      	cmp	r3, r8
 80040a8:	dc09      	bgt.n	80040be <_printf_float+0x22e>
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	079b      	lsls	r3, r3, #30
 80040ae:	f100 8108 	bmi.w	80042c2 <_printf_float+0x432>
 80040b2:	68e0      	ldr	r0, [r4, #12]
 80040b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040b6:	4298      	cmp	r0, r3
 80040b8:	bfb8      	it	lt
 80040ba:	4618      	movlt	r0, r3
 80040bc:	e738      	b.n	8003f30 <_printf_float+0xa0>
 80040be:	2301      	movs	r3, #1
 80040c0:	464a      	mov	r2, r9
 80040c2:	4631      	mov	r1, r6
 80040c4:	4628      	mov	r0, r5
 80040c6:	47b8      	blx	r7
 80040c8:	3001      	adds	r0, #1
 80040ca:	f43f af2f 	beq.w	8003f2c <_printf_float+0x9c>
 80040ce:	f108 0801 	add.w	r8, r8, #1
 80040d2:	e7e6      	b.n	80040a2 <_printf_float+0x212>
 80040d4:	9b07      	ldr	r3, [sp, #28]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	dc3c      	bgt.n	8004154 <_printf_float+0x2c4>
 80040da:	4a1d      	ldr	r2, [pc, #116]	; (8004150 <_printf_float+0x2c0>)
 80040dc:	2301      	movs	r3, #1
 80040de:	4631      	mov	r1, r6
 80040e0:	4628      	mov	r0, r5
 80040e2:	47b8      	blx	r7
 80040e4:	3001      	adds	r0, #1
 80040e6:	f43f af21 	beq.w	8003f2c <_printf_float+0x9c>
 80040ea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	d102      	bne.n	80040f8 <_printf_float+0x268>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	07d9      	lsls	r1, r3, #31
 80040f6:	d5d8      	bpl.n	80040aa <_printf_float+0x21a>
 80040f8:	4653      	mov	r3, sl
 80040fa:	465a      	mov	r2, fp
 80040fc:	4631      	mov	r1, r6
 80040fe:	4628      	mov	r0, r5
 8004100:	47b8      	blx	r7
 8004102:	3001      	adds	r0, #1
 8004104:	f43f af12 	beq.w	8003f2c <_printf_float+0x9c>
 8004108:	f04f 0900 	mov.w	r9, #0
 800410c:	f104 0a1a 	add.w	sl, r4, #26
 8004110:	9b07      	ldr	r3, [sp, #28]
 8004112:	425b      	negs	r3, r3
 8004114:	454b      	cmp	r3, r9
 8004116:	dc01      	bgt.n	800411c <_printf_float+0x28c>
 8004118:	9b08      	ldr	r3, [sp, #32]
 800411a:	e795      	b.n	8004048 <_printf_float+0x1b8>
 800411c:	2301      	movs	r3, #1
 800411e:	4652      	mov	r2, sl
 8004120:	4631      	mov	r1, r6
 8004122:	4628      	mov	r0, r5
 8004124:	47b8      	blx	r7
 8004126:	3001      	adds	r0, #1
 8004128:	f43f af00 	beq.w	8003f2c <_printf_float+0x9c>
 800412c:	f109 0901 	add.w	r9, r9, #1
 8004130:	e7ee      	b.n	8004110 <_printf_float+0x280>
 8004132:	bf00      	nop
 8004134:	f3af 8000 	nop.w
 8004138:	ffffffff 	.word	0xffffffff
 800413c:	7fefffff 	.word	0x7fefffff
 8004140:	080069d8 	.word	0x080069d8
 8004144:	080069dc 	.word	0x080069dc
 8004148:	080069e4 	.word	0x080069e4
 800414c:	080069e0 	.word	0x080069e0
 8004150:	080069e8 	.word	0x080069e8
 8004154:	9a08      	ldr	r2, [sp, #32]
 8004156:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004158:	429a      	cmp	r2, r3
 800415a:	bfa8      	it	ge
 800415c:	461a      	movge	r2, r3
 800415e:	2a00      	cmp	r2, #0
 8004160:	4691      	mov	r9, r2
 8004162:	dc38      	bgt.n	80041d6 <_printf_float+0x346>
 8004164:	2300      	movs	r3, #0
 8004166:	9305      	str	r3, [sp, #20]
 8004168:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800416c:	f104 021a 	add.w	r2, r4, #26
 8004170:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004172:	9905      	ldr	r1, [sp, #20]
 8004174:	9304      	str	r3, [sp, #16]
 8004176:	eba3 0309 	sub.w	r3, r3, r9
 800417a:	428b      	cmp	r3, r1
 800417c:	dc33      	bgt.n	80041e6 <_printf_float+0x356>
 800417e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004182:	429a      	cmp	r2, r3
 8004184:	db3c      	blt.n	8004200 <_printf_float+0x370>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	07da      	lsls	r2, r3, #31
 800418a:	d439      	bmi.n	8004200 <_printf_float+0x370>
 800418c:	9a08      	ldr	r2, [sp, #32]
 800418e:	9b04      	ldr	r3, [sp, #16]
 8004190:	9907      	ldr	r1, [sp, #28]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	eba2 0901 	sub.w	r9, r2, r1
 8004198:	4599      	cmp	r9, r3
 800419a:	bfa8      	it	ge
 800419c:	4699      	movge	r9, r3
 800419e:	f1b9 0f00 	cmp.w	r9, #0
 80041a2:	dc35      	bgt.n	8004210 <_printf_float+0x380>
 80041a4:	f04f 0800 	mov.w	r8, #0
 80041a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041ac:	f104 0a1a 	add.w	sl, r4, #26
 80041b0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	eba3 0309 	sub.w	r3, r3, r9
 80041ba:	4543      	cmp	r3, r8
 80041bc:	f77f af75 	ble.w	80040aa <_printf_float+0x21a>
 80041c0:	2301      	movs	r3, #1
 80041c2:	4652      	mov	r2, sl
 80041c4:	4631      	mov	r1, r6
 80041c6:	4628      	mov	r0, r5
 80041c8:	47b8      	blx	r7
 80041ca:	3001      	adds	r0, #1
 80041cc:	f43f aeae 	beq.w	8003f2c <_printf_float+0x9c>
 80041d0:	f108 0801 	add.w	r8, r8, #1
 80041d4:	e7ec      	b.n	80041b0 <_printf_float+0x320>
 80041d6:	4613      	mov	r3, r2
 80041d8:	4631      	mov	r1, r6
 80041da:	4642      	mov	r2, r8
 80041dc:	4628      	mov	r0, r5
 80041de:	47b8      	blx	r7
 80041e0:	3001      	adds	r0, #1
 80041e2:	d1bf      	bne.n	8004164 <_printf_float+0x2d4>
 80041e4:	e6a2      	b.n	8003f2c <_printf_float+0x9c>
 80041e6:	2301      	movs	r3, #1
 80041e8:	4631      	mov	r1, r6
 80041ea:	4628      	mov	r0, r5
 80041ec:	9204      	str	r2, [sp, #16]
 80041ee:	47b8      	blx	r7
 80041f0:	3001      	adds	r0, #1
 80041f2:	f43f ae9b 	beq.w	8003f2c <_printf_float+0x9c>
 80041f6:	9b05      	ldr	r3, [sp, #20]
 80041f8:	9a04      	ldr	r2, [sp, #16]
 80041fa:	3301      	adds	r3, #1
 80041fc:	9305      	str	r3, [sp, #20]
 80041fe:	e7b7      	b.n	8004170 <_printf_float+0x2e0>
 8004200:	4653      	mov	r3, sl
 8004202:	465a      	mov	r2, fp
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	47b8      	blx	r7
 800420a:	3001      	adds	r0, #1
 800420c:	d1be      	bne.n	800418c <_printf_float+0x2fc>
 800420e:	e68d      	b.n	8003f2c <_printf_float+0x9c>
 8004210:	9a04      	ldr	r2, [sp, #16]
 8004212:	464b      	mov	r3, r9
 8004214:	4442      	add	r2, r8
 8004216:	4631      	mov	r1, r6
 8004218:	4628      	mov	r0, r5
 800421a:	47b8      	blx	r7
 800421c:	3001      	adds	r0, #1
 800421e:	d1c1      	bne.n	80041a4 <_printf_float+0x314>
 8004220:	e684      	b.n	8003f2c <_printf_float+0x9c>
 8004222:	9a08      	ldr	r2, [sp, #32]
 8004224:	2a01      	cmp	r2, #1
 8004226:	dc01      	bgt.n	800422c <_printf_float+0x39c>
 8004228:	07db      	lsls	r3, r3, #31
 800422a:	d537      	bpl.n	800429c <_printf_float+0x40c>
 800422c:	2301      	movs	r3, #1
 800422e:	4642      	mov	r2, r8
 8004230:	4631      	mov	r1, r6
 8004232:	4628      	mov	r0, r5
 8004234:	47b8      	blx	r7
 8004236:	3001      	adds	r0, #1
 8004238:	f43f ae78 	beq.w	8003f2c <_printf_float+0x9c>
 800423c:	4653      	mov	r3, sl
 800423e:	465a      	mov	r2, fp
 8004240:	4631      	mov	r1, r6
 8004242:	4628      	mov	r0, r5
 8004244:	47b8      	blx	r7
 8004246:	3001      	adds	r0, #1
 8004248:	f43f ae70 	beq.w	8003f2c <_printf_float+0x9c>
 800424c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004250:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004258:	d01b      	beq.n	8004292 <_printf_float+0x402>
 800425a:	9b08      	ldr	r3, [sp, #32]
 800425c:	f108 0201 	add.w	r2, r8, #1
 8004260:	3b01      	subs	r3, #1
 8004262:	4631      	mov	r1, r6
 8004264:	4628      	mov	r0, r5
 8004266:	47b8      	blx	r7
 8004268:	3001      	adds	r0, #1
 800426a:	d10e      	bne.n	800428a <_printf_float+0x3fa>
 800426c:	e65e      	b.n	8003f2c <_printf_float+0x9c>
 800426e:	2301      	movs	r3, #1
 8004270:	464a      	mov	r2, r9
 8004272:	4631      	mov	r1, r6
 8004274:	4628      	mov	r0, r5
 8004276:	47b8      	blx	r7
 8004278:	3001      	adds	r0, #1
 800427a:	f43f ae57 	beq.w	8003f2c <_printf_float+0x9c>
 800427e:	f108 0801 	add.w	r8, r8, #1
 8004282:	9b08      	ldr	r3, [sp, #32]
 8004284:	3b01      	subs	r3, #1
 8004286:	4543      	cmp	r3, r8
 8004288:	dcf1      	bgt.n	800426e <_printf_float+0x3de>
 800428a:	9b04      	ldr	r3, [sp, #16]
 800428c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004290:	e6db      	b.n	800404a <_printf_float+0x1ba>
 8004292:	f04f 0800 	mov.w	r8, #0
 8004296:	f104 091a 	add.w	r9, r4, #26
 800429a:	e7f2      	b.n	8004282 <_printf_float+0x3f2>
 800429c:	2301      	movs	r3, #1
 800429e:	4642      	mov	r2, r8
 80042a0:	e7df      	b.n	8004262 <_printf_float+0x3d2>
 80042a2:	2301      	movs	r3, #1
 80042a4:	464a      	mov	r2, r9
 80042a6:	4631      	mov	r1, r6
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	f43f ae3d 	beq.w	8003f2c <_printf_float+0x9c>
 80042b2:	f108 0801 	add.w	r8, r8, #1
 80042b6:	68e3      	ldr	r3, [r4, #12]
 80042b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80042ba:	1a5b      	subs	r3, r3, r1
 80042bc:	4543      	cmp	r3, r8
 80042be:	dcf0      	bgt.n	80042a2 <_printf_float+0x412>
 80042c0:	e6f7      	b.n	80040b2 <_printf_float+0x222>
 80042c2:	f04f 0800 	mov.w	r8, #0
 80042c6:	f104 0919 	add.w	r9, r4, #25
 80042ca:	e7f4      	b.n	80042b6 <_printf_float+0x426>

080042cc <_printf_common>:
 80042cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042d0:	4616      	mov	r6, r2
 80042d2:	4699      	mov	r9, r3
 80042d4:	688a      	ldr	r2, [r1, #8]
 80042d6:	690b      	ldr	r3, [r1, #16]
 80042d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042dc:	4293      	cmp	r3, r2
 80042de:	bfb8      	it	lt
 80042e0:	4613      	movlt	r3, r2
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042e8:	4607      	mov	r7, r0
 80042ea:	460c      	mov	r4, r1
 80042ec:	b10a      	cbz	r2, 80042f2 <_printf_common+0x26>
 80042ee:	3301      	adds	r3, #1
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	6823      	ldr	r3, [r4, #0]
 80042f4:	0699      	lsls	r1, r3, #26
 80042f6:	bf42      	ittt	mi
 80042f8:	6833      	ldrmi	r3, [r6, #0]
 80042fa:	3302      	addmi	r3, #2
 80042fc:	6033      	strmi	r3, [r6, #0]
 80042fe:	6825      	ldr	r5, [r4, #0]
 8004300:	f015 0506 	ands.w	r5, r5, #6
 8004304:	d106      	bne.n	8004314 <_printf_common+0x48>
 8004306:	f104 0a19 	add.w	sl, r4, #25
 800430a:	68e3      	ldr	r3, [r4, #12]
 800430c:	6832      	ldr	r2, [r6, #0]
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	42ab      	cmp	r3, r5
 8004312:	dc26      	bgt.n	8004362 <_printf_common+0x96>
 8004314:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004318:	1e13      	subs	r3, r2, #0
 800431a:	6822      	ldr	r2, [r4, #0]
 800431c:	bf18      	it	ne
 800431e:	2301      	movne	r3, #1
 8004320:	0692      	lsls	r2, r2, #26
 8004322:	d42b      	bmi.n	800437c <_printf_common+0xb0>
 8004324:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004328:	4649      	mov	r1, r9
 800432a:	4638      	mov	r0, r7
 800432c:	47c0      	blx	r8
 800432e:	3001      	adds	r0, #1
 8004330:	d01e      	beq.n	8004370 <_printf_common+0xa4>
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	68e5      	ldr	r5, [r4, #12]
 8004336:	6832      	ldr	r2, [r6, #0]
 8004338:	f003 0306 	and.w	r3, r3, #6
 800433c:	2b04      	cmp	r3, #4
 800433e:	bf08      	it	eq
 8004340:	1aad      	subeq	r5, r5, r2
 8004342:	68a3      	ldr	r3, [r4, #8]
 8004344:	6922      	ldr	r2, [r4, #16]
 8004346:	bf0c      	ite	eq
 8004348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800434c:	2500      	movne	r5, #0
 800434e:	4293      	cmp	r3, r2
 8004350:	bfc4      	itt	gt
 8004352:	1a9b      	subgt	r3, r3, r2
 8004354:	18ed      	addgt	r5, r5, r3
 8004356:	2600      	movs	r6, #0
 8004358:	341a      	adds	r4, #26
 800435a:	42b5      	cmp	r5, r6
 800435c:	d11a      	bne.n	8004394 <_printf_common+0xc8>
 800435e:	2000      	movs	r0, #0
 8004360:	e008      	b.n	8004374 <_printf_common+0xa8>
 8004362:	2301      	movs	r3, #1
 8004364:	4652      	mov	r2, sl
 8004366:	4649      	mov	r1, r9
 8004368:	4638      	mov	r0, r7
 800436a:	47c0      	blx	r8
 800436c:	3001      	adds	r0, #1
 800436e:	d103      	bne.n	8004378 <_printf_common+0xac>
 8004370:	f04f 30ff 	mov.w	r0, #4294967295
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004378:	3501      	adds	r5, #1
 800437a:	e7c6      	b.n	800430a <_printf_common+0x3e>
 800437c:	18e1      	adds	r1, r4, r3
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	2030      	movs	r0, #48	; 0x30
 8004382:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004386:	4422      	add	r2, r4
 8004388:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800438c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004390:	3302      	adds	r3, #2
 8004392:	e7c7      	b.n	8004324 <_printf_common+0x58>
 8004394:	2301      	movs	r3, #1
 8004396:	4622      	mov	r2, r4
 8004398:	4649      	mov	r1, r9
 800439a:	4638      	mov	r0, r7
 800439c:	47c0      	blx	r8
 800439e:	3001      	adds	r0, #1
 80043a0:	d0e6      	beq.n	8004370 <_printf_common+0xa4>
 80043a2:	3601      	adds	r6, #1
 80043a4:	e7d9      	b.n	800435a <_printf_common+0x8e>
	...

080043a8 <_printf_i>:
 80043a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043ac:	460c      	mov	r4, r1
 80043ae:	4691      	mov	r9, r2
 80043b0:	7e27      	ldrb	r7, [r4, #24]
 80043b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80043b4:	2f78      	cmp	r7, #120	; 0x78
 80043b6:	4680      	mov	r8, r0
 80043b8:	469a      	mov	sl, r3
 80043ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043be:	d807      	bhi.n	80043d0 <_printf_i+0x28>
 80043c0:	2f62      	cmp	r7, #98	; 0x62
 80043c2:	d80a      	bhi.n	80043da <_printf_i+0x32>
 80043c4:	2f00      	cmp	r7, #0
 80043c6:	f000 80d8 	beq.w	800457a <_printf_i+0x1d2>
 80043ca:	2f58      	cmp	r7, #88	; 0x58
 80043cc:	f000 80a3 	beq.w	8004516 <_printf_i+0x16e>
 80043d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80043d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043d8:	e03a      	b.n	8004450 <_printf_i+0xa8>
 80043da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043de:	2b15      	cmp	r3, #21
 80043e0:	d8f6      	bhi.n	80043d0 <_printf_i+0x28>
 80043e2:	a001      	add	r0, pc, #4	; (adr r0, 80043e8 <_printf_i+0x40>)
 80043e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80043e8:	08004441 	.word	0x08004441
 80043ec:	08004455 	.word	0x08004455
 80043f0:	080043d1 	.word	0x080043d1
 80043f4:	080043d1 	.word	0x080043d1
 80043f8:	080043d1 	.word	0x080043d1
 80043fc:	080043d1 	.word	0x080043d1
 8004400:	08004455 	.word	0x08004455
 8004404:	080043d1 	.word	0x080043d1
 8004408:	080043d1 	.word	0x080043d1
 800440c:	080043d1 	.word	0x080043d1
 8004410:	080043d1 	.word	0x080043d1
 8004414:	08004561 	.word	0x08004561
 8004418:	08004485 	.word	0x08004485
 800441c:	08004543 	.word	0x08004543
 8004420:	080043d1 	.word	0x080043d1
 8004424:	080043d1 	.word	0x080043d1
 8004428:	08004583 	.word	0x08004583
 800442c:	080043d1 	.word	0x080043d1
 8004430:	08004485 	.word	0x08004485
 8004434:	080043d1 	.word	0x080043d1
 8004438:	080043d1 	.word	0x080043d1
 800443c:	0800454b 	.word	0x0800454b
 8004440:	680b      	ldr	r3, [r1, #0]
 8004442:	1d1a      	adds	r2, r3, #4
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	600a      	str	r2, [r1, #0]
 8004448:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800444c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004450:	2301      	movs	r3, #1
 8004452:	e0a3      	b.n	800459c <_printf_i+0x1f4>
 8004454:	6825      	ldr	r5, [r4, #0]
 8004456:	6808      	ldr	r0, [r1, #0]
 8004458:	062e      	lsls	r6, r5, #24
 800445a:	f100 0304 	add.w	r3, r0, #4
 800445e:	d50a      	bpl.n	8004476 <_printf_i+0xce>
 8004460:	6805      	ldr	r5, [r0, #0]
 8004462:	600b      	str	r3, [r1, #0]
 8004464:	2d00      	cmp	r5, #0
 8004466:	da03      	bge.n	8004470 <_printf_i+0xc8>
 8004468:	232d      	movs	r3, #45	; 0x2d
 800446a:	426d      	negs	r5, r5
 800446c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004470:	485e      	ldr	r0, [pc, #376]	; (80045ec <_printf_i+0x244>)
 8004472:	230a      	movs	r3, #10
 8004474:	e019      	b.n	80044aa <_printf_i+0x102>
 8004476:	f015 0f40 	tst.w	r5, #64	; 0x40
 800447a:	6805      	ldr	r5, [r0, #0]
 800447c:	600b      	str	r3, [r1, #0]
 800447e:	bf18      	it	ne
 8004480:	b22d      	sxthne	r5, r5
 8004482:	e7ef      	b.n	8004464 <_printf_i+0xbc>
 8004484:	680b      	ldr	r3, [r1, #0]
 8004486:	6825      	ldr	r5, [r4, #0]
 8004488:	1d18      	adds	r0, r3, #4
 800448a:	6008      	str	r0, [r1, #0]
 800448c:	0628      	lsls	r0, r5, #24
 800448e:	d501      	bpl.n	8004494 <_printf_i+0xec>
 8004490:	681d      	ldr	r5, [r3, #0]
 8004492:	e002      	b.n	800449a <_printf_i+0xf2>
 8004494:	0669      	lsls	r1, r5, #25
 8004496:	d5fb      	bpl.n	8004490 <_printf_i+0xe8>
 8004498:	881d      	ldrh	r5, [r3, #0]
 800449a:	4854      	ldr	r0, [pc, #336]	; (80045ec <_printf_i+0x244>)
 800449c:	2f6f      	cmp	r7, #111	; 0x6f
 800449e:	bf0c      	ite	eq
 80044a0:	2308      	moveq	r3, #8
 80044a2:	230a      	movne	r3, #10
 80044a4:	2100      	movs	r1, #0
 80044a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044aa:	6866      	ldr	r6, [r4, #4]
 80044ac:	60a6      	str	r6, [r4, #8]
 80044ae:	2e00      	cmp	r6, #0
 80044b0:	bfa2      	ittt	ge
 80044b2:	6821      	ldrge	r1, [r4, #0]
 80044b4:	f021 0104 	bicge.w	r1, r1, #4
 80044b8:	6021      	strge	r1, [r4, #0]
 80044ba:	b90d      	cbnz	r5, 80044c0 <_printf_i+0x118>
 80044bc:	2e00      	cmp	r6, #0
 80044be:	d04d      	beq.n	800455c <_printf_i+0x1b4>
 80044c0:	4616      	mov	r6, r2
 80044c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80044c6:	fb03 5711 	mls	r7, r3, r1, r5
 80044ca:	5dc7      	ldrb	r7, [r0, r7]
 80044cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044d0:	462f      	mov	r7, r5
 80044d2:	42bb      	cmp	r3, r7
 80044d4:	460d      	mov	r5, r1
 80044d6:	d9f4      	bls.n	80044c2 <_printf_i+0x11a>
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d10b      	bne.n	80044f4 <_printf_i+0x14c>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	07df      	lsls	r7, r3, #31
 80044e0:	d508      	bpl.n	80044f4 <_printf_i+0x14c>
 80044e2:	6923      	ldr	r3, [r4, #16]
 80044e4:	6861      	ldr	r1, [r4, #4]
 80044e6:	4299      	cmp	r1, r3
 80044e8:	bfde      	ittt	le
 80044ea:	2330      	movle	r3, #48	; 0x30
 80044ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044f4:	1b92      	subs	r2, r2, r6
 80044f6:	6122      	str	r2, [r4, #16]
 80044f8:	f8cd a000 	str.w	sl, [sp]
 80044fc:	464b      	mov	r3, r9
 80044fe:	aa03      	add	r2, sp, #12
 8004500:	4621      	mov	r1, r4
 8004502:	4640      	mov	r0, r8
 8004504:	f7ff fee2 	bl	80042cc <_printf_common>
 8004508:	3001      	adds	r0, #1
 800450a:	d14c      	bne.n	80045a6 <_printf_i+0x1fe>
 800450c:	f04f 30ff 	mov.w	r0, #4294967295
 8004510:	b004      	add	sp, #16
 8004512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004516:	4835      	ldr	r0, [pc, #212]	; (80045ec <_printf_i+0x244>)
 8004518:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	680e      	ldr	r6, [r1, #0]
 8004520:	061f      	lsls	r7, r3, #24
 8004522:	f856 5b04 	ldr.w	r5, [r6], #4
 8004526:	600e      	str	r6, [r1, #0]
 8004528:	d514      	bpl.n	8004554 <_printf_i+0x1ac>
 800452a:	07d9      	lsls	r1, r3, #31
 800452c:	bf44      	itt	mi
 800452e:	f043 0320 	orrmi.w	r3, r3, #32
 8004532:	6023      	strmi	r3, [r4, #0]
 8004534:	b91d      	cbnz	r5, 800453e <_printf_i+0x196>
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	f023 0320 	bic.w	r3, r3, #32
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	2310      	movs	r3, #16
 8004540:	e7b0      	b.n	80044a4 <_printf_i+0xfc>
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	f043 0320 	orr.w	r3, r3, #32
 8004548:	6023      	str	r3, [r4, #0]
 800454a:	2378      	movs	r3, #120	; 0x78
 800454c:	4828      	ldr	r0, [pc, #160]	; (80045f0 <_printf_i+0x248>)
 800454e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004552:	e7e3      	b.n	800451c <_printf_i+0x174>
 8004554:	065e      	lsls	r6, r3, #25
 8004556:	bf48      	it	mi
 8004558:	b2ad      	uxthmi	r5, r5
 800455a:	e7e6      	b.n	800452a <_printf_i+0x182>
 800455c:	4616      	mov	r6, r2
 800455e:	e7bb      	b.n	80044d8 <_printf_i+0x130>
 8004560:	680b      	ldr	r3, [r1, #0]
 8004562:	6826      	ldr	r6, [r4, #0]
 8004564:	6960      	ldr	r0, [r4, #20]
 8004566:	1d1d      	adds	r5, r3, #4
 8004568:	600d      	str	r5, [r1, #0]
 800456a:	0635      	lsls	r5, r6, #24
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	d501      	bpl.n	8004574 <_printf_i+0x1cc>
 8004570:	6018      	str	r0, [r3, #0]
 8004572:	e002      	b.n	800457a <_printf_i+0x1d2>
 8004574:	0671      	lsls	r1, r6, #25
 8004576:	d5fb      	bpl.n	8004570 <_printf_i+0x1c8>
 8004578:	8018      	strh	r0, [r3, #0]
 800457a:	2300      	movs	r3, #0
 800457c:	6123      	str	r3, [r4, #16]
 800457e:	4616      	mov	r6, r2
 8004580:	e7ba      	b.n	80044f8 <_printf_i+0x150>
 8004582:	680b      	ldr	r3, [r1, #0]
 8004584:	1d1a      	adds	r2, r3, #4
 8004586:	600a      	str	r2, [r1, #0]
 8004588:	681e      	ldr	r6, [r3, #0]
 800458a:	6862      	ldr	r2, [r4, #4]
 800458c:	2100      	movs	r1, #0
 800458e:	4630      	mov	r0, r6
 8004590:	f7fb fe5e 	bl	8000250 <memchr>
 8004594:	b108      	cbz	r0, 800459a <_printf_i+0x1f2>
 8004596:	1b80      	subs	r0, r0, r6
 8004598:	6060      	str	r0, [r4, #4]
 800459a:	6863      	ldr	r3, [r4, #4]
 800459c:	6123      	str	r3, [r4, #16]
 800459e:	2300      	movs	r3, #0
 80045a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045a4:	e7a8      	b.n	80044f8 <_printf_i+0x150>
 80045a6:	6923      	ldr	r3, [r4, #16]
 80045a8:	4632      	mov	r2, r6
 80045aa:	4649      	mov	r1, r9
 80045ac:	4640      	mov	r0, r8
 80045ae:	47d0      	blx	sl
 80045b0:	3001      	adds	r0, #1
 80045b2:	d0ab      	beq.n	800450c <_printf_i+0x164>
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	079b      	lsls	r3, r3, #30
 80045b8:	d413      	bmi.n	80045e2 <_printf_i+0x23a>
 80045ba:	68e0      	ldr	r0, [r4, #12]
 80045bc:	9b03      	ldr	r3, [sp, #12]
 80045be:	4298      	cmp	r0, r3
 80045c0:	bfb8      	it	lt
 80045c2:	4618      	movlt	r0, r3
 80045c4:	e7a4      	b.n	8004510 <_printf_i+0x168>
 80045c6:	2301      	movs	r3, #1
 80045c8:	4632      	mov	r2, r6
 80045ca:	4649      	mov	r1, r9
 80045cc:	4640      	mov	r0, r8
 80045ce:	47d0      	blx	sl
 80045d0:	3001      	adds	r0, #1
 80045d2:	d09b      	beq.n	800450c <_printf_i+0x164>
 80045d4:	3501      	adds	r5, #1
 80045d6:	68e3      	ldr	r3, [r4, #12]
 80045d8:	9903      	ldr	r1, [sp, #12]
 80045da:	1a5b      	subs	r3, r3, r1
 80045dc:	42ab      	cmp	r3, r5
 80045de:	dcf2      	bgt.n	80045c6 <_printf_i+0x21e>
 80045e0:	e7eb      	b.n	80045ba <_printf_i+0x212>
 80045e2:	2500      	movs	r5, #0
 80045e4:	f104 0619 	add.w	r6, r4, #25
 80045e8:	e7f5      	b.n	80045d6 <_printf_i+0x22e>
 80045ea:	bf00      	nop
 80045ec:	080069ea 	.word	0x080069ea
 80045f0:	080069fb 	.word	0x080069fb

080045f4 <sniprintf>:
 80045f4:	b40c      	push	{r2, r3}
 80045f6:	b530      	push	{r4, r5, lr}
 80045f8:	4b17      	ldr	r3, [pc, #92]	; (8004658 <sniprintf+0x64>)
 80045fa:	1e0c      	subs	r4, r1, #0
 80045fc:	681d      	ldr	r5, [r3, #0]
 80045fe:	b09d      	sub	sp, #116	; 0x74
 8004600:	da08      	bge.n	8004614 <sniprintf+0x20>
 8004602:	238b      	movs	r3, #139	; 0x8b
 8004604:	602b      	str	r3, [r5, #0]
 8004606:	f04f 30ff 	mov.w	r0, #4294967295
 800460a:	b01d      	add	sp, #116	; 0x74
 800460c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004610:	b002      	add	sp, #8
 8004612:	4770      	bx	lr
 8004614:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004618:	f8ad 3014 	strh.w	r3, [sp, #20]
 800461c:	bf14      	ite	ne
 800461e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004622:	4623      	moveq	r3, r4
 8004624:	9304      	str	r3, [sp, #16]
 8004626:	9307      	str	r3, [sp, #28]
 8004628:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800462c:	9002      	str	r0, [sp, #8]
 800462e:	9006      	str	r0, [sp, #24]
 8004630:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004634:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004636:	ab21      	add	r3, sp, #132	; 0x84
 8004638:	a902      	add	r1, sp, #8
 800463a:	4628      	mov	r0, r5
 800463c:	9301      	str	r3, [sp, #4]
 800463e:	f001 facb 	bl	8005bd8 <_svfiprintf_r>
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	bfbc      	itt	lt
 8004646:	238b      	movlt	r3, #139	; 0x8b
 8004648:	602b      	strlt	r3, [r5, #0]
 800464a:	2c00      	cmp	r4, #0
 800464c:	d0dd      	beq.n	800460a <sniprintf+0x16>
 800464e:	9b02      	ldr	r3, [sp, #8]
 8004650:	2200      	movs	r2, #0
 8004652:	701a      	strb	r2, [r3, #0]
 8004654:	e7d9      	b.n	800460a <sniprintf+0x16>
 8004656:	bf00      	nop
 8004658:	2000000c 	.word	0x2000000c

0800465c <quorem>:
 800465c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004660:	6903      	ldr	r3, [r0, #16]
 8004662:	690c      	ldr	r4, [r1, #16]
 8004664:	42a3      	cmp	r3, r4
 8004666:	4607      	mov	r7, r0
 8004668:	f2c0 8081 	blt.w	800476e <quorem+0x112>
 800466c:	3c01      	subs	r4, #1
 800466e:	f101 0814 	add.w	r8, r1, #20
 8004672:	f100 0514 	add.w	r5, r0, #20
 8004676:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800467a:	9301      	str	r3, [sp, #4]
 800467c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004680:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004684:	3301      	adds	r3, #1
 8004686:	429a      	cmp	r2, r3
 8004688:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800468c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004690:	fbb2 f6f3 	udiv	r6, r2, r3
 8004694:	d331      	bcc.n	80046fa <quorem+0x9e>
 8004696:	f04f 0e00 	mov.w	lr, #0
 800469a:	4640      	mov	r0, r8
 800469c:	46ac      	mov	ip, r5
 800469e:	46f2      	mov	sl, lr
 80046a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80046a4:	b293      	uxth	r3, r2
 80046a6:	fb06 e303 	mla	r3, r6, r3, lr
 80046aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	ebaa 0303 	sub.w	r3, sl, r3
 80046b4:	0c12      	lsrs	r2, r2, #16
 80046b6:	f8dc a000 	ldr.w	sl, [ip]
 80046ba:	fb06 e202 	mla	r2, r6, r2, lr
 80046be:	fa13 f38a 	uxtah	r3, r3, sl
 80046c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80046c6:	fa1f fa82 	uxth.w	sl, r2
 80046ca:	f8dc 2000 	ldr.w	r2, [ip]
 80046ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80046d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046dc:	4581      	cmp	r9, r0
 80046de:	f84c 3b04 	str.w	r3, [ip], #4
 80046e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80046e6:	d2db      	bcs.n	80046a0 <quorem+0x44>
 80046e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80046ec:	b92b      	cbnz	r3, 80046fa <quorem+0x9e>
 80046ee:	9b01      	ldr	r3, [sp, #4]
 80046f0:	3b04      	subs	r3, #4
 80046f2:	429d      	cmp	r5, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	d32e      	bcc.n	8004756 <quorem+0xfa>
 80046f8:	613c      	str	r4, [r7, #16]
 80046fa:	4638      	mov	r0, r7
 80046fc:	f001 f856 	bl	80057ac <__mcmp>
 8004700:	2800      	cmp	r0, #0
 8004702:	db24      	blt.n	800474e <quorem+0xf2>
 8004704:	3601      	adds	r6, #1
 8004706:	4628      	mov	r0, r5
 8004708:	f04f 0c00 	mov.w	ip, #0
 800470c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004710:	f8d0 e000 	ldr.w	lr, [r0]
 8004714:	b293      	uxth	r3, r2
 8004716:	ebac 0303 	sub.w	r3, ip, r3
 800471a:	0c12      	lsrs	r2, r2, #16
 800471c:	fa13 f38e 	uxtah	r3, r3, lr
 8004720:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004724:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004728:	b29b      	uxth	r3, r3
 800472a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800472e:	45c1      	cmp	r9, r8
 8004730:	f840 3b04 	str.w	r3, [r0], #4
 8004734:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004738:	d2e8      	bcs.n	800470c <quorem+0xb0>
 800473a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800473e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004742:	b922      	cbnz	r2, 800474e <quorem+0xf2>
 8004744:	3b04      	subs	r3, #4
 8004746:	429d      	cmp	r5, r3
 8004748:	461a      	mov	r2, r3
 800474a:	d30a      	bcc.n	8004762 <quorem+0x106>
 800474c:	613c      	str	r4, [r7, #16]
 800474e:	4630      	mov	r0, r6
 8004750:	b003      	add	sp, #12
 8004752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	3b04      	subs	r3, #4
 800475a:	2a00      	cmp	r2, #0
 800475c:	d1cc      	bne.n	80046f8 <quorem+0x9c>
 800475e:	3c01      	subs	r4, #1
 8004760:	e7c7      	b.n	80046f2 <quorem+0x96>
 8004762:	6812      	ldr	r2, [r2, #0]
 8004764:	3b04      	subs	r3, #4
 8004766:	2a00      	cmp	r2, #0
 8004768:	d1f0      	bne.n	800474c <quorem+0xf0>
 800476a:	3c01      	subs	r4, #1
 800476c:	e7eb      	b.n	8004746 <quorem+0xea>
 800476e:	2000      	movs	r0, #0
 8004770:	e7ee      	b.n	8004750 <quorem+0xf4>
 8004772:	0000      	movs	r0, r0
 8004774:	0000      	movs	r0, r0
	...

08004778 <_dtoa_r>:
 8004778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800477c:	ec59 8b10 	vmov	r8, r9, d0
 8004780:	b095      	sub	sp, #84	; 0x54
 8004782:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004784:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004786:	9107      	str	r1, [sp, #28]
 8004788:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800478c:	4606      	mov	r6, r0
 800478e:	9209      	str	r2, [sp, #36]	; 0x24
 8004790:	9310      	str	r3, [sp, #64]	; 0x40
 8004792:	b975      	cbnz	r5, 80047b2 <_dtoa_r+0x3a>
 8004794:	2010      	movs	r0, #16
 8004796:	f000 fd75 	bl	8005284 <malloc>
 800479a:	4602      	mov	r2, r0
 800479c:	6270      	str	r0, [r6, #36]	; 0x24
 800479e:	b920      	cbnz	r0, 80047aa <_dtoa_r+0x32>
 80047a0:	4bab      	ldr	r3, [pc, #684]	; (8004a50 <_dtoa_r+0x2d8>)
 80047a2:	21ea      	movs	r1, #234	; 0xea
 80047a4:	48ab      	ldr	r0, [pc, #684]	; (8004a54 <_dtoa_r+0x2dc>)
 80047a6:	f001 fb27 	bl	8005df8 <__assert_func>
 80047aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80047ae:	6005      	str	r5, [r0, #0]
 80047b0:	60c5      	str	r5, [r0, #12]
 80047b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80047b4:	6819      	ldr	r1, [r3, #0]
 80047b6:	b151      	cbz	r1, 80047ce <_dtoa_r+0x56>
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	604a      	str	r2, [r1, #4]
 80047bc:	2301      	movs	r3, #1
 80047be:	4093      	lsls	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]
 80047c2:	4630      	mov	r0, r6
 80047c4:	f000 fdb4 	bl	8005330 <_Bfree>
 80047c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	f1b9 0300 	subs.w	r3, r9, #0
 80047d2:	bfbb      	ittet	lt
 80047d4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80047d8:	9303      	strlt	r3, [sp, #12]
 80047da:	2300      	movge	r3, #0
 80047dc:	2201      	movlt	r2, #1
 80047de:	bfac      	ite	ge
 80047e0:	6023      	strge	r3, [r4, #0]
 80047e2:	6022      	strlt	r2, [r4, #0]
 80047e4:	4b9c      	ldr	r3, [pc, #624]	; (8004a58 <_dtoa_r+0x2e0>)
 80047e6:	9c03      	ldr	r4, [sp, #12]
 80047e8:	43a3      	bics	r3, r4
 80047ea:	d11a      	bne.n	8004822 <_dtoa_r+0xaa>
 80047ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80047ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80047f8:	ea53 0308 	orrs.w	r3, r3, r8
 80047fc:	f000 8512 	beq.w	8005224 <_dtoa_r+0xaac>
 8004800:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004802:	b953      	cbnz	r3, 800481a <_dtoa_r+0xa2>
 8004804:	4b95      	ldr	r3, [pc, #596]	; (8004a5c <_dtoa_r+0x2e4>)
 8004806:	e01f      	b.n	8004848 <_dtoa_r+0xd0>
 8004808:	4b95      	ldr	r3, [pc, #596]	; (8004a60 <_dtoa_r+0x2e8>)
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	3308      	adds	r3, #8
 800480e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	9800      	ldr	r0, [sp, #0]
 8004814:	b015      	add	sp, #84	; 0x54
 8004816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800481a:	4b90      	ldr	r3, [pc, #576]	; (8004a5c <_dtoa_r+0x2e4>)
 800481c:	9300      	str	r3, [sp, #0]
 800481e:	3303      	adds	r3, #3
 8004820:	e7f5      	b.n	800480e <_dtoa_r+0x96>
 8004822:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004826:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800482a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800482e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004832:	d10b      	bne.n	800484c <_dtoa_r+0xd4>
 8004834:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004836:	2301      	movs	r3, #1
 8004838:	6013      	str	r3, [r2, #0]
 800483a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 84ee 	beq.w	800521e <_dtoa_r+0xaa6>
 8004842:	4888      	ldr	r0, [pc, #544]	; (8004a64 <_dtoa_r+0x2ec>)
 8004844:	6018      	str	r0, [r3, #0]
 8004846:	1e43      	subs	r3, r0, #1
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	e7e2      	b.n	8004812 <_dtoa_r+0x9a>
 800484c:	a913      	add	r1, sp, #76	; 0x4c
 800484e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004852:	aa12      	add	r2, sp, #72	; 0x48
 8004854:	4630      	mov	r0, r6
 8004856:	f001 f84d 	bl	80058f4 <__d2b>
 800485a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800485e:	4605      	mov	r5, r0
 8004860:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004862:	2900      	cmp	r1, #0
 8004864:	d047      	beq.n	80048f6 <_dtoa_r+0x17e>
 8004866:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004868:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800486c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004870:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8004874:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004878:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800487c:	2400      	movs	r4, #0
 800487e:	ec43 2b16 	vmov	d6, r2, r3
 8004882:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8004886:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8004a38 <_dtoa_r+0x2c0>
 800488a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800488e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8004a40 <_dtoa_r+0x2c8>
 8004892:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004896:	eeb0 7b46 	vmov.f64	d7, d6
 800489a:	ee06 1a90 	vmov	s13, r1
 800489e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80048a2:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8004a48 <_dtoa_r+0x2d0>
 80048a6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80048aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80048ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80048b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b6:	ee16 ba90 	vmov	fp, s13
 80048ba:	9411      	str	r4, [sp, #68]	; 0x44
 80048bc:	d508      	bpl.n	80048d0 <_dtoa_r+0x158>
 80048be:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80048c2:	eeb4 6b47 	vcmp.f64	d6, d7
 80048c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ca:	bf18      	it	ne
 80048cc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80048d0:	f1bb 0f16 	cmp.w	fp, #22
 80048d4:	d832      	bhi.n	800493c <_dtoa_r+0x1c4>
 80048d6:	4b64      	ldr	r3, [pc, #400]	; (8004a68 <_dtoa_r+0x2f0>)
 80048d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80048dc:	ed93 7b00 	vldr	d7, [r3]
 80048e0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80048e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80048e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ec:	d501      	bpl.n	80048f2 <_dtoa_r+0x17a>
 80048ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048f2:	2300      	movs	r3, #0
 80048f4:	e023      	b.n	800493e <_dtoa_r+0x1c6>
 80048f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80048f8:	4401      	add	r1, r0
 80048fa:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80048fe:	2b20      	cmp	r3, #32
 8004900:	bfc3      	ittte	gt
 8004902:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004906:	fa04 f303 	lslgt.w	r3, r4, r3
 800490a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800490e:	f1c3 0320 	rsble	r3, r3, #32
 8004912:	bfc6      	itte	gt
 8004914:	fa28 f804 	lsrgt.w	r8, r8, r4
 8004918:	ea43 0308 	orrgt.w	r3, r3, r8
 800491c:	fa08 f303 	lslle.w	r3, r8, r3
 8004920:	ee07 3a90 	vmov	s15, r3
 8004924:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004928:	3901      	subs	r1, #1
 800492a:	ed8d 7b00 	vstr	d7, [sp]
 800492e:	9c01      	ldr	r4, [sp, #4]
 8004930:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004934:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8004938:	2401      	movs	r4, #1
 800493a:	e7a0      	b.n	800487e <_dtoa_r+0x106>
 800493c:	2301      	movs	r3, #1
 800493e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004940:	1a43      	subs	r3, r0, r1
 8004942:	1e5a      	subs	r2, r3, #1
 8004944:	bf45      	ittet	mi
 8004946:	f1c3 0301 	rsbmi	r3, r3, #1
 800494a:	9305      	strmi	r3, [sp, #20]
 800494c:	2300      	movpl	r3, #0
 800494e:	2300      	movmi	r3, #0
 8004950:	9206      	str	r2, [sp, #24]
 8004952:	bf54      	ite	pl
 8004954:	9305      	strpl	r3, [sp, #20]
 8004956:	9306      	strmi	r3, [sp, #24]
 8004958:	f1bb 0f00 	cmp.w	fp, #0
 800495c:	db18      	blt.n	8004990 <_dtoa_r+0x218>
 800495e:	9b06      	ldr	r3, [sp, #24]
 8004960:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004964:	445b      	add	r3, fp
 8004966:	9306      	str	r3, [sp, #24]
 8004968:	2300      	movs	r3, #0
 800496a:	9a07      	ldr	r2, [sp, #28]
 800496c:	2a09      	cmp	r2, #9
 800496e:	d849      	bhi.n	8004a04 <_dtoa_r+0x28c>
 8004970:	2a05      	cmp	r2, #5
 8004972:	bfc4      	itt	gt
 8004974:	3a04      	subgt	r2, #4
 8004976:	9207      	strgt	r2, [sp, #28]
 8004978:	9a07      	ldr	r2, [sp, #28]
 800497a:	f1a2 0202 	sub.w	r2, r2, #2
 800497e:	bfcc      	ite	gt
 8004980:	2400      	movgt	r4, #0
 8004982:	2401      	movle	r4, #1
 8004984:	2a03      	cmp	r2, #3
 8004986:	d848      	bhi.n	8004a1a <_dtoa_r+0x2a2>
 8004988:	e8df f002 	tbb	[pc, r2]
 800498c:	3a2c2e0b 	.word	0x3a2c2e0b
 8004990:	9b05      	ldr	r3, [sp, #20]
 8004992:	2200      	movs	r2, #0
 8004994:	eba3 030b 	sub.w	r3, r3, fp
 8004998:	9305      	str	r3, [sp, #20]
 800499a:	920e      	str	r2, [sp, #56]	; 0x38
 800499c:	f1cb 0300 	rsb	r3, fp, #0
 80049a0:	e7e3      	b.n	800496a <_dtoa_r+0x1f2>
 80049a2:	2200      	movs	r2, #0
 80049a4:	9208      	str	r2, [sp, #32]
 80049a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049a8:	2a00      	cmp	r2, #0
 80049aa:	dc39      	bgt.n	8004a20 <_dtoa_r+0x2a8>
 80049ac:	f04f 0a01 	mov.w	sl, #1
 80049b0:	46d1      	mov	r9, sl
 80049b2:	4652      	mov	r2, sl
 80049b4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80049b8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80049ba:	2100      	movs	r1, #0
 80049bc:	6079      	str	r1, [r7, #4]
 80049be:	2004      	movs	r0, #4
 80049c0:	f100 0c14 	add.w	ip, r0, #20
 80049c4:	4594      	cmp	ip, r2
 80049c6:	6879      	ldr	r1, [r7, #4]
 80049c8:	d92f      	bls.n	8004a2a <_dtoa_r+0x2b2>
 80049ca:	4630      	mov	r0, r6
 80049cc:	930c      	str	r3, [sp, #48]	; 0x30
 80049ce:	f000 fc6f 	bl	80052b0 <_Balloc>
 80049d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049d4:	9000      	str	r0, [sp, #0]
 80049d6:	4602      	mov	r2, r0
 80049d8:	2800      	cmp	r0, #0
 80049da:	d149      	bne.n	8004a70 <_dtoa_r+0x2f8>
 80049dc:	4b23      	ldr	r3, [pc, #140]	; (8004a6c <_dtoa_r+0x2f4>)
 80049de:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80049e2:	e6df      	b.n	80047a4 <_dtoa_r+0x2c>
 80049e4:	2201      	movs	r2, #1
 80049e6:	e7dd      	b.n	80049a4 <_dtoa_r+0x22c>
 80049e8:	2200      	movs	r2, #0
 80049ea:	9208      	str	r2, [sp, #32]
 80049ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049ee:	eb0b 0a02 	add.w	sl, fp, r2
 80049f2:	f10a 0901 	add.w	r9, sl, #1
 80049f6:	464a      	mov	r2, r9
 80049f8:	2a01      	cmp	r2, #1
 80049fa:	bfb8      	it	lt
 80049fc:	2201      	movlt	r2, #1
 80049fe:	e7db      	b.n	80049b8 <_dtoa_r+0x240>
 8004a00:	2201      	movs	r2, #1
 8004a02:	e7f2      	b.n	80049ea <_dtoa_r+0x272>
 8004a04:	2401      	movs	r4, #1
 8004a06:	2200      	movs	r2, #0
 8004a08:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8004a0c:	f04f 3aff 	mov.w	sl, #4294967295
 8004a10:	2100      	movs	r1, #0
 8004a12:	46d1      	mov	r9, sl
 8004a14:	2212      	movs	r2, #18
 8004a16:	9109      	str	r1, [sp, #36]	; 0x24
 8004a18:	e7ce      	b.n	80049b8 <_dtoa_r+0x240>
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	9208      	str	r2, [sp, #32]
 8004a1e:	e7f5      	b.n	8004a0c <_dtoa_r+0x294>
 8004a20:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8004a24:	46d1      	mov	r9, sl
 8004a26:	4652      	mov	r2, sl
 8004a28:	e7c6      	b.n	80049b8 <_dtoa_r+0x240>
 8004a2a:	3101      	adds	r1, #1
 8004a2c:	6079      	str	r1, [r7, #4]
 8004a2e:	0040      	lsls	r0, r0, #1
 8004a30:	e7c6      	b.n	80049c0 <_dtoa_r+0x248>
 8004a32:	bf00      	nop
 8004a34:	f3af 8000 	nop.w
 8004a38:	636f4361 	.word	0x636f4361
 8004a3c:	3fd287a7 	.word	0x3fd287a7
 8004a40:	8b60c8b3 	.word	0x8b60c8b3
 8004a44:	3fc68a28 	.word	0x3fc68a28
 8004a48:	509f79fb 	.word	0x509f79fb
 8004a4c:	3fd34413 	.word	0x3fd34413
 8004a50:	08006a19 	.word	0x08006a19
 8004a54:	08006a30 	.word	0x08006a30
 8004a58:	7ff00000 	.word	0x7ff00000
 8004a5c:	08006a15 	.word	0x08006a15
 8004a60:	08006a0c 	.word	0x08006a0c
 8004a64:	080069e9 	.word	0x080069e9
 8004a68:	08006b28 	.word	0x08006b28
 8004a6c:	08006a8f 	.word	0x08006a8f
 8004a70:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8004a72:	9900      	ldr	r1, [sp, #0]
 8004a74:	6011      	str	r1, [r2, #0]
 8004a76:	f1b9 0f0e 	cmp.w	r9, #14
 8004a7a:	d872      	bhi.n	8004b62 <_dtoa_r+0x3ea>
 8004a7c:	2c00      	cmp	r4, #0
 8004a7e:	d070      	beq.n	8004b62 <_dtoa_r+0x3ea>
 8004a80:	f1bb 0f00 	cmp.w	fp, #0
 8004a84:	f340 80a6 	ble.w	8004bd4 <_dtoa_r+0x45c>
 8004a88:	49ca      	ldr	r1, [pc, #808]	; (8004db4 <_dtoa_r+0x63c>)
 8004a8a:	f00b 020f 	and.w	r2, fp, #15
 8004a8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8004a92:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004a96:	ed92 7b00 	vldr	d7, [r2]
 8004a9a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8004a9e:	f000 808d 	beq.w	8004bbc <_dtoa_r+0x444>
 8004aa2:	4ac5      	ldr	r2, [pc, #788]	; (8004db8 <_dtoa_r+0x640>)
 8004aa4:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004aa8:	ed92 6b08 	vldr	d6, [r2, #32]
 8004aac:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8004ab0:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004ab4:	f001 010f 	and.w	r1, r1, #15
 8004ab8:	2203      	movs	r2, #3
 8004aba:	48bf      	ldr	r0, [pc, #764]	; (8004db8 <_dtoa_r+0x640>)
 8004abc:	2900      	cmp	r1, #0
 8004abe:	d17f      	bne.n	8004bc0 <_dtoa_r+0x448>
 8004ac0:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004ac4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004ac8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004acc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004ace:	2900      	cmp	r1, #0
 8004ad0:	f000 80b2 	beq.w	8004c38 <_dtoa_r+0x4c0>
 8004ad4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004ad8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004adc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae4:	f140 80a8 	bpl.w	8004c38 <_dtoa_r+0x4c0>
 8004ae8:	f1b9 0f00 	cmp.w	r9, #0
 8004aec:	f000 80a4 	beq.w	8004c38 <_dtoa_r+0x4c0>
 8004af0:	f1ba 0f00 	cmp.w	sl, #0
 8004af4:	dd31      	ble.n	8004b5a <_dtoa_r+0x3e2>
 8004af6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8004afa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004afe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004b02:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004b06:	3201      	adds	r2, #1
 8004b08:	4650      	mov	r0, sl
 8004b0a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004b0e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004b12:	ee07 2a90 	vmov	s15, r2
 8004b16:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004b1a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004b1e:	ed8d 5b02 	vstr	d5, [sp, #8]
 8004b22:	9c03      	ldr	r4, [sp, #12]
 8004b24:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004b28:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	f040 8086 	bne.w	8004c3e <_dtoa_r+0x4c6>
 8004b32:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004b36:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004b3a:	ec42 1b17 	vmov	d7, r1, r2
 8004b3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b46:	f300 8272 	bgt.w	800502e <_dtoa_r+0x8b6>
 8004b4a:	eeb1 7b47 	vneg.f64	d7, d7
 8004b4e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b56:	f100 8267 	bmi.w	8005028 <_dtoa_r+0x8b0>
 8004b5a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8004b5e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004b62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b64:	2a00      	cmp	r2, #0
 8004b66:	f2c0 8129 	blt.w	8004dbc <_dtoa_r+0x644>
 8004b6a:	f1bb 0f0e 	cmp.w	fp, #14
 8004b6e:	f300 8125 	bgt.w	8004dbc <_dtoa_r+0x644>
 8004b72:	4b90      	ldr	r3, [pc, #576]	; (8004db4 <_dtoa_r+0x63c>)
 8004b74:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004b78:	ed93 6b00 	vldr	d6, [r3]
 8004b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f280 80c3 	bge.w	8004d0a <_dtoa_r+0x592>
 8004b84:	f1b9 0f00 	cmp.w	r9, #0
 8004b88:	f300 80bf 	bgt.w	8004d0a <_dtoa_r+0x592>
 8004b8c:	f040 824c 	bne.w	8005028 <_dtoa_r+0x8b0>
 8004b90:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004b94:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004b98:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004b9c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba4:	464c      	mov	r4, r9
 8004ba6:	464f      	mov	r7, r9
 8004ba8:	f280 8222 	bge.w	8004ff0 <_dtoa_r+0x878>
 8004bac:	f8dd 8000 	ldr.w	r8, [sp]
 8004bb0:	2331      	movs	r3, #49	; 0x31
 8004bb2:	f808 3b01 	strb.w	r3, [r8], #1
 8004bb6:	f10b 0b01 	add.w	fp, fp, #1
 8004bba:	e21e      	b.n	8004ffa <_dtoa_r+0x882>
 8004bbc:	2202      	movs	r2, #2
 8004bbe:	e77c      	b.n	8004aba <_dtoa_r+0x342>
 8004bc0:	07cc      	lsls	r4, r1, #31
 8004bc2:	d504      	bpl.n	8004bce <_dtoa_r+0x456>
 8004bc4:	ed90 6b00 	vldr	d6, [r0]
 8004bc8:	3201      	adds	r2, #1
 8004bca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004bce:	1049      	asrs	r1, r1, #1
 8004bd0:	3008      	adds	r0, #8
 8004bd2:	e773      	b.n	8004abc <_dtoa_r+0x344>
 8004bd4:	d02e      	beq.n	8004c34 <_dtoa_r+0x4bc>
 8004bd6:	f1cb 0100 	rsb	r1, fp, #0
 8004bda:	4a76      	ldr	r2, [pc, #472]	; (8004db4 <_dtoa_r+0x63c>)
 8004bdc:	f001 000f 	and.w	r0, r1, #15
 8004be0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004be4:	ed92 7b00 	vldr	d7, [r2]
 8004be8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004bec:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004bf0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004bf4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8004bf8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8004bfc:	486e      	ldr	r0, [pc, #440]	; (8004db8 <_dtoa_r+0x640>)
 8004bfe:	1109      	asrs	r1, r1, #4
 8004c00:	2400      	movs	r4, #0
 8004c02:	2202      	movs	r2, #2
 8004c04:	b939      	cbnz	r1, 8004c16 <_dtoa_r+0x49e>
 8004c06:	2c00      	cmp	r4, #0
 8004c08:	f43f af60 	beq.w	8004acc <_dtoa_r+0x354>
 8004c0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c14:	e75a      	b.n	8004acc <_dtoa_r+0x354>
 8004c16:	07cf      	lsls	r7, r1, #31
 8004c18:	d509      	bpl.n	8004c2e <_dtoa_r+0x4b6>
 8004c1a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004c1e:	ed90 7b00 	vldr	d7, [r0]
 8004c22:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004c26:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004c2a:	3201      	adds	r2, #1
 8004c2c:	2401      	movs	r4, #1
 8004c2e:	1049      	asrs	r1, r1, #1
 8004c30:	3008      	adds	r0, #8
 8004c32:	e7e7      	b.n	8004c04 <_dtoa_r+0x48c>
 8004c34:	2202      	movs	r2, #2
 8004c36:	e749      	b.n	8004acc <_dtoa_r+0x354>
 8004c38:	465f      	mov	r7, fp
 8004c3a:	4648      	mov	r0, r9
 8004c3c:	e765      	b.n	8004b0a <_dtoa_r+0x392>
 8004c3e:	ec42 1b17 	vmov	d7, r1, r2
 8004c42:	4a5c      	ldr	r2, [pc, #368]	; (8004db4 <_dtoa_r+0x63c>)
 8004c44:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004c48:	ed12 4b02 	vldr	d4, [r2, #-8]
 8004c4c:	9a00      	ldr	r2, [sp, #0]
 8004c4e:	1814      	adds	r4, r2, r0
 8004c50:	9a08      	ldr	r2, [sp, #32]
 8004c52:	b352      	cbz	r2, 8004caa <_dtoa_r+0x532>
 8004c54:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8004c58:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8004c5c:	f8dd 8000 	ldr.w	r8, [sp]
 8004c60:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8004c64:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004c68:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004c6c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004c70:	ee14 2a90 	vmov	r2, s9
 8004c74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004c78:	3230      	adds	r2, #48	; 0x30
 8004c7a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004c7e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c86:	f808 2b01 	strb.w	r2, [r8], #1
 8004c8a:	d439      	bmi.n	8004d00 <_dtoa_r+0x588>
 8004c8c:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004c90:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c98:	d472      	bmi.n	8004d80 <_dtoa_r+0x608>
 8004c9a:	45a0      	cmp	r8, r4
 8004c9c:	f43f af5d 	beq.w	8004b5a <_dtoa_r+0x3e2>
 8004ca0:	ee27 7b03 	vmul.f64	d7, d7, d3
 8004ca4:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004ca8:	e7e0      	b.n	8004c6c <_dtoa_r+0x4f4>
 8004caa:	f8dd 8000 	ldr.w	r8, [sp]
 8004cae:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004cb8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004cbc:	ee14 2a90 	vmov	r2, s9
 8004cc0:	3230      	adds	r2, #48	; 0x30
 8004cc2:	f808 2b01 	strb.w	r2, [r8], #1
 8004cc6:	45a0      	cmp	r8, r4
 8004cc8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004ccc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004cd0:	d118      	bne.n	8004d04 <_dtoa_r+0x58c>
 8004cd2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8004cd6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8004cda:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8004cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce2:	dc4d      	bgt.n	8004d80 <_dtoa_r+0x608>
 8004ce4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004ce8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf0:	f57f af33 	bpl.w	8004b5a <_dtoa_r+0x3e2>
 8004cf4:	4688      	mov	r8, r1
 8004cf6:	3901      	subs	r1, #1
 8004cf8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8004cfc:	2b30      	cmp	r3, #48	; 0x30
 8004cfe:	d0f9      	beq.n	8004cf4 <_dtoa_r+0x57c>
 8004d00:	46bb      	mov	fp, r7
 8004d02:	e02a      	b.n	8004d5a <_dtoa_r+0x5e2>
 8004d04:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004d08:	e7d6      	b.n	8004cb8 <_dtoa_r+0x540>
 8004d0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d0e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8004d12:	f8dd 8000 	ldr.w	r8, [sp]
 8004d16:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004d1a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8004d1e:	ee15 3a10 	vmov	r3, s10
 8004d22:	3330      	adds	r3, #48	; 0x30
 8004d24:	f808 3b01 	strb.w	r3, [r8], #1
 8004d28:	9b00      	ldr	r3, [sp, #0]
 8004d2a:	eba8 0303 	sub.w	r3, r8, r3
 8004d2e:	4599      	cmp	r9, r3
 8004d30:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8004d34:	eea3 7b46 	vfms.f64	d7, d3, d6
 8004d38:	d133      	bne.n	8004da2 <_dtoa_r+0x62a>
 8004d3a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8004d3e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d46:	dc1a      	bgt.n	8004d7e <_dtoa_r+0x606>
 8004d48:	eeb4 7b46 	vcmp.f64	d7, d6
 8004d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d50:	d103      	bne.n	8004d5a <_dtoa_r+0x5e2>
 8004d52:	ee15 3a10 	vmov	r3, s10
 8004d56:	07d9      	lsls	r1, r3, #31
 8004d58:	d411      	bmi.n	8004d7e <_dtoa_r+0x606>
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	f000 fae7 	bl	8005330 <_Bfree>
 8004d62:	2300      	movs	r3, #0
 8004d64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d66:	f888 3000 	strb.w	r3, [r8]
 8004d6a:	f10b 0301 	add.w	r3, fp, #1
 8004d6e:	6013      	str	r3, [r2, #0]
 8004d70:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f43f ad4d 	beq.w	8004812 <_dtoa_r+0x9a>
 8004d78:	f8c3 8000 	str.w	r8, [r3]
 8004d7c:	e549      	b.n	8004812 <_dtoa_r+0x9a>
 8004d7e:	465f      	mov	r7, fp
 8004d80:	4643      	mov	r3, r8
 8004d82:	4698      	mov	r8, r3
 8004d84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d88:	2a39      	cmp	r2, #57	; 0x39
 8004d8a:	d106      	bne.n	8004d9a <_dtoa_r+0x622>
 8004d8c:	9a00      	ldr	r2, [sp, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d1f7      	bne.n	8004d82 <_dtoa_r+0x60a>
 8004d92:	9900      	ldr	r1, [sp, #0]
 8004d94:	2230      	movs	r2, #48	; 0x30
 8004d96:	3701      	adds	r7, #1
 8004d98:	700a      	strb	r2, [r1, #0]
 8004d9a:	781a      	ldrb	r2, [r3, #0]
 8004d9c:	3201      	adds	r2, #1
 8004d9e:	701a      	strb	r2, [r3, #0]
 8004da0:	e7ae      	b.n	8004d00 <_dtoa_r+0x588>
 8004da2:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004da6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dae:	d1b2      	bne.n	8004d16 <_dtoa_r+0x59e>
 8004db0:	e7d3      	b.n	8004d5a <_dtoa_r+0x5e2>
 8004db2:	bf00      	nop
 8004db4:	08006b28 	.word	0x08006b28
 8004db8:	08006b00 	.word	0x08006b00
 8004dbc:	9908      	ldr	r1, [sp, #32]
 8004dbe:	2900      	cmp	r1, #0
 8004dc0:	f000 80d1 	beq.w	8004f66 <_dtoa_r+0x7ee>
 8004dc4:	9907      	ldr	r1, [sp, #28]
 8004dc6:	2901      	cmp	r1, #1
 8004dc8:	f300 80b4 	bgt.w	8004f34 <_dtoa_r+0x7bc>
 8004dcc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004dce:	2900      	cmp	r1, #0
 8004dd0:	f000 80ac 	beq.w	8004f2c <_dtoa_r+0x7b4>
 8004dd4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004dd8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8004ddc:	461c      	mov	r4, r3
 8004dde:	930a      	str	r3, [sp, #40]	; 0x28
 8004de0:	9b05      	ldr	r3, [sp, #20]
 8004de2:	4413      	add	r3, r2
 8004de4:	9305      	str	r3, [sp, #20]
 8004de6:	9b06      	ldr	r3, [sp, #24]
 8004de8:	2101      	movs	r1, #1
 8004dea:	4413      	add	r3, r2
 8004dec:	4630      	mov	r0, r6
 8004dee:	9306      	str	r3, [sp, #24]
 8004df0:	f000 fb5a 	bl	80054a8 <__i2b>
 8004df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004df6:	4607      	mov	r7, r0
 8004df8:	f1b8 0f00 	cmp.w	r8, #0
 8004dfc:	dd0d      	ble.n	8004e1a <_dtoa_r+0x6a2>
 8004dfe:	9a06      	ldr	r2, [sp, #24]
 8004e00:	2a00      	cmp	r2, #0
 8004e02:	dd0a      	ble.n	8004e1a <_dtoa_r+0x6a2>
 8004e04:	4542      	cmp	r2, r8
 8004e06:	9905      	ldr	r1, [sp, #20]
 8004e08:	bfa8      	it	ge
 8004e0a:	4642      	movge	r2, r8
 8004e0c:	1a89      	subs	r1, r1, r2
 8004e0e:	9105      	str	r1, [sp, #20]
 8004e10:	9906      	ldr	r1, [sp, #24]
 8004e12:	eba8 0802 	sub.w	r8, r8, r2
 8004e16:	1a8a      	subs	r2, r1, r2
 8004e18:	9206      	str	r2, [sp, #24]
 8004e1a:	b303      	cbz	r3, 8004e5e <_dtoa_r+0x6e6>
 8004e1c:	9a08      	ldr	r2, [sp, #32]
 8004e1e:	2a00      	cmp	r2, #0
 8004e20:	f000 80a6 	beq.w	8004f70 <_dtoa_r+0x7f8>
 8004e24:	2c00      	cmp	r4, #0
 8004e26:	dd13      	ble.n	8004e50 <_dtoa_r+0x6d8>
 8004e28:	4639      	mov	r1, r7
 8004e2a:	4622      	mov	r2, r4
 8004e2c:	4630      	mov	r0, r6
 8004e2e:	930c      	str	r3, [sp, #48]	; 0x30
 8004e30:	f000 fbf6 	bl	8005620 <__pow5mult>
 8004e34:	462a      	mov	r2, r5
 8004e36:	4601      	mov	r1, r0
 8004e38:	4607      	mov	r7, r0
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	f000 fb4a 	bl	80054d4 <__multiply>
 8004e40:	4629      	mov	r1, r5
 8004e42:	900a      	str	r0, [sp, #40]	; 0x28
 8004e44:	4630      	mov	r0, r6
 8004e46:	f000 fa73 	bl	8005330 <_Bfree>
 8004e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e4e:	4615      	mov	r5, r2
 8004e50:	1b1a      	subs	r2, r3, r4
 8004e52:	d004      	beq.n	8004e5e <_dtoa_r+0x6e6>
 8004e54:	4629      	mov	r1, r5
 8004e56:	4630      	mov	r0, r6
 8004e58:	f000 fbe2 	bl	8005620 <__pow5mult>
 8004e5c:	4605      	mov	r5, r0
 8004e5e:	2101      	movs	r1, #1
 8004e60:	4630      	mov	r0, r6
 8004e62:	f000 fb21 	bl	80054a8 <__i2b>
 8004e66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	4604      	mov	r4, r0
 8004e6c:	f340 8082 	ble.w	8004f74 <_dtoa_r+0x7fc>
 8004e70:	461a      	mov	r2, r3
 8004e72:	4601      	mov	r1, r0
 8004e74:	4630      	mov	r0, r6
 8004e76:	f000 fbd3 	bl	8005620 <__pow5mult>
 8004e7a:	9b07      	ldr	r3, [sp, #28]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	4604      	mov	r4, r0
 8004e80:	dd7b      	ble.n	8004f7a <_dtoa_r+0x802>
 8004e82:	2300      	movs	r3, #0
 8004e84:	930a      	str	r3, [sp, #40]	; 0x28
 8004e86:	6922      	ldr	r2, [r4, #16]
 8004e88:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004e8c:	6910      	ldr	r0, [r2, #16]
 8004e8e:	f000 fabb 	bl	8005408 <__hi0bits>
 8004e92:	f1c0 0020 	rsb	r0, r0, #32
 8004e96:	9b06      	ldr	r3, [sp, #24]
 8004e98:	4418      	add	r0, r3
 8004e9a:	f010 001f 	ands.w	r0, r0, #31
 8004e9e:	f000 808d 	beq.w	8004fbc <_dtoa_r+0x844>
 8004ea2:	f1c0 0220 	rsb	r2, r0, #32
 8004ea6:	2a04      	cmp	r2, #4
 8004ea8:	f340 8086 	ble.w	8004fb8 <_dtoa_r+0x840>
 8004eac:	f1c0 001c 	rsb	r0, r0, #28
 8004eb0:	9b05      	ldr	r3, [sp, #20]
 8004eb2:	4403      	add	r3, r0
 8004eb4:	9305      	str	r3, [sp, #20]
 8004eb6:	9b06      	ldr	r3, [sp, #24]
 8004eb8:	4403      	add	r3, r0
 8004eba:	4480      	add	r8, r0
 8004ebc:	9306      	str	r3, [sp, #24]
 8004ebe:	9b05      	ldr	r3, [sp, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	dd05      	ble.n	8004ed0 <_dtoa_r+0x758>
 8004ec4:	4629      	mov	r1, r5
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4630      	mov	r0, r6
 8004eca:	f000 fc03 	bl	80056d4 <__lshift>
 8004ece:	4605      	mov	r5, r0
 8004ed0:	9b06      	ldr	r3, [sp, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	dd05      	ble.n	8004ee2 <_dtoa_r+0x76a>
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4630      	mov	r0, r6
 8004edc:	f000 fbfa 	bl	80056d4 <__lshift>
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d06b      	beq.n	8004fc0 <_dtoa_r+0x848>
 8004ee8:	4621      	mov	r1, r4
 8004eea:	4628      	mov	r0, r5
 8004eec:	f000 fc5e 	bl	80057ac <__mcmp>
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	da65      	bge.n	8004fc0 <_dtoa_r+0x848>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	220a      	movs	r2, #10
 8004efa:	4630      	mov	r0, r6
 8004efc:	f000 fa3a 	bl	8005374 <__multadd>
 8004f00:	9b08      	ldr	r3, [sp, #32]
 8004f02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f06:	4605      	mov	r5, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8192 	beq.w	8005232 <_dtoa_r+0xaba>
 8004f0e:	4639      	mov	r1, r7
 8004f10:	2300      	movs	r3, #0
 8004f12:	220a      	movs	r2, #10
 8004f14:	4630      	mov	r0, r6
 8004f16:	f000 fa2d 	bl	8005374 <__multadd>
 8004f1a:	f1ba 0f00 	cmp.w	sl, #0
 8004f1e:	4607      	mov	r7, r0
 8004f20:	f300 808e 	bgt.w	8005040 <_dtoa_r+0x8c8>
 8004f24:	9b07      	ldr	r3, [sp, #28]
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	dc51      	bgt.n	8004fce <_dtoa_r+0x856>
 8004f2a:	e089      	b.n	8005040 <_dtoa_r+0x8c8>
 8004f2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004f32:	e751      	b.n	8004dd8 <_dtoa_r+0x660>
 8004f34:	f109 34ff 	add.w	r4, r9, #4294967295
 8004f38:	42a3      	cmp	r3, r4
 8004f3a:	bfbf      	itttt	lt
 8004f3c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8004f3e:	1ae3      	sublt	r3, r4, r3
 8004f40:	18d2      	addlt	r2, r2, r3
 8004f42:	4613      	movlt	r3, r2
 8004f44:	bfb7      	itett	lt
 8004f46:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f48:	1b1c      	subge	r4, r3, r4
 8004f4a:	4623      	movlt	r3, r4
 8004f4c:	2400      	movlt	r4, #0
 8004f4e:	f1b9 0f00 	cmp.w	r9, #0
 8004f52:	bfb5      	itete	lt
 8004f54:	9a05      	ldrlt	r2, [sp, #20]
 8004f56:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8004f5a:	eba2 0809 	sublt.w	r8, r2, r9
 8004f5e:	464a      	movge	r2, r9
 8004f60:	bfb8      	it	lt
 8004f62:	2200      	movlt	r2, #0
 8004f64:	e73b      	b.n	8004dde <_dtoa_r+0x666>
 8004f66:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8004f6a:	9f08      	ldr	r7, [sp, #32]
 8004f6c:	461c      	mov	r4, r3
 8004f6e:	e743      	b.n	8004df8 <_dtoa_r+0x680>
 8004f70:	461a      	mov	r2, r3
 8004f72:	e76f      	b.n	8004e54 <_dtoa_r+0x6dc>
 8004f74:	9b07      	ldr	r3, [sp, #28]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	dc18      	bgt.n	8004fac <_dtoa_r+0x834>
 8004f7a:	9b02      	ldr	r3, [sp, #8]
 8004f7c:	b9b3      	cbnz	r3, 8004fac <_dtoa_r+0x834>
 8004f7e:	9b03      	ldr	r3, [sp, #12]
 8004f80:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8004f84:	b9a2      	cbnz	r2, 8004fb0 <_dtoa_r+0x838>
 8004f86:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f8a:	0d12      	lsrs	r2, r2, #20
 8004f8c:	0512      	lsls	r2, r2, #20
 8004f8e:	b18a      	cbz	r2, 8004fb4 <_dtoa_r+0x83c>
 8004f90:	9b05      	ldr	r3, [sp, #20]
 8004f92:	3301      	adds	r3, #1
 8004f94:	9305      	str	r3, [sp, #20]
 8004f96:	9b06      	ldr	r3, [sp, #24]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	9306      	str	r3, [sp, #24]
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004fa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f47f af6f 	bne.w	8004e86 <_dtoa_r+0x70e>
 8004fa8:	2001      	movs	r0, #1
 8004faa:	e774      	b.n	8004e96 <_dtoa_r+0x71e>
 8004fac:	2300      	movs	r3, #0
 8004fae:	e7f6      	b.n	8004f9e <_dtoa_r+0x826>
 8004fb0:	9b02      	ldr	r3, [sp, #8]
 8004fb2:	e7f4      	b.n	8004f9e <_dtoa_r+0x826>
 8004fb4:	920a      	str	r2, [sp, #40]	; 0x28
 8004fb6:	e7f3      	b.n	8004fa0 <_dtoa_r+0x828>
 8004fb8:	d081      	beq.n	8004ebe <_dtoa_r+0x746>
 8004fba:	4610      	mov	r0, r2
 8004fbc:	301c      	adds	r0, #28
 8004fbe:	e777      	b.n	8004eb0 <_dtoa_r+0x738>
 8004fc0:	f1b9 0f00 	cmp.w	r9, #0
 8004fc4:	dc37      	bgt.n	8005036 <_dtoa_r+0x8be>
 8004fc6:	9b07      	ldr	r3, [sp, #28]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	dd34      	ble.n	8005036 <_dtoa_r+0x8be>
 8004fcc:	46ca      	mov	sl, r9
 8004fce:	f1ba 0f00 	cmp.w	sl, #0
 8004fd2:	d10d      	bne.n	8004ff0 <_dtoa_r+0x878>
 8004fd4:	4621      	mov	r1, r4
 8004fd6:	4653      	mov	r3, sl
 8004fd8:	2205      	movs	r2, #5
 8004fda:	4630      	mov	r0, r6
 8004fdc:	f000 f9ca 	bl	8005374 <__multadd>
 8004fe0:	4601      	mov	r1, r0
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	f000 fbe1 	bl	80057ac <__mcmp>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	f73f adde 	bgt.w	8004bac <_dtoa_r+0x434>
 8004ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ff2:	f8dd 8000 	ldr.w	r8, [sp]
 8004ff6:	ea6f 0b03 	mvn.w	fp, r3
 8004ffa:	f04f 0900 	mov.w	r9, #0
 8004ffe:	4621      	mov	r1, r4
 8005000:	4630      	mov	r0, r6
 8005002:	f000 f995 	bl	8005330 <_Bfree>
 8005006:	2f00      	cmp	r7, #0
 8005008:	f43f aea7 	beq.w	8004d5a <_dtoa_r+0x5e2>
 800500c:	f1b9 0f00 	cmp.w	r9, #0
 8005010:	d005      	beq.n	800501e <_dtoa_r+0x8a6>
 8005012:	45b9      	cmp	r9, r7
 8005014:	d003      	beq.n	800501e <_dtoa_r+0x8a6>
 8005016:	4649      	mov	r1, r9
 8005018:	4630      	mov	r0, r6
 800501a:	f000 f989 	bl	8005330 <_Bfree>
 800501e:	4639      	mov	r1, r7
 8005020:	4630      	mov	r0, r6
 8005022:	f000 f985 	bl	8005330 <_Bfree>
 8005026:	e698      	b.n	8004d5a <_dtoa_r+0x5e2>
 8005028:	2400      	movs	r4, #0
 800502a:	4627      	mov	r7, r4
 800502c:	e7e0      	b.n	8004ff0 <_dtoa_r+0x878>
 800502e:	46bb      	mov	fp, r7
 8005030:	4604      	mov	r4, r0
 8005032:	4607      	mov	r7, r0
 8005034:	e5ba      	b.n	8004bac <_dtoa_r+0x434>
 8005036:	9b08      	ldr	r3, [sp, #32]
 8005038:	46ca      	mov	sl, r9
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 8100 	beq.w	8005240 <_dtoa_r+0xac8>
 8005040:	f1b8 0f00 	cmp.w	r8, #0
 8005044:	dd05      	ble.n	8005052 <_dtoa_r+0x8da>
 8005046:	4639      	mov	r1, r7
 8005048:	4642      	mov	r2, r8
 800504a:	4630      	mov	r0, r6
 800504c:	f000 fb42 	bl	80056d4 <__lshift>
 8005050:	4607      	mov	r7, r0
 8005052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005054:	2b00      	cmp	r3, #0
 8005056:	d05d      	beq.n	8005114 <_dtoa_r+0x99c>
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	4630      	mov	r0, r6
 800505c:	f000 f928 	bl	80052b0 <_Balloc>
 8005060:	4680      	mov	r8, r0
 8005062:	b928      	cbnz	r0, 8005070 <_dtoa_r+0x8f8>
 8005064:	4b82      	ldr	r3, [pc, #520]	; (8005270 <_dtoa_r+0xaf8>)
 8005066:	4602      	mov	r2, r0
 8005068:	f240 21ea 	movw	r1, #746	; 0x2ea
 800506c:	f7ff bb9a 	b.w	80047a4 <_dtoa_r+0x2c>
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	3202      	adds	r2, #2
 8005074:	0092      	lsls	r2, r2, #2
 8005076:	f107 010c 	add.w	r1, r7, #12
 800507a:	300c      	adds	r0, #12
 800507c:	f000 f90a 	bl	8005294 <memcpy>
 8005080:	2201      	movs	r2, #1
 8005082:	4641      	mov	r1, r8
 8005084:	4630      	mov	r0, r6
 8005086:	f000 fb25 	bl	80056d4 <__lshift>
 800508a:	9b00      	ldr	r3, [sp, #0]
 800508c:	3301      	adds	r3, #1
 800508e:	9305      	str	r3, [sp, #20]
 8005090:	9b00      	ldr	r3, [sp, #0]
 8005092:	4453      	add	r3, sl
 8005094:	9309      	str	r3, [sp, #36]	; 0x24
 8005096:	9b02      	ldr	r3, [sp, #8]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	46b9      	mov	r9, r7
 800509e:	9308      	str	r3, [sp, #32]
 80050a0:	4607      	mov	r7, r0
 80050a2:	9b05      	ldr	r3, [sp, #20]
 80050a4:	4621      	mov	r1, r4
 80050a6:	3b01      	subs	r3, #1
 80050a8:	4628      	mov	r0, r5
 80050aa:	9302      	str	r3, [sp, #8]
 80050ac:	f7ff fad6 	bl	800465c <quorem>
 80050b0:	4603      	mov	r3, r0
 80050b2:	3330      	adds	r3, #48	; 0x30
 80050b4:	9006      	str	r0, [sp, #24]
 80050b6:	4649      	mov	r1, r9
 80050b8:	4628      	mov	r0, r5
 80050ba:	930a      	str	r3, [sp, #40]	; 0x28
 80050bc:	f000 fb76 	bl	80057ac <__mcmp>
 80050c0:	463a      	mov	r2, r7
 80050c2:	4682      	mov	sl, r0
 80050c4:	4621      	mov	r1, r4
 80050c6:	4630      	mov	r0, r6
 80050c8:	f000 fb8c 	bl	80057e4 <__mdiff>
 80050cc:	68c2      	ldr	r2, [r0, #12]
 80050ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d0:	4680      	mov	r8, r0
 80050d2:	bb0a      	cbnz	r2, 8005118 <_dtoa_r+0x9a0>
 80050d4:	4601      	mov	r1, r0
 80050d6:	4628      	mov	r0, r5
 80050d8:	f000 fb68 	bl	80057ac <__mcmp>
 80050dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050de:	4602      	mov	r2, r0
 80050e0:	4641      	mov	r1, r8
 80050e2:	4630      	mov	r0, r6
 80050e4:	920e      	str	r2, [sp, #56]	; 0x38
 80050e6:	930a      	str	r3, [sp, #40]	; 0x28
 80050e8:	f000 f922 	bl	8005330 <_Bfree>
 80050ec:	9b07      	ldr	r3, [sp, #28]
 80050ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80050f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80050f4:	ea43 0102 	orr.w	r1, r3, r2
 80050f8:	9b08      	ldr	r3, [sp, #32]
 80050fa:	430b      	orrs	r3, r1
 80050fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050fe:	d10d      	bne.n	800511c <_dtoa_r+0x9a4>
 8005100:	2b39      	cmp	r3, #57	; 0x39
 8005102:	d029      	beq.n	8005158 <_dtoa_r+0x9e0>
 8005104:	f1ba 0f00 	cmp.w	sl, #0
 8005108:	dd01      	ble.n	800510e <_dtoa_r+0x996>
 800510a:	9b06      	ldr	r3, [sp, #24]
 800510c:	3331      	adds	r3, #49	; 0x31
 800510e:	9a02      	ldr	r2, [sp, #8]
 8005110:	7013      	strb	r3, [r2, #0]
 8005112:	e774      	b.n	8004ffe <_dtoa_r+0x886>
 8005114:	4638      	mov	r0, r7
 8005116:	e7b8      	b.n	800508a <_dtoa_r+0x912>
 8005118:	2201      	movs	r2, #1
 800511a:	e7e1      	b.n	80050e0 <_dtoa_r+0x968>
 800511c:	f1ba 0f00 	cmp.w	sl, #0
 8005120:	db06      	blt.n	8005130 <_dtoa_r+0x9b8>
 8005122:	9907      	ldr	r1, [sp, #28]
 8005124:	ea41 0a0a 	orr.w	sl, r1, sl
 8005128:	9908      	ldr	r1, [sp, #32]
 800512a:	ea5a 0101 	orrs.w	r1, sl, r1
 800512e:	d120      	bne.n	8005172 <_dtoa_r+0x9fa>
 8005130:	2a00      	cmp	r2, #0
 8005132:	ddec      	ble.n	800510e <_dtoa_r+0x996>
 8005134:	4629      	mov	r1, r5
 8005136:	2201      	movs	r2, #1
 8005138:	4630      	mov	r0, r6
 800513a:	9305      	str	r3, [sp, #20]
 800513c:	f000 faca 	bl	80056d4 <__lshift>
 8005140:	4621      	mov	r1, r4
 8005142:	4605      	mov	r5, r0
 8005144:	f000 fb32 	bl	80057ac <__mcmp>
 8005148:	2800      	cmp	r0, #0
 800514a:	9b05      	ldr	r3, [sp, #20]
 800514c:	dc02      	bgt.n	8005154 <_dtoa_r+0x9dc>
 800514e:	d1de      	bne.n	800510e <_dtoa_r+0x996>
 8005150:	07da      	lsls	r2, r3, #31
 8005152:	d5dc      	bpl.n	800510e <_dtoa_r+0x996>
 8005154:	2b39      	cmp	r3, #57	; 0x39
 8005156:	d1d8      	bne.n	800510a <_dtoa_r+0x992>
 8005158:	9a02      	ldr	r2, [sp, #8]
 800515a:	2339      	movs	r3, #57	; 0x39
 800515c:	7013      	strb	r3, [r2, #0]
 800515e:	4643      	mov	r3, r8
 8005160:	4698      	mov	r8, r3
 8005162:	3b01      	subs	r3, #1
 8005164:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005168:	2a39      	cmp	r2, #57	; 0x39
 800516a:	d051      	beq.n	8005210 <_dtoa_r+0xa98>
 800516c:	3201      	adds	r2, #1
 800516e:	701a      	strb	r2, [r3, #0]
 8005170:	e745      	b.n	8004ffe <_dtoa_r+0x886>
 8005172:	2a00      	cmp	r2, #0
 8005174:	dd03      	ble.n	800517e <_dtoa_r+0xa06>
 8005176:	2b39      	cmp	r3, #57	; 0x39
 8005178:	d0ee      	beq.n	8005158 <_dtoa_r+0x9e0>
 800517a:	3301      	adds	r3, #1
 800517c:	e7c7      	b.n	800510e <_dtoa_r+0x996>
 800517e:	9a05      	ldr	r2, [sp, #20]
 8005180:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005182:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005186:	428a      	cmp	r2, r1
 8005188:	d02b      	beq.n	80051e2 <_dtoa_r+0xa6a>
 800518a:	4629      	mov	r1, r5
 800518c:	2300      	movs	r3, #0
 800518e:	220a      	movs	r2, #10
 8005190:	4630      	mov	r0, r6
 8005192:	f000 f8ef 	bl	8005374 <__multadd>
 8005196:	45b9      	cmp	r9, r7
 8005198:	4605      	mov	r5, r0
 800519a:	f04f 0300 	mov.w	r3, #0
 800519e:	f04f 020a 	mov.w	r2, #10
 80051a2:	4649      	mov	r1, r9
 80051a4:	4630      	mov	r0, r6
 80051a6:	d107      	bne.n	80051b8 <_dtoa_r+0xa40>
 80051a8:	f000 f8e4 	bl	8005374 <__multadd>
 80051ac:	4681      	mov	r9, r0
 80051ae:	4607      	mov	r7, r0
 80051b0:	9b05      	ldr	r3, [sp, #20]
 80051b2:	3301      	adds	r3, #1
 80051b4:	9305      	str	r3, [sp, #20]
 80051b6:	e774      	b.n	80050a2 <_dtoa_r+0x92a>
 80051b8:	f000 f8dc 	bl	8005374 <__multadd>
 80051bc:	4639      	mov	r1, r7
 80051be:	4681      	mov	r9, r0
 80051c0:	2300      	movs	r3, #0
 80051c2:	220a      	movs	r2, #10
 80051c4:	4630      	mov	r0, r6
 80051c6:	f000 f8d5 	bl	8005374 <__multadd>
 80051ca:	4607      	mov	r7, r0
 80051cc:	e7f0      	b.n	80051b0 <_dtoa_r+0xa38>
 80051ce:	f1ba 0f00 	cmp.w	sl, #0
 80051d2:	9a00      	ldr	r2, [sp, #0]
 80051d4:	bfcc      	ite	gt
 80051d6:	46d0      	movgt	r8, sl
 80051d8:	f04f 0801 	movle.w	r8, #1
 80051dc:	4490      	add	r8, r2
 80051de:	f04f 0900 	mov.w	r9, #0
 80051e2:	4629      	mov	r1, r5
 80051e4:	2201      	movs	r2, #1
 80051e6:	4630      	mov	r0, r6
 80051e8:	9302      	str	r3, [sp, #8]
 80051ea:	f000 fa73 	bl	80056d4 <__lshift>
 80051ee:	4621      	mov	r1, r4
 80051f0:	4605      	mov	r5, r0
 80051f2:	f000 fadb 	bl	80057ac <__mcmp>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	dcb1      	bgt.n	800515e <_dtoa_r+0x9e6>
 80051fa:	d102      	bne.n	8005202 <_dtoa_r+0xa8a>
 80051fc:	9b02      	ldr	r3, [sp, #8]
 80051fe:	07db      	lsls	r3, r3, #31
 8005200:	d4ad      	bmi.n	800515e <_dtoa_r+0x9e6>
 8005202:	4643      	mov	r3, r8
 8005204:	4698      	mov	r8, r3
 8005206:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800520a:	2a30      	cmp	r2, #48	; 0x30
 800520c:	d0fa      	beq.n	8005204 <_dtoa_r+0xa8c>
 800520e:	e6f6      	b.n	8004ffe <_dtoa_r+0x886>
 8005210:	9a00      	ldr	r2, [sp, #0]
 8005212:	429a      	cmp	r2, r3
 8005214:	d1a4      	bne.n	8005160 <_dtoa_r+0x9e8>
 8005216:	f10b 0b01 	add.w	fp, fp, #1
 800521a:	2331      	movs	r3, #49	; 0x31
 800521c:	e778      	b.n	8005110 <_dtoa_r+0x998>
 800521e:	4b15      	ldr	r3, [pc, #84]	; (8005274 <_dtoa_r+0xafc>)
 8005220:	f7ff bb12 	b.w	8004848 <_dtoa_r+0xd0>
 8005224:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005226:	2b00      	cmp	r3, #0
 8005228:	f47f aaee 	bne.w	8004808 <_dtoa_r+0x90>
 800522c:	4b12      	ldr	r3, [pc, #72]	; (8005278 <_dtoa_r+0xb00>)
 800522e:	f7ff bb0b 	b.w	8004848 <_dtoa_r+0xd0>
 8005232:	f1ba 0f00 	cmp.w	sl, #0
 8005236:	dc03      	bgt.n	8005240 <_dtoa_r+0xac8>
 8005238:	9b07      	ldr	r3, [sp, #28]
 800523a:	2b02      	cmp	r3, #2
 800523c:	f73f aec7 	bgt.w	8004fce <_dtoa_r+0x856>
 8005240:	f8dd 8000 	ldr.w	r8, [sp]
 8005244:	4621      	mov	r1, r4
 8005246:	4628      	mov	r0, r5
 8005248:	f7ff fa08 	bl	800465c <quorem>
 800524c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005250:	f808 3b01 	strb.w	r3, [r8], #1
 8005254:	9a00      	ldr	r2, [sp, #0]
 8005256:	eba8 0202 	sub.w	r2, r8, r2
 800525a:	4592      	cmp	sl, r2
 800525c:	ddb7      	ble.n	80051ce <_dtoa_r+0xa56>
 800525e:	4629      	mov	r1, r5
 8005260:	2300      	movs	r3, #0
 8005262:	220a      	movs	r2, #10
 8005264:	4630      	mov	r0, r6
 8005266:	f000 f885 	bl	8005374 <__multadd>
 800526a:	4605      	mov	r5, r0
 800526c:	e7ea      	b.n	8005244 <_dtoa_r+0xacc>
 800526e:	bf00      	nop
 8005270:	08006a8f 	.word	0x08006a8f
 8005274:	080069e8 	.word	0x080069e8
 8005278:	08006a0c 	.word	0x08006a0c

0800527c <_localeconv_r>:
 800527c:	4800      	ldr	r0, [pc, #0]	; (8005280 <_localeconv_r+0x4>)
 800527e:	4770      	bx	lr
 8005280:	20000160 	.word	0x20000160

08005284 <malloc>:
 8005284:	4b02      	ldr	r3, [pc, #8]	; (8005290 <malloc+0xc>)
 8005286:	4601      	mov	r1, r0
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	f000 bbef 	b.w	8005a6c <_malloc_r>
 800528e:	bf00      	nop
 8005290:	2000000c 	.word	0x2000000c

08005294 <memcpy>:
 8005294:	440a      	add	r2, r1
 8005296:	4291      	cmp	r1, r2
 8005298:	f100 33ff 	add.w	r3, r0, #4294967295
 800529c:	d100      	bne.n	80052a0 <memcpy+0xc>
 800529e:	4770      	bx	lr
 80052a0:	b510      	push	{r4, lr}
 80052a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052aa:	4291      	cmp	r1, r2
 80052ac:	d1f9      	bne.n	80052a2 <memcpy+0xe>
 80052ae:	bd10      	pop	{r4, pc}

080052b0 <_Balloc>:
 80052b0:	b570      	push	{r4, r5, r6, lr}
 80052b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80052b4:	4604      	mov	r4, r0
 80052b6:	460d      	mov	r5, r1
 80052b8:	b976      	cbnz	r6, 80052d8 <_Balloc+0x28>
 80052ba:	2010      	movs	r0, #16
 80052bc:	f7ff ffe2 	bl	8005284 <malloc>
 80052c0:	4602      	mov	r2, r0
 80052c2:	6260      	str	r0, [r4, #36]	; 0x24
 80052c4:	b920      	cbnz	r0, 80052d0 <_Balloc+0x20>
 80052c6:	4b18      	ldr	r3, [pc, #96]	; (8005328 <_Balloc+0x78>)
 80052c8:	4818      	ldr	r0, [pc, #96]	; (800532c <_Balloc+0x7c>)
 80052ca:	2166      	movs	r1, #102	; 0x66
 80052cc:	f000 fd94 	bl	8005df8 <__assert_func>
 80052d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052d4:	6006      	str	r6, [r0, #0]
 80052d6:	60c6      	str	r6, [r0, #12]
 80052d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052da:	68f3      	ldr	r3, [r6, #12]
 80052dc:	b183      	cbz	r3, 8005300 <_Balloc+0x50>
 80052de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80052e6:	b9b8      	cbnz	r0, 8005318 <_Balloc+0x68>
 80052e8:	2101      	movs	r1, #1
 80052ea:	fa01 f605 	lsl.w	r6, r1, r5
 80052ee:	1d72      	adds	r2, r6, #5
 80052f0:	0092      	lsls	r2, r2, #2
 80052f2:	4620      	mov	r0, r4
 80052f4:	f000 fb5a 	bl	80059ac <_calloc_r>
 80052f8:	b160      	cbz	r0, 8005314 <_Balloc+0x64>
 80052fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052fe:	e00e      	b.n	800531e <_Balloc+0x6e>
 8005300:	2221      	movs	r2, #33	; 0x21
 8005302:	2104      	movs	r1, #4
 8005304:	4620      	mov	r0, r4
 8005306:	f000 fb51 	bl	80059ac <_calloc_r>
 800530a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800530c:	60f0      	str	r0, [r6, #12]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e4      	bne.n	80052de <_Balloc+0x2e>
 8005314:	2000      	movs	r0, #0
 8005316:	bd70      	pop	{r4, r5, r6, pc}
 8005318:	6802      	ldr	r2, [r0, #0]
 800531a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800531e:	2300      	movs	r3, #0
 8005320:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005324:	e7f7      	b.n	8005316 <_Balloc+0x66>
 8005326:	bf00      	nop
 8005328:	08006a19 	.word	0x08006a19
 800532c:	08006aa0 	.word	0x08006aa0

08005330 <_Bfree>:
 8005330:	b570      	push	{r4, r5, r6, lr}
 8005332:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005334:	4605      	mov	r5, r0
 8005336:	460c      	mov	r4, r1
 8005338:	b976      	cbnz	r6, 8005358 <_Bfree+0x28>
 800533a:	2010      	movs	r0, #16
 800533c:	f7ff ffa2 	bl	8005284 <malloc>
 8005340:	4602      	mov	r2, r0
 8005342:	6268      	str	r0, [r5, #36]	; 0x24
 8005344:	b920      	cbnz	r0, 8005350 <_Bfree+0x20>
 8005346:	4b09      	ldr	r3, [pc, #36]	; (800536c <_Bfree+0x3c>)
 8005348:	4809      	ldr	r0, [pc, #36]	; (8005370 <_Bfree+0x40>)
 800534a:	218a      	movs	r1, #138	; 0x8a
 800534c:	f000 fd54 	bl	8005df8 <__assert_func>
 8005350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005354:	6006      	str	r6, [r0, #0]
 8005356:	60c6      	str	r6, [r0, #12]
 8005358:	b13c      	cbz	r4, 800536a <_Bfree+0x3a>
 800535a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800535c:	6862      	ldr	r2, [r4, #4]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005364:	6021      	str	r1, [r4, #0]
 8005366:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800536a:	bd70      	pop	{r4, r5, r6, pc}
 800536c:	08006a19 	.word	0x08006a19
 8005370:	08006aa0 	.word	0x08006aa0

08005374 <__multadd>:
 8005374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005378:	690e      	ldr	r6, [r1, #16]
 800537a:	4607      	mov	r7, r0
 800537c:	4698      	mov	r8, r3
 800537e:	460c      	mov	r4, r1
 8005380:	f101 0014 	add.w	r0, r1, #20
 8005384:	2300      	movs	r3, #0
 8005386:	6805      	ldr	r5, [r0, #0]
 8005388:	b2a9      	uxth	r1, r5
 800538a:	fb02 8101 	mla	r1, r2, r1, r8
 800538e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005392:	0c2d      	lsrs	r5, r5, #16
 8005394:	fb02 c505 	mla	r5, r2, r5, ip
 8005398:	b289      	uxth	r1, r1
 800539a:	3301      	adds	r3, #1
 800539c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80053a0:	429e      	cmp	r6, r3
 80053a2:	f840 1b04 	str.w	r1, [r0], #4
 80053a6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80053aa:	dcec      	bgt.n	8005386 <__multadd+0x12>
 80053ac:	f1b8 0f00 	cmp.w	r8, #0
 80053b0:	d022      	beq.n	80053f8 <__multadd+0x84>
 80053b2:	68a3      	ldr	r3, [r4, #8]
 80053b4:	42b3      	cmp	r3, r6
 80053b6:	dc19      	bgt.n	80053ec <__multadd+0x78>
 80053b8:	6861      	ldr	r1, [r4, #4]
 80053ba:	4638      	mov	r0, r7
 80053bc:	3101      	adds	r1, #1
 80053be:	f7ff ff77 	bl	80052b0 <_Balloc>
 80053c2:	4605      	mov	r5, r0
 80053c4:	b928      	cbnz	r0, 80053d2 <__multadd+0x5e>
 80053c6:	4602      	mov	r2, r0
 80053c8:	4b0d      	ldr	r3, [pc, #52]	; (8005400 <__multadd+0x8c>)
 80053ca:	480e      	ldr	r0, [pc, #56]	; (8005404 <__multadd+0x90>)
 80053cc:	21b5      	movs	r1, #181	; 0xb5
 80053ce:	f000 fd13 	bl	8005df8 <__assert_func>
 80053d2:	6922      	ldr	r2, [r4, #16]
 80053d4:	3202      	adds	r2, #2
 80053d6:	f104 010c 	add.w	r1, r4, #12
 80053da:	0092      	lsls	r2, r2, #2
 80053dc:	300c      	adds	r0, #12
 80053de:	f7ff ff59 	bl	8005294 <memcpy>
 80053e2:	4621      	mov	r1, r4
 80053e4:	4638      	mov	r0, r7
 80053e6:	f7ff ffa3 	bl	8005330 <_Bfree>
 80053ea:	462c      	mov	r4, r5
 80053ec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80053f0:	3601      	adds	r6, #1
 80053f2:	f8c3 8014 	str.w	r8, [r3, #20]
 80053f6:	6126      	str	r6, [r4, #16]
 80053f8:	4620      	mov	r0, r4
 80053fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053fe:	bf00      	nop
 8005400:	08006a8f 	.word	0x08006a8f
 8005404:	08006aa0 	.word	0x08006aa0

08005408 <__hi0bits>:
 8005408:	0c03      	lsrs	r3, r0, #16
 800540a:	041b      	lsls	r3, r3, #16
 800540c:	b9d3      	cbnz	r3, 8005444 <__hi0bits+0x3c>
 800540e:	0400      	lsls	r0, r0, #16
 8005410:	2310      	movs	r3, #16
 8005412:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005416:	bf04      	itt	eq
 8005418:	0200      	lsleq	r0, r0, #8
 800541a:	3308      	addeq	r3, #8
 800541c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005420:	bf04      	itt	eq
 8005422:	0100      	lsleq	r0, r0, #4
 8005424:	3304      	addeq	r3, #4
 8005426:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800542a:	bf04      	itt	eq
 800542c:	0080      	lsleq	r0, r0, #2
 800542e:	3302      	addeq	r3, #2
 8005430:	2800      	cmp	r0, #0
 8005432:	db05      	blt.n	8005440 <__hi0bits+0x38>
 8005434:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005438:	f103 0301 	add.w	r3, r3, #1
 800543c:	bf08      	it	eq
 800543e:	2320      	moveq	r3, #32
 8005440:	4618      	mov	r0, r3
 8005442:	4770      	bx	lr
 8005444:	2300      	movs	r3, #0
 8005446:	e7e4      	b.n	8005412 <__hi0bits+0xa>

08005448 <__lo0bits>:
 8005448:	6803      	ldr	r3, [r0, #0]
 800544a:	f013 0207 	ands.w	r2, r3, #7
 800544e:	4601      	mov	r1, r0
 8005450:	d00b      	beq.n	800546a <__lo0bits+0x22>
 8005452:	07da      	lsls	r2, r3, #31
 8005454:	d424      	bmi.n	80054a0 <__lo0bits+0x58>
 8005456:	0798      	lsls	r0, r3, #30
 8005458:	bf49      	itett	mi
 800545a:	085b      	lsrmi	r3, r3, #1
 800545c:	089b      	lsrpl	r3, r3, #2
 800545e:	2001      	movmi	r0, #1
 8005460:	600b      	strmi	r3, [r1, #0]
 8005462:	bf5c      	itt	pl
 8005464:	600b      	strpl	r3, [r1, #0]
 8005466:	2002      	movpl	r0, #2
 8005468:	4770      	bx	lr
 800546a:	b298      	uxth	r0, r3
 800546c:	b9b0      	cbnz	r0, 800549c <__lo0bits+0x54>
 800546e:	0c1b      	lsrs	r3, r3, #16
 8005470:	2010      	movs	r0, #16
 8005472:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005476:	bf04      	itt	eq
 8005478:	0a1b      	lsreq	r3, r3, #8
 800547a:	3008      	addeq	r0, #8
 800547c:	071a      	lsls	r2, r3, #28
 800547e:	bf04      	itt	eq
 8005480:	091b      	lsreq	r3, r3, #4
 8005482:	3004      	addeq	r0, #4
 8005484:	079a      	lsls	r2, r3, #30
 8005486:	bf04      	itt	eq
 8005488:	089b      	lsreq	r3, r3, #2
 800548a:	3002      	addeq	r0, #2
 800548c:	07da      	lsls	r2, r3, #31
 800548e:	d403      	bmi.n	8005498 <__lo0bits+0x50>
 8005490:	085b      	lsrs	r3, r3, #1
 8005492:	f100 0001 	add.w	r0, r0, #1
 8005496:	d005      	beq.n	80054a4 <__lo0bits+0x5c>
 8005498:	600b      	str	r3, [r1, #0]
 800549a:	4770      	bx	lr
 800549c:	4610      	mov	r0, r2
 800549e:	e7e8      	b.n	8005472 <__lo0bits+0x2a>
 80054a0:	2000      	movs	r0, #0
 80054a2:	4770      	bx	lr
 80054a4:	2020      	movs	r0, #32
 80054a6:	4770      	bx	lr

080054a8 <__i2b>:
 80054a8:	b510      	push	{r4, lr}
 80054aa:	460c      	mov	r4, r1
 80054ac:	2101      	movs	r1, #1
 80054ae:	f7ff feff 	bl	80052b0 <_Balloc>
 80054b2:	4602      	mov	r2, r0
 80054b4:	b928      	cbnz	r0, 80054c2 <__i2b+0x1a>
 80054b6:	4b05      	ldr	r3, [pc, #20]	; (80054cc <__i2b+0x24>)
 80054b8:	4805      	ldr	r0, [pc, #20]	; (80054d0 <__i2b+0x28>)
 80054ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80054be:	f000 fc9b 	bl	8005df8 <__assert_func>
 80054c2:	2301      	movs	r3, #1
 80054c4:	6144      	str	r4, [r0, #20]
 80054c6:	6103      	str	r3, [r0, #16]
 80054c8:	bd10      	pop	{r4, pc}
 80054ca:	bf00      	nop
 80054cc:	08006a8f 	.word	0x08006a8f
 80054d0:	08006aa0 	.word	0x08006aa0

080054d4 <__multiply>:
 80054d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d8:	4614      	mov	r4, r2
 80054da:	690a      	ldr	r2, [r1, #16]
 80054dc:	6923      	ldr	r3, [r4, #16]
 80054de:	429a      	cmp	r2, r3
 80054e0:	bfb8      	it	lt
 80054e2:	460b      	movlt	r3, r1
 80054e4:	460d      	mov	r5, r1
 80054e6:	bfbc      	itt	lt
 80054e8:	4625      	movlt	r5, r4
 80054ea:	461c      	movlt	r4, r3
 80054ec:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80054f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80054f4:	68ab      	ldr	r3, [r5, #8]
 80054f6:	6869      	ldr	r1, [r5, #4]
 80054f8:	eb0a 0709 	add.w	r7, sl, r9
 80054fc:	42bb      	cmp	r3, r7
 80054fe:	b085      	sub	sp, #20
 8005500:	bfb8      	it	lt
 8005502:	3101      	addlt	r1, #1
 8005504:	f7ff fed4 	bl	80052b0 <_Balloc>
 8005508:	b930      	cbnz	r0, 8005518 <__multiply+0x44>
 800550a:	4602      	mov	r2, r0
 800550c:	4b42      	ldr	r3, [pc, #264]	; (8005618 <__multiply+0x144>)
 800550e:	4843      	ldr	r0, [pc, #268]	; (800561c <__multiply+0x148>)
 8005510:	f240 115d 	movw	r1, #349	; 0x15d
 8005514:	f000 fc70 	bl	8005df8 <__assert_func>
 8005518:	f100 0614 	add.w	r6, r0, #20
 800551c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005520:	4633      	mov	r3, r6
 8005522:	2200      	movs	r2, #0
 8005524:	4543      	cmp	r3, r8
 8005526:	d31e      	bcc.n	8005566 <__multiply+0x92>
 8005528:	f105 0c14 	add.w	ip, r5, #20
 800552c:	f104 0314 	add.w	r3, r4, #20
 8005530:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005534:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005538:	9202      	str	r2, [sp, #8]
 800553a:	ebac 0205 	sub.w	r2, ip, r5
 800553e:	3a15      	subs	r2, #21
 8005540:	f022 0203 	bic.w	r2, r2, #3
 8005544:	3204      	adds	r2, #4
 8005546:	f105 0115 	add.w	r1, r5, #21
 800554a:	458c      	cmp	ip, r1
 800554c:	bf38      	it	cc
 800554e:	2204      	movcc	r2, #4
 8005550:	9201      	str	r2, [sp, #4]
 8005552:	9a02      	ldr	r2, [sp, #8]
 8005554:	9303      	str	r3, [sp, #12]
 8005556:	429a      	cmp	r2, r3
 8005558:	d808      	bhi.n	800556c <__multiply+0x98>
 800555a:	2f00      	cmp	r7, #0
 800555c:	dc55      	bgt.n	800560a <__multiply+0x136>
 800555e:	6107      	str	r7, [r0, #16]
 8005560:	b005      	add	sp, #20
 8005562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005566:	f843 2b04 	str.w	r2, [r3], #4
 800556a:	e7db      	b.n	8005524 <__multiply+0x50>
 800556c:	f8b3 a000 	ldrh.w	sl, [r3]
 8005570:	f1ba 0f00 	cmp.w	sl, #0
 8005574:	d020      	beq.n	80055b8 <__multiply+0xe4>
 8005576:	f105 0e14 	add.w	lr, r5, #20
 800557a:	46b1      	mov	r9, r6
 800557c:	2200      	movs	r2, #0
 800557e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005582:	f8d9 b000 	ldr.w	fp, [r9]
 8005586:	b2a1      	uxth	r1, r4
 8005588:	fa1f fb8b 	uxth.w	fp, fp
 800558c:	fb0a b101 	mla	r1, sl, r1, fp
 8005590:	4411      	add	r1, r2
 8005592:	f8d9 2000 	ldr.w	r2, [r9]
 8005596:	0c24      	lsrs	r4, r4, #16
 8005598:	0c12      	lsrs	r2, r2, #16
 800559a:	fb0a 2404 	mla	r4, sl, r4, r2
 800559e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80055a2:	b289      	uxth	r1, r1
 80055a4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80055a8:	45f4      	cmp	ip, lr
 80055aa:	f849 1b04 	str.w	r1, [r9], #4
 80055ae:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80055b2:	d8e4      	bhi.n	800557e <__multiply+0xaa>
 80055b4:	9901      	ldr	r1, [sp, #4]
 80055b6:	5072      	str	r2, [r6, r1]
 80055b8:	9a03      	ldr	r2, [sp, #12]
 80055ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80055be:	3304      	adds	r3, #4
 80055c0:	f1b9 0f00 	cmp.w	r9, #0
 80055c4:	d01f      	beq.n	8005606 <__multiply+0x132>
 80055c6:	6834      	ldr	r4, [r6, #0]
 80055c8:	f105 0114 	add.w	r1, r5, #20
 80055cc:	46b6      	mov	lr, r6
 80055ce:	f04f 0a00 	mov.w	sl, #0
 80055d2:	880a      	ldrh	r2, [r1, #0]
 80055d4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80055d8:	fb09 b202 	mla	r2, r9, r2, fp
 80055dc:	4492      	add	sl, r2
 80055de:	b2a4      	uxth	r4, r4
 80055e0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80055e4:	f84e 4b04 	str.w	r4, [lr], #4
 80055e8:	f851 4b04 	ldr.w	r4, [r1], #4
 80055ec:	f8be 2000 	ldrh.w	r2, [lr]
 80055f0:	0c24      	lsrs	r4, r4, #16
 80055f2:	fb09 2404 	mla	r4, r9, r4, r2
 80055f6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80055fa:	458c      	cmp	ip, r1
 80055fc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005600:	d8e7      	bhi.n	80055d2 <__multiply+0xfe>
 8005602:	9a01      	ldr	r2, [sp, #4]
 8005604:	50b4      	str	r4, [r6, r2]
 8005606:	3604      	adds	r6, #4
 8005608:	e7a3      	b.n	8005552 <__multiply+0x7e>
 800560a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1a5      	bne.n	800555e <__multiply+0x8a>
 8005612:	3f01      	subs	r7, #1
 8005614:	e7a1      	b.n	800555a <__multiply+0x86>
 8005616:	bf00      	nop
 8005618:	08006a8f 	.word	0x08006a8f
 800561c:	08006aa0 	.word	0x08006aa0

08005620 <__pow5mult>:
 8005620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005624:	4615      	mov	r5, r2
 8005626:	f012 0203 	ands.w	r2, r2, #3
 800562a:	4606      	mov	r6, r0
 800562c:	460f      	mov	r7, r1
 800562e:	d007      	beq.n	8005640 <__pow5mult+0x20>
 8005630:	4c25      	ldr	r4, [pc, #148]	; (80056c8 <__pow5mult+0xa8>)
 8005632:	3a01      	subs	r2, #1
 8005634:	2300      	movs	r3, #0
 8005636:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800563a:	f7ff fe9b 	bl	8005374 <__multadd>
 800563e:	4607      	mov	r7, r0
 8005640:	10ad      	asrs	r5, r5, #2
 8005642:	d03d      	beq.n	80056c0 <__pow5mult+0xa0>
 8005644:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005646:	b97c      	cbnz	r4, 8005668 <__pow5mult+0x48>
 8005648:	2010      	movs	r0, #16
 800564a:	f7ff fe1b 	bl	8005284 <malloc>
 800564e:	4602      	mov	r2, r0
 8005650:	6270      	str	r0, [r6, #36]	; 0x24
 8005652:	b928      	cbnz	r0, 8005660 <__pow5mult+0x40>
 8005654:	4b1d      	ldr	r3, [pc, #116]	; (80056cc <__pow5mult+0xac>)
 8005656:	481e      	ldr	r0, [pc, #120]	; (80056d0 <__pow5mult+0xb0>)
 8005658:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800565c:	f000 fbcc 	bl	8005df8 <__assert_func>
 8005660:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005664:	6004      	str	r4, [r0, #0]
 8005666:	60c4      	str	r4, [r0, #12]
 8005668:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800566c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005670:	b94c      	cbnz	r4, 8005686 <__pow5mult+0x66>
 8005672:	f240 2171 	movw	r1, #625	; 0x271
 8005676:	4630      	mov	r0, r6
 8005678:	f7ff ff16 	bl	80054a8 <__i2b>
 800567c:	2300      	movs	r3, #0
 800567e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005682:	4604      	mov	r4, r0
 8005684:	6003      	str	r3, [r0, #0]
 8005686:	f04f 0900 	mov.w	r9, #0
 800568a:	07eb      	lsls	r3, r5, #31
 800568c:	d50a      	bpl.n	80056a4 <__pow5mult+0x84>
 800568e:	4639      	mov	r1, r7
 8005690:	4622      	mov	r2, r4
 8005692:	4630      	mov	r0, r6
 8005694:	f7ff ff1e 	bl	80054d4 <__multiply>
 8005698:	4639      	mov	r1, r7
 800569a:	4680      	mov	r8, r0
 800569c:	4630      	mov	r0, r6
 800569e:	f7ff fe47 	bl	8005330 <_Bfree>
 80056a2:	4647      	mov	r7, r8
 80056a4:	106d      	asrs	r5, r5, #1
 80056a6:	d00b      	beq.n	80056c0 <__pow5mult+0xa0>
 80056a8:	6820      	ldr	r0, [r4, #0]
 80056aa:	b938      	cbnz	r0, 80056bc <__pow5mult+0x9c>
 80056ac:	4622      	mov	r2, r4
 80056ae:	4621      	mov	r1, r4
 80056b0:	4630      	mov	r0, r6
 80056b2:	f7ff ff0f 	bl	80054d4 <__multiply>
 80056b6:	6020      	str	r0, [r4, #0]
 80056b8:	f8c0 9000 	str.w	r9, [r0]
 80056bc:	4604      	mov	r4, r0
 80056be:	e7e4      	b.n	800568a <__pow5mult+0x6a>
 80056c0:	4638      	mov	r0, r7
 80056c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056c6:	bf00      	nop
 80056c8:	08006bf0 	.word	0x08006bf0
 80056cc:	08006a19 	.word	0x08006a19
 80056d0:	08006aa0 	.word	0x08006aa0

080056d4 <__lshift>:
 80056d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056d8:	460c      	mov	r4, r1
 80056da:	6849      	ldr	r1, [r1, #4]
 80056dc:	6923      	ldr	r3, [r4, #16]
 80056de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80056e2:	68a3      	ldr	r3, [r4, #8]
 80056e4:	4607      	mov	r7, r0
 80056e6:	4691      	mov	r9, r2
 80056e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80056ec:	f108 0601 	add.w	r6, r8, #1
 80056f0:	42b3      	cmp	r3, r6
 80056f2:	db0b      	blt.n	800570c <__lshift+0x38>
 80056f4:	4638      	mov	r0, r7
 80056f6:	f7ff fddb 	bl	80052b0 <_Balloc>
 80056fa:	4605      	mov	r5, r0
 80056fc:	b948      	cbnz	r0, 8005712 <__lshift+0x3e>
 80056fe:	4602      	mov	r2, r0
 8005700:	4b28      	ldr	r3, [pc, #160]	; (80057a4 <__lshift+0xd0>)
 8005702:	4829      	ldr	r0, [pc, #164]	; (80057a8 <__lshift+0xd4>)
 8005704:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005708:	f000 fb76 	bl	8005df8 <__assert_func>
 800570c:	3101      	adds	r1, #1
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	e7ee      	b.n	80056f0 <__lshift+0x1c>
 8005712:	2300      	movs	r3, #0
 8005714:	f100 0114 	add.w	r1, r0, #20
 8005718:	f100 0210 	add.w	r2, r0, #16
 800571c:	4618      	mov	r0, r3
 800571e:	4553      	cmp	r3, sl
 8005720:	db33      	blt.n	800578a <__lshift+0xb6>
 8005722:	6920      	ldr	r0, [r4, #16]
 8005724:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005728:	f104 0314 	add.w	r3, r4, #20
 800572c:	f019 091f 	ands.w	r9, r9, #31
 8005730:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005734:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005738:	d02b      	beq.n	8005792 <__lshift+0xbe>
 800573a:	f1c9 0e20 	rsb	lr, r9, #32
 800573e:	468a      	mov	sl, r1
 8005740:	2200      	movs	r2, #0
 8005742:	6818      	ldr	r0, [r3, #0]
 8005744:	fa00 f009 	lsl.w	r0, r0, r9
 8005748:	4302      	orrs	r2, r0
 800574a:	f84a 2b04 	str.w	r2, [sl], #4
 800574e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005752:	459c      	cmp	ip, r3
 8005754:	fa22 f20e 	lsr.w	r2, r2, lr
 8005758:	d8f3      	bhi.n	8005742 <__lshift+0x6e>
 800575a:	ebac 0304 	sub.w	r3, ip, r4
 800575e:	3b15      	subs	r3, #21
 8005760:	f023 0303 	bic.w	r3, r3, #3
 8005764:	3304      	adds	r3, #4
 8005766:	f104 0015 	add.w	r0, r4, #21
 800576a:	4584      	cmp	ip, r0
 800576c:	bf38      	it	cc
 800576e:	2304      	movcc	r3, #4
 8005770:	50ca      	str	r2, [r1, r3]
 8005772:	b10a      	cbz	r2, 8005778 <__lshift+0xa4>
 8005774:	f108 0602 	add.w	r6, r8, #2
 8005778:	3e01      	subs	r6, #1
 800577a:	4638      	mov	r0, r7
 800577c:	612e      	str	r6, [r5, #16]
 800577e:	4621      	mov	r1, r4
 8005780:	f7ff fdd6 	bl	8005330 <_Bfree>
 8005784:	4628      	mov	r0, r5
 8005786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800578a:	f842 0f04 	str.w	r0, [r2, #4]!
 800578e:	3301      	adds	r3, #1
 8005790:	e7c5      	b.n	800571e <__lshift+0x4a>
 8005792:	3904      	subs	r1, #4
 8005794:	f853 2b04 	ldr.w	r2, [r3], #4
 8005798:	f841 2f04 	str.w	r2, [r1, #4]!
 800579c:	459c      	cmp	ip, r3
 800579e:	d8f9      	bhi.n	8005794 <__lshift+0xc0>
 80057a0:	e7ea      	b.n	8005778 <__lshift+0xa4>
 80057a2:	bf00      	nop
 80057a4:	08006a8f 	.word	0x08006a8f
 80057a8:	08006aa0 	.word	0x08006aa0

080057ac <__mcmp>:
 80057ac:	b530      	push	{r4, r5, lr}
 80057ae:	6902      	ldr	r2, [r0, #16]
 80057b0:	690c      	ldr	r4, [r1, #16]
 80057b2:	1b12      	subs	r2, r2, r4
 80057b4:	d10e      	bne.n	80057d4 <__mcmp+0x28>
 80057b6:	f100 0314 	add.w	r3, r0, #20
 80057ba:	3114      	adds	r1, #20
 80057bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80057c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80057c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80057c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80057cc:	42a5      	cmp	r5, r4
 80057ce:	d003      	beq.n	80057d8 <__mcmp+0x2c>
 80057d0:	d305      	bcc.n	80057de <__mcmp+0x32>
 80057d2:	2201      	movs	r2, #1
 80057d4:	4610      	mov	r0, r2
 80057d6:	bd30      	pop	{r4, r5, pc}
 80057d8:	4283      	cmp	r3, r0
 80057da:	d3f3      	bcc.n	80057c4 <__mcmp+0x18>
 80057dc:	e7fa      	b.n	80057d4 <__mcmp+0x28>
 80057de:	f04f 32ff 	mov.w	r2, #4294967295
 80057e2:	e7f7      	b.n	80057d4 <__mcmp+0x28>

080057e4 <__mdiff>:
 80057e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e8:	460c      	mov	r4, r1
 80057ea:	4606      	mov	r6, r0
 80057ec:	4611      	mov	r1, r2
 80057ee:	4620      	mov	r0, r4
 80057f0:	4617      	mov	r7, r2
 80057f2:	f7ff ffdb 	bl	80057ac <__mcmp>
 80057f6:	1e05      	subs	r5, r0, #0
 80057f8:	d110      	bne.n	800581c <__mdiff+0x38>
 80057fa:	4629      	mov	r1, r5
 80057fc:	4630      	mov	r0, r6
 80057fe:	f7ff fd57 	bl	80052b0 <_Balloc>
 8005802:	b930      	cbnz	r0, 8005812 <__mdiff+0x2e>
 8005804:	4b39      	ldr	r3, [pc, #228]	; (80058ec <__mdiff+0x108>)
 8005806:	4602      	mov	r2, r0
 8005808:	f240 2132 	movw	r1, #562	; 0x232
 800580c:	4838      	ldr	r0, [pc, #224]	; (80058f0 <__mdiff+0x10c>)
 800580e:	f000 faf3 	bl	8005df8 <__assert_func>
 8005812:	2301      	movs	r3, #1
 8005814:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005818:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581c:	bfa4      	itt	ge
 800581e:	463b      	movge	r3, r7
 8005820:	4627      	movge	r7, r4
 8005822:	4630      	mov	r0, r6
 8005824:	6879      	ldr	r1, [r7, #4]
 8005826:	bfa6      	itte	ge
 8005828:	461c      	movge	r4, r3
 800582a:	2500      	movge	r5, #0
 800582c:	2501      	movlt	r5, #1
 800582e:	f7ff fd3f 	bl	80052b0 <_Balloc>
 8005832:	b920      	cbnz	r0, 800583e <__mdiff+0x5a>
 8005834:	4b2d      	ldr	r3, [pc, #180]	; (80058ec <__mdiff+0x108>)
 8005836:	4602      	mov	r2, r0
 8005838:	f44f 7110 	mov.w	r1, #576	; 0x240
 800583c:	e7e6      	b.n	800580c <__mdiff+0x28>
 800583e:	693e      	ldr	r6, [r7, #16]
 8005840:	60c5      	str	r5, [r0, #12]
 8005842:	6925      	ldr	r5, [r4, #16]
 8005844:	f107 0114 	add.w	r1, r7, #20
 8005848:	f104 0914 	add.w	r9, r4, #20
 800584c:	f100 0e14 	add.w	lr, r0, #20
 8005850:	f107 0210 	add.w	r2, r7, #16
 8005854:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005858:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800585c:	46f2      	mov	sl, lr
 800585e:	2700      	movs	r7, #0
 8005860:	f859 3b04 	ldr.w	r3, [r9], #4
 8005864:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005868:	fa1f f883 	uxth.w	r8, r3
 800586c:	fa17 f78b 	uxtah	r7, r7, fp
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	eba7 0808 	sub.w	r8, r7, r8
 8005876:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800587a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800587e:	fa1f f888 	uxth.w	r8, r8
 8005882:	141f      	asrs	r7, r3, #16
 8005884:	454d      	cmp	r5, r9
 8005886:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800588a:	f84a 3b04 	str.w	r3, [sl], #4
 800588e:	d8e7      	bhi.n	8005860 <__mdiff+0x7c>
 8005890:	1b2b      	subs	r3, r5, r4
 8005892:	3b15      	subs	r3, #21
 8005894:	f023 0303 	bic.w	r3, r3, #3
 8005898:	3304      	adds	r3, #4
 800589a:	3415      	adds	r4, #21
 800589c:	42a5      	cmp	r5, r4
 800589e:	bf38      	it	cc
 80058a0:	2304      	movcc	r3, #4
 80058a2:	4419      	add	r1, r3
 80058a4:	4473      	add	r3, lr
 80058a6:	469e      	mov	lr, r3
 80058a8:	460d      	mov	r5, r1
 80058aa:	4565      	cmp	r5, ip
 80058ac:	d30e      	bcc.n	80058cc <__mdiff+0xe8>
 80058ae:	f10c 0203 	add.w	r2, ip, #3
 80058b2:	1a52      	subs	r2, r2, r1
 80058b4:	f022 0203 	bic.w	r2, r2, #3
 80058b8:	3903      	subs	r1, #3
 80058ba:	458c      	cmp	ip, r1
 80058bc:	bf38      	it	cc
 80058be:	2200      	movcc	r2, #0
 80058c0:	441a      	add	r2, r3
 80058c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80058c6:	b17b      	cbz	r3, 80058e8 <__mdiff+0x104>
 80058c8:	6106      	str	r6, [r0, #16]
 80058ca:	e7a5      	b.n	8005818 <__mdiff+0x34>
 80058cc:	f855 8b04 	ldr.w	r8, [r5], #4
 80058d0:	fa17 f488 	uxtah	r4, r7, r8
 80058d4:	1422      	asrs	r2, r4, #16
 80058d6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80058da:	b2a4      	uxth	r4, r4
 80058dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80058e0:	f84e 4b04 	str.w	r4, [lr], #4
 80058e4:	1417      	asrs	r7, r2, #16
 80058e6:	e7e0      	b.n	80058aa <__mdiff+0xc6>
 80058e8:	3e01      	subs	r6, #1
 80058ea:	e7ea      	b.n	80058c2 <__mdiff+0xde>
 80058ec:	08006a8f 	.word	0x08006a8f
 80058f0:	08006aa0 	.word	0x08006aa0

080058f4 <__d2b>:
 80058f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80058f8:	4689      	mov	r9, r1
 80058fa:	2101      	movs	r1, #1
 80058fc:	ec57 6b10 	vmov	r6, r7, d0
 8005900:	4690      	mov	r8, r2
 8005902:	f7ff fcd5 	bl	80052b0 <_Balloc>
 8005906:	4604      	mov	r4, r0
 8005908:	b930      	cbnz	r0, 8005918 <__d2b+0x24>
 800590a:	4602      	mov	r2, r0
 800590c:	4b25      	ldr	r3, [pc, #148]	; (80059a4 <__d2b+0xb0>)
 800590e:	4826      	ldr	r0, [pc, #152]	; (80059a8 <__d2b+0xb4>)
 8005910:	f240 310a 	movw	r1, #778	; 0x30a
 8005914:	f000 fa70 	bl	8005df8 <__assert_func>
 8005918:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800591c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005920:	bb35      	cbnz	r5, 8005970 <__d2b+0x7c>
 8005922:	2e00      	cmp	r6, #0
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	d028      	beq.n	800597a <__d2b+0x86>
 8005928:	4668      	mov	r0, sp
 800592a:	9600      	str	r6, [sp, #0]
 800592c:	f7ff fd8c 	bl	8005448 <__lo0bits>
 8005930:	9900      	ldr	r1, [sp, #0]
 8005932:	b300      	cbz	r0, 8005976 <__d2b+0x82>
 8005934:	9a01      	ldr	r2, [sp, #4]
 8005936:	f1c0 0320 	rsb	r3, r0, #32
 800593a:	fa02 f303 	lsl.w	r3, r2, r3
 800593e:	430b      	orrs	r3, r1
 8005940:	40c2      	lsrs	r2, r0
 8005942:	6163      	str	r3, [r4, #20]
 8005944:	9201      	str	r2, [sp, #4]
 8005946:	9b01      	ldr	r3, [sp, #4]
 8005948:	61a3      	str	r3, [r4, #24]
 800594a:	2b00      	cmp	r3, #0
 800594c:	bf14      	ite	ne
 800594e:	2202      	movne	r2, #2
 8005950:	2201      	moveq	r2, #1
 8005952:	6122      	str	r2, [r4, #16]
 8005954:	b1d5      	cbz	r5, 800598c <__d2b+0x98>
 8005956:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800595a:	4405      	add	r5, r0
 800595c:	f8c9 5000 	str.w	r5, [r9]
 8005960:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005964:	f8c8 0000 	str.w	r0, [r8]
 8005968:	4620      	mov	r0, r4
 800596a:	b003      	add	sp, #12
 800596c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005970:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005974:	e7d5      	b.n	8005922 <__d2b+0x2e>
 8005976:	6161      	str	r1, [r4, #20]
 8005978:	e7e5      	b.n	8005946 <__d2b+0x52>
 800597a:	a801      	add	r0, sp, #4
 800597c:	f7ff fd64 	bl	8005448 <__lo0bits>
 8005980:	9b01      	ldr	r3, [sp, #4]
 8005982:	6163      	str	r3, [r4, #20]
 8005984:	2201      	movs	r2, #1
 8005986:	6122      	str	r2, [r4, #16]
 8005988:	3020      	adds	r0, #32
 800598a:	e7e3      	b.n	8005954 <__d2b+0x60>
 800598c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005990:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005994:	f8c9 0000 	str.w	r0, [r9]
 8005998:	6918      	ldr	r0, [r3, #16]
 800599a:	f7ff fd35 	bl	8005408 <__hi0bits>
 800599e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80059a2:	e7df      	b.n	8005964 <__d2b+0x70>
 80059a4:	08006a8f 	.word	0x08006a8f
 80059a8:	08006aa0 	.word	0x08006aa0

080059ac <_calloc_r>:
 80059ac:	b513      	push	{r0, r1, r4, lr}
 80059ae:	434a      	muls	r2, r1
 80059b0:	4611      	mov	r1, r2
 80059b2:	9201      	str	r2, [sp, #4]
 80059b4:	f000 f85a 	bl	8005a6c <_malloc_r>
 80059b8:	4604      	mov	r4, r0
 80059ba:	b118      	cbz	r0, 80059c4 <_calloc_r+0x18>
 80059bc:	9a01      	ldr	r2, [sp, #4]
 80059be:	2100      	movs	r1, #0
 80059c0:	f7fe f9cc 	bl	8003d5c <memset>
 80059c4:	4620      	mov	r0, r4
 80059c6:	b002      	add	sp, #8
 80059c8:	bd10      	pop	{r4, pc}
	...

080059cc <_free_r>:
 80059cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059ce:	2900      	cmp	r1, #0
 80059d0:	d048      	beq.n	8005a64 <_free_r+0x98>
 80059d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059d6:	9001      	str	r0, [sp, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f1a1 0404 	sub.w	r4, r1, #4
 80059de:	bfb8      	it	lt
 80059e0:	18e4      	addlt	r4, r4, r3
 80059e2:	f000 fa65 	bl	8005eb0 <__malloc_lock>
 80059e6:	4a20      	ldr	r2, [pc, #128]	; (8005a68 <_free_r+0x9c>)
 80059e8:	9801      	ldr	r0, [sp, #4]
 80059ea:	6813      	ldr	r3, [r2, #0]
 80059ec:	4615      	mov	r5, r2
 80059ee:	b933      	cbnz	r3, 80059fe <_free_r+0x32>
 80059f0:	6063      	str	r3, [r4, #4]
 80059f2:	6014      	str	r4, [r2, #0]
 80059f4:	b003      	add	sp, #12
 80059f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059fa:	f000 ba5f 	b.w	8005ebc <__malloc_unlock>
 80059fe:	42a3      	cmp	r3, r4
 8005a00:	d90b      	bls.n	8005a1a <_free_r+0x4e>
 8005a02:	6821      	ldr	r1, [r4, #0]
 8005a04:	1862      	adds	r2, r4, r1
 8005a06:	4293      	cmp	r3, r2
 8005a08:	bf04      	itt	eq
 8005a0a:	681a      	ldreq	r2, [r3, #0]
 8005a0c:	685b      	ldreq	r3, [r3, #4]
 8005a0e:	6063      	str	r3, [r4, #4]
 8005a10:	bf04      	itt	eq
 8005a12:	1852      	addeq	r2, r2, r1
 8005a14:	6022      	streq	r2, [r4, #0]
 8005a16:	602c      	str	r4, [r5, #0]
 8005a18:	e7ec      	b.n	80059f4 <_free_r+0x28>
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	b10b      	cbz	r3, 8005a24 <_free_r+0x58>
 8005a20:	42a3      	cmp	r3, r4
 8005a22:	d9fa      	bls.n	8005a1a <_free_r+0x4e>
 8005a24:	6811      	ldr	r1, [r2, #0]
 8005a26:	1855      	adds	r5, r2, r1
 8005a28:	42a5      	cmp	r5, r4
 8005a2a:	d10b      	bne.n	8005a44 <_free_r+0x78>
 8005a2c:	6824      	ldr	r4, [r4, #0]
 8005a2e:	4421      	add	r1, r4
 8005a30:	1854      	adds	r4, r2, r1
 8005a32:	42a3      	cmp	r3, r4
 8005a34:	6011      	str	r1, [r2, #0]
 8005a36:	d1dd      	bne.n	80059f4 <_free_r+0x28>
 8005a38:	681c      	ldr	r4, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	6053      	str	r3, [r2, #4]
 8005a3e:	4421      	add	r1, r4
 8005a40:	6011      	str	r1, [r2, #0]
 8005a42:	e7d7      	b.n	80059f4 <_free_r+0x28>
 8005a44:	d902      	bls.n	8005a4c <_free_r+0x80>
 8005a46:	230c      	movs	r3, #12
 8005a48:	6003      	str	r3, [r0, #0]
 8005a4a:	e7d3      	b.n	80059f4 <_free_r+0x28>
 8005a4c:	6825      	ldr	r5, [r4, #0]
 8005a4e:	1961      	adds	r1, r4, r5
 8005a50:	428b      	cmp	r3, r1
 8005a52:	bf04      	itt	eq
 8005a54:	6819      	ldreq	r1, [r3, #0]
 8005a56:	685b      	ldreq	r3, [r3, #4]
 8005a58:	6063      	str	r3, [r4, #4]
 8005a5a:	bf04      	itt	eq
 8005a5c:	1949      	addeq	r1, r1, r5
 8005a5e:	6021      	streq	r1, [r4, #0]
 8005a60:	6054      	str	r4, [r2, #4]
 8005a62:	e7c7      	b.n	80059f4 <_free_r+0x28>
 8005a64:	b003      	add	sp, #12
 8005a66:	bd30      	pop	{r4, r5, pc}
 8005a68:	200002c8 	.word	0x200002c8

08005a6c <_malloc_r>:
 8005a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6e:	1ccd      	adds	r5, r1, #3
 8005a70:	f025 0503 	bic.w	r5, r5, #3
 8005a74:	3508      	adds	r5, #8
 8005a76:	2d0c      	cmp	r5, #12
 8005a78:	bf38      	it	cc
 8005a7a:	250c      	movcc	r5, #12
 8005a7c:	2d00      	cmp	r5, #0
 8005a7e:	4606      	mov	r6, r0
 8005a80:	db01      	blt.n	8005a86 <_malloc_r+0x1a>
 8005a82:	42a9      	cmp	r1, r5
 8005a84:	d903      	bls.n	8005a8e <_malloc_r+0x22>
 8005a86:	230c      	movs	r3, #12
 8005a88:	6033      	str	r3, [r6, #0]
 8005a8a:	2000      	movs	r0, #0
 8005a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a8e:	f000 fa0f 	bl	8005eb0 <__malloc_lock>
 8005a92:	4921      	ldr	r1, [pc, #132]	; (8005b18 <_malloc_r+0xac>)
 8005a94:	680a      	ldr	r2, [r1, #0]
 8005a96:	4614      	mov	r4, r2
 8005a98:	b99c      	cbnz	r4, 8005ac2 <_malloc_r+0x56>
 8005a9a:	4f20      	ldr	r7, [pc, #128]	; (8005b1c <_malloc_r+0xb0>)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	b923      	cbnz	r3, 8005aaa <_malloc_r+0x3e>
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f000 f998 	bl	8005dd8 <_sbrk_r>
 8005aa8:	6038      	str	r0, [r7, #0]
 8005aaa:	4629      	mov	r1, r5
 8005aac:	4630      	mov	r0, r6
 8005aae:	f000 f993 	bl	8005dd8 <_sbrk_r>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	d123      	bne.n	8005afe <_malloc_r+0x92>
 8005ab6:	230c      	movs	r3, #12
 8005ab8:	6033      	str	r3, [r6, #0]
 8005aba:	4630      	mov	r0, r6
 8005abc:	f000 f9fe 	bl	8005ebc <__malloc_unlock>
 8005ac0:	e7e3      	b.n	8005a8a <_malloc_r+0x1e>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	1b5b      	subs	r3, r3, r5
 8005ac6:	d417      	bmi.n	8005af8 <_malloc_r+0x8c>
 8005ac8:	2b0b      	cmp	r3, #11
 8005aca:	d903      	bls.n	8005ad4 <_malloc_r+0x68>
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	441c      	add	r4, r3
 8005ad0:	6025      	str	r5, [r4, #0]
 8005ad2:	e004      	b.n	8005ade <_malloc_r+0x72>
 8005ad4:	6863      	ldr	r3, [r4, #4]
 8005ad6:	42a2      	cmp	r2, r4
 8005ad8:	bf0c      	ite	eq
 8005ada:	600b      	streq	r3, [r1, #0]
 8005adc:	6053      	strne	r3, [r2, #4]
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f000 f9ec 	bl	8005ebc <__malloc_unlock>
 8005ae4:	f104 000b 	add.w	r0, r4, #11
 8005ae8:	1d23      	adds	r3, r4, #4
 8005aea:	f020 0007 	bic.w	r0, r0, #7
 8005aee:	1ac2      	subs	r2, r0, r3
 8005af0:	d0cc      	beq.n	8005a8c <_malloc_r+0x20>
 8005af2:	1a1b      	subs	r3, r3, r0
 8005af4:	50a3      	str	r3, [r4, r2]
 8005af6:	e7c9      	b.n	8005a8c <_malloc_r+0x20>
 8005af8:	4622      	mov	r2, r4
 8005afa:	6864      	ldr	r4, [r4, #4]
 8005afc:	e7cc      	b.n	8005a98 <_malloc_r+0x2c>
 8005afe:	1cc4      	adds	r4, r0, #3
 8005b00:	f024 0403 	bic.w	r4, r4, #3
 8005b04:	42a0      	cmp	r0, r4
 8005b06:	d0e3      	beq.n	8005ad0 <_malloc_r+0x64>
 8005b08:	1a21      	subs	r1, r4, r0
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	f000 f964 	bl	8005dd8 <_sbrk_r>
 8005b10:	3001      	adds	r0, #1
 8005b12:	d1dd      	bne.n	8005ad0 <_malloc_r+0x64>
 8005b14:	e7cf      	b.n	8005ab6 <_malloc_r+0x4a>
 8005b16:	bf00      	nop
 8005b18:	200002c8 	.word	0x200002c8
 8005b1c:	200002cc 	.word	0x200002cc

08005b20 <__ssputs_r>:
 8005b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	688e      	ldr	r6, [r1, #8]
 8005b26:	429e      	cmp	r6, r3
 8005b28:	4682      	mov	sl, r0
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	4690      	mov	r8, r2
 8005b2e:	461f      	mov	r7, r3
 8005b30:	d838      	bhi.n	8005ba4 <__ssputs_r+0x84>
 8005b32:	898a      	ldrh	r2, [r1, #12]
 8005b34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005b38:	d032      	beq.n	8005ba0 <__ssputs_r+0x80>
 8005b3a:	6825      	ldr	r5, [r4, #0]
 8005b3c:	6909      	ldr	r1, [r1, #16]
 8005b3e:	eba5 0901 	sub.w	r9, r5, r1
 8005b42:	6965      	ldr	r5, [r4, #20]
 8005b44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	444b      	add	r3, r9
 8005b50:	106d      	asrs	r5, r5, #1
 8005b52:	429d      	cmp	r5, r3
 8005b54:	bf38      	it	cc
 8005b56:	461d      	movcc	r5, r3
 8005b58:	0553      	lsls	r3, r2, #21
 8005b5a:	d531      	bpl.n	8005bc0 <__ssputs_r+0xa0>
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	f7ff ff85 	bl	8005a6c <_malloc_r>
 8005b62:	4606      	mov	r6, r0
 8005b64:	b950      	cbnz	r0, 8005b7c <__ssputs_r+0x5c>
 8005b66:	230c      	movs	r3, #12
 8005b68:	f8ca 3000 	str.w	r3, [sl]
 8005b6c:	89a3      	ldrh	r3, [r4, #12]
 8005b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b72:	81a3      	strh	r3, [r4, #12]
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b7c:	6921      	ldr	r1, [r4, #16]
 8005b7e:	464a      	mov	r2, r9
 8005b80:	f7ff fb88 	bl	8005294 <memcpy>
 8005b84:	89a3      	ldrh	r3, [r4, #12]
 8005b86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005b8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b8e:	81a3      	strh	r3, [r4, #12]
 8005b90:	6126      	str	r6, [r4, #16]
 8005b92:	6165      	str	r5, [r4, #20]
 8005b94:	444e      	add	r6, r9
 8005b96:	eba5 0509 	sub.w	r5, r5, r9
 8005b9a:	6026      	str	r6, [r4, #0]
 8005b9c:	60a5      	str	r5, [r4, #8]
 8005b9e:	463e      	mov	r6, r7
 8005ba0:	42be      	cmp	r6, r7
 8005ba2:	d900      	bls.n	8005ba6 <__ssputs_r+0x86>
 8005ba4:	463e      	mov	r6, r7
 8005ba6:	4632      	mov	r2, r6
 8005ba8:	6820      	ldr	r0, [r4, #0]
 8005baa:	4641      	mov	r1, r8
 8005bac:	f000 f966 	bl	8005e7c <memmove>
 8005bb0:	68a3      	ldr	r3, [r4, #8]
 8005bb2:	6822      	ldr	r2, [r4, #0]
 8005bb4:	1b9b      	subs	r3, r3, r6
 8005bb6:	4432      	add	r2, r6
 8005bb8:	60a3      	str	r3, [r4, #8]
 8005bba:	6022      	str	r2, [r4, #0]
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	e7db      	b.n	8005b78 <__ssputs_r+0x58>
 8005bc0:	462a      	mov	r2, r5
 8005bc2:	f000 f981 	bl	8005ec8 <_realloc_r>
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	d1e1      	bne.n	8005b90 <__ssputs_r+0x70>
 8005bcc:	6921      	ldr	r1, [r4, #16]
 8005bce:	4650      	mov	r0, sl
 8005bd0:	f7ff fefc 	bl	80059cc <_free_r>
 8005bd4:	e7c7      	b.n	8005b66 <__ssputs_r+0x46>
	...

08005bd8 <_svfiprintf_r>:
 8005bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bdc:	4698      	mov	r8, r3
 8005bde:	898b      	ldrh	r3, [r1, #12]
 8005be0:	061b      	lsls	r3, r3, #24
 8005be2:	b09d      	sub	sp, #116	; 0x74
 8005be4:	4607      	mov	r7, r0
 8005be6:	460d      	mov	r5, r1
 8005be8:	4614      	mov	r4, r2
 8005bea:	d50e      	bpl.n	8005c0a <_svfiprintf_r+0x32>
 8005bec:	690b      	ldr	r3, [r1, #16]
 8005bee:	b963      	cbnz	r3, 8005c0a <_svfiprintf_r+0x32>
 8005bf0:	2140      	movs	r1, #64	; 0x40
 8005bf2:	f7ff ff3b 	bl	8005a6c <_malloc_r>
 8005bf6:	6028      	str	r0, [r5, #0]
 8005bf8:	6128      	str	r0, [r5, #16]
 8005bfa:	b920      	cbnz	r0, 8005c06 <_svfiprintf_r+0x2e>
 8005bfc:	230c      	movs	r3, #12
 8005bfe:	603b      	str	r3, [r7, #0]
 8005c00:	f04f 30ff 	mov.w	r0, #4294967295
 8005c04:	e0d1      	b.n	8005daa <_svfiprintf_r+0x1d2>
 8005c06:	2340      	movs	r3, #64	; 0x40
 8005c08:	616b      	str	r3, [r5, #20]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c0e:	2320      	movs	r3, #32
 8005c10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c14:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c18:	2330      	movs	r3, #48	; 0x30
 8005c1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005dc4 <_svfiprintf_r+0x1ec>
 8005c1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c22:	f04f 0901 	mov.w	r9, #1
 8005c26:	4623      	mov	r3, r4
 8005c28:	469a      	mov	sl, r3
 8005c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c2e:	b10a      	cbz	r2, 8005c34 <_svfiprintf_r+0x5c>
 8005c30:	2a25      	cmp	r2, #37	; 0x25
 8005c32:	d1f9      	bne.n	8005c28 <_svfiprintf_r+0x50>
 8005c34:	ebba 0b04 	subs.w	fp, sl, r4
 8005c38:	d00b      	beq.n	8005c52 <_svfiprintf_r+0x7a>
 8005c3a:	465b      	mov	r3, fp
 8005c3c:	4622      	mov	r2, r4
 8005c3e:	4629      	mov	r1, r5
 8005c40:	4638      	mov	r0, r7
 8005c42:	f7ff ff6d 	bl	8005b20 <__ssputs_r>
 8005c46:	3001      	adds	r0, #1
 8005c48:	f000 80aa 	beq.w	8005da0 <_svfiprintf_r+0x1c8>
 8005c4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c4e:	445a      	add	r2, fp
 8005c50:	9209      	str	r2, [sp, #36]	; 0x24
 8005c52:	f89a 3000 	ldrb.w	r3, [sl]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 80a2 	beq.w	8005da0 <_svfiprintf_r+0x1c8>
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c66:	f10a 0a01 	add.w	sl, sl, #1
 8005c6a:	9304      	str	r3, [sp, #16]
 8005c6c:	9307      	str	r3, [sp, #28]
 8005c6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c72:	931a      	str	r3, [sp, #104]	; 0x68
 8005c74:	4654      	mov	r4, sl
 8005c76:	2205      	movs	r2, #5
 8005c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c7c:	4851      	ldr	r0, [pc, #324]	; (8005dc4 <_svfiprintf_r+0x1ec>)
 8005c7e:	f7fa fae7 	bl	8000250 <memchr>
 8005c82:	9a04      	ldr	r2, [sp, #16]
 8005c84:	b9d8      	cbnz	r0, 8005cbe <_svfiprintf_r+0xe6>
 8005c86:	06d0      	lsls	r0, r2, #27
 8005c88:	bf44      	itt	mi
 8005c8a:	2320      	movmi	r3, #32
 8005c8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c90:	0711      	lsls	r1, r2, #28
 8005c92:	bf44      	itt	mi
 8005c94:	232b      	movmi	r3, #43	; 0x2b
 8005c96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c9a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c9e:	2b2a      	cmp	r3, #42	; 0x2a
 8005ca0:	d015      	beq.n	8005cce <_svfiprintf_r+0xf6>
 8005ca2:	9a07      	ldr	r2, [sp, #28]
 8005ca4:	4654      	mov	r4, sl
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	f04f 0c0a 	mov.w	ip, #10
 8005cac:	4621      	mov	r1, r4
 8005cae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cb2:	3b30      	subs	r3, #48	; 0x30
 8005cb4:	2b09      	cmp	r3, #9
 8005cb6:	d94e      	bls.n	8005d56 <_svfiprintf_r+0x17e>
 8005cb8:	b1b0      	cbz	r0, 8005ce8 <_svfiprintf_r+0x110>
 8005cba:	9207      	str	r2, [sp, #28]
 8005cbc:	e014      	b.n	8005ce8 <_svfiprintf_r+0x110>
 8005cbe:	eba0 0308 	sub.w	r3, r0, r8
 8005cc2:	fa09 f303 	lsl.w	r3, r9, r3
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	9304      	str	r3, [sp, #16]
 8005cca:	46a2      	mov	sl, r4
 8005ccc:	e7d2      	b.n	8005c74 <_svfiprintf_r+0x9c>
 8005cce:	9b03      	ldr	r3, [sp, #12]
 8005cd0:	1d19      	adds	r1, r3, #4
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	9103      	str	r1, [sp, #12]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	bfbb      	ittet	lt
 8005cda:	425b      	neglt	r3, r3
 8005cdc:	f042 0202 	orrlt.w	r2, r2, #2
 8005ce0:	9307      	strge	r3, [sp, #28]
 8005ce2:	9307      	strlt	r3, [sp, #28]
 8005ce4:	bfb8      	it	lt
 8005ce6:	9204      	strlt	r2, [sp, #16]
 8005ce8:	7823      	ldrb	r3, [r4, #0]
 8005cea:	2b2e      	cmp	r3, #46	; 0x2e
 8005cec:	d10c      	bne.n	8005d08 <_svfiprintf_r+0x130>
 8005cee:	7863      	ldrb	r3, [r4, #1]
 8005cf0:	2b2a      	cmp	r3, #42	; 0x2a
 8005cf2:	d135      	bne.n	8005d60 <_svfiprintf_r+0x188>
 8005cf4:	9b03      	ldr	r3, [sp, #12]
 8005cf6:	1d1a      	adds	r2, r3, #4
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	9203      	str	r2, [sp, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	bfb8      	it	lt
 8005d00:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d04:	3402      	adds	r4, #2
 8005d06:	9305      	str	r3, [sp, #20]
 8005d08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005dd4 <_svfiprintf_r+0x1fc>
 8005d0c:	7821      	ldrb	r1, [r4, #0]
 8005d0e:	2203      	movs	r2, #3
 8005d10:	4650      	mov	r0, sl
 8005d12:	f7fa fa9d 	bl	8000250 <memchr>
 8005d16:	b140      	cbz	r0, 8005d2a <_svfiprintf_r+0x152>
 8005d18:	2340      	movs	r3, #64	; 0x40
 8005d1a:	eba0 000a 	sub.w	r0, r0, sl
 8005d1e:	fa03 f000 	lsl.w	r0, r3, r0
 8005d22:	9b04      	ldr	r3, [sp, #16]
 8005d24:	4303      	orrs	r3, r0
 8005d26:	3401      	adds	r4, #1
 8005d28:	9304      	str	r3, [sp, #16]
 8005d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d2e:	4826      	ldr	r0, [pc, #152]	; (8005dc8 <_svfiprintf_r+0x1f0>)
 8005d30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d34:	2206      	movs	r2, #6
 8005d36:	f7fa fa8b 	bl	8000250 <memchr>
 8005d3a:	2800      	cmp	r0, #0
 8005d3c:	d038      	beq.n	8005db0 <_svfiprintf_r+0x1d8>
 8005d3e:	4b23      	ldr	r3, [pc, #140]	; (8005dcc <_svfiprintf_r+0x1f4>)
 8005d40:	bb1b      	cbnz	r3, 8005d8a <_svfiprintf_r+0x1b2>
 8005d42:	9b03      	ldr	r3, [sp, #12]
 8005d44:	3307      	adds	r3, #7
 8005d46:	f023 0307 	bic.w	r3, r3, #7
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	9303      	str	r3, [sp, #12]
 8005d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d50:	4433      	add	r3, r6
 8005d52:	9309      	str	r3, [sp, #36]	; 0x24
 8005d54:	e767      	b.n	8005c26 <_svfiprintf_r+0x4e>
 8005d56:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	2001      	movs	r0, #1
 8005d5e:	e7a5      	b.n	8005cac <_svfiprintf_r+0xd4>
 8005d60:	2300      	movs	r3, #0
 8005d62:	3401      	adds	r4, #1
 8005d64:	9305      	str	r3, [sp, #20]
 8005d66:	4619      	mov	r1, r3
 8005d68:	f04f 0c0a 	mov.w	ip, #10
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d72:	3a30      	subs	r2, #48	; 0x30
 8005d74:	2a09      	cmp	r2, #9
 8005d76:	d903      	bls.n	8005d80 <_svfiprintf_r+0x1a8>
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0c5      	beq.n	8005d08 <_svfiprintf_r+0x130>
 8005d7c:	9105      	str	r1, [sp, #20]
 8005d7e:	e7c3      	b.n	8005d08 <_svfiprintf_r+0x130>
 8005d80:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d84:	4604      	mov	r4, r0
 8005d86:	2301      	movs	r3, #1
 8005d88:	e7f0      	b.n	8005d6c <_svfiprintf_r+0x194>
 8005d8a:	ab03      	add	r3, sp, #12
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	462a      	mov	r2, r5
 8005d90:	4b0f      	ldr	r3, [pc, #60]	; (8005dd0 <_svfiprintf_r+0x1f8>)
 8005d92:	a904      	add	r1, sp, #16
 8005d94:	4638      	mov	r0, r7
 8005d96:	f7fe f87b 	bl	8003e90 <_printf_float>
 8005d9a:	1c42      	adds	r2, r0, #1
 8005d9c:	4606      	mov	r6, r0
 8005d9e:	d1d6      	bne.n	8005d4e <_svfiprintf_r+0x176>
 8005da0:	89ab      	ldrh	r3, [r5, #12]
 8005da2:	065b      	lsls	r3, r3, #25
 8005da4:	f53f af2c 	bmi.w	8005c00 <_svfiprintf_r+0x28>
 8005da8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005daa:	b01d      	add	sp, #116	; 0x74
 8005dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db0:	ab03      	add	r3, sp, #12
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	462a      	mov	r2, r5
 8005db6:	4b06      	ldr	r3, [pc, #24]	; (8005dd0 <_svfiprintf_r+0x1f8>)
 8005db8:	a904      	add	r1, sp, #16
 8005dba:	4638      	mov	r0, r7
 8005dbc:	f7fe faf4 	bl	80043a8 <_printf_i>
 8005dc0:	e7eb      	b.n	8005d9a <_svfiprintf_r+0x1c2>
 8005dc2:	bf00      	nop
 8005dc4:	08006bfc 	.word	0x08006bfc
 8005dc8:	08006c06 	.word	0x08006c06
 8005dcc:	08003e91 	.word	0x08003e91
 8005dd0:	08005b21 	.word	0x08005b21
 8005dd4:	08006c02 	.word	0x08006c02

08005dd8 <_sbrk_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4d06      	ldr	r5, [pc, #24]	; (8005df4 <_sbrk_r+0x1c>)
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4604      	mov	r4, r0
 8005de0:	4608      	mov	r0, r1
 8005de2:	602b      	str	r3, [r5, #0]
 8005de4:	f7fb f92e 	bl	8001044 <_sbrk>
 8005de8:	1c43      	adds	r3, r0, #1
 8005dea:	d102      	bne.n	8005df2 <_sbrk_r+0x1a>
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	b103      	cbz	r3, 8005df2 <_sbrk_r+0x1a>
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	bd38      	pop	{r3, r4, r5, pc}
 8005df4:	200002d4 	.word	0x200002d4

08005df8 <__assert_func>:
 8005df8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005dfa:	4614      	mov	r4, r2
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	4b09      	ldr	r3, [pc, #36]	; (8005e24 <__assert_func+0x2c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4605      	mov	r5, r0
 8005e04:	68d8      	ldr	r0, [r3, #12]
 8005e06:	b14c      	cbz	r4, 8005e1c <__assert_func+0x24>
 8005e08:	4b07      	ldr	r3, [pc, #28]	; (8005e28 <__assert_func+0x30>)
 8005e0a:	9100      	str	r1, [sp, #0]
 8005e0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e10:	4906      	ldr	r1, [pc, #24]	; (8005e2c <__assert_func+0x34>)
 8005e12:	462b      	mov	r3, r5
 8005e14:	f000 f80e 	bl	8005e34 <fiprintf>
 8005e18:	f000 faa4 	bl	8006364 <abort>
 8005e1c:	4b04      	ldr	r3, [pc, #16]	; (8005e30 <__assert_func+0x38>)
 8005e1e:	461c      	mov	r4, r3
 8005e20:	e7f3      	b.n	8005e0a <__assert_func+0x12>
 8005e22:	bf00      	nop
 8005e24:	2000000c 	.word	0x2000000c
 8005e28:	08006c0d 	.word	0x08006c0d
 8005e2c:	08006c1a 	.word	0x08006c1a
 8005e30:	08006c48 	.word	0x08006c48

08005e34 <fiprintf>:
 8005e34:	b40e      	push	{r1, r2, r3}
 8005e36:	b503      	push	{r0, r1, lr}
 8005e38:	4601      	mov	r1, r0
 8005e3a:	ab03      	add	r3, sp, #12
 8005e3c:	4805      	ldr	r0, [pc, #20]	; (8005e54 <fiprintf+0x20>)
 8005e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e42:	6800      	ldr	r0, [r0, #0]
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	f000 f88f 	bl	8005f68 <_vfiprintf_r>
 8005e4a:	b002      	add	sp, #8
 8005e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e50:	b003      	add	sp, #12
 8005e52:	4770      	bx	lr
 8005e54:	2000000c 	.word	0x2000000c

08005e58 <__ascii_mbtowc>:
 8005e58:	b082      	sub	sp, #8
 8005e5a:	b901      	cbnz	r1, 8005e5e <__ascii_mbtowc+0x6>
 8005e5c:	a901      	add	r1, sp, #4
 8005e5e:	b142      	cbz	r2, 8005e72 <__ascii_mbtowc+0x1a>
 8005e60:	b14b      	cbz	r3, 8005e76 <__ascii_mbtowc+0x1e>
 8005e62:	7813      	ldrb	r3, [r2, #0]
 8005e64:	600b      	str	r3, [r1, #0]
 8005e66:	7812      	ldrb	r2, [r2, #0]
 8005e68:	1e10      	subs	r0, r2, #0
 8005e6a:	bf18      	it	ne
 8005e6c:	2001      	movne	r0, #1
 8005e6e:	b002      	add	sp, #8
 8005e70:	4770      	bx	lr
 8005e72:	4610      	mov	r0, r2
 8005e74:	e7fb      	b.n	8005e6e <__ascii_mbtowc+0x16>
 8005e76:	f06f 0001 	mvn.w	r0, #1
 8005e7a:	e7f8      	b.n	8005e6e <__ascii_mbtowc+0x16>

08005e7c <memmove>:
 8005e7c:	4288      	cmp	r0, r1
 8005e7e:	b510      	push	{r4, lr}
 8005e80:	eb01 0402 	add.w	r4, r1, r2
 8005e84:	d902      	bls.n	8005e8c <memmove+0x10>
 8005e86:	4284      	cmp	r4, r0
 8005e88:	4623      	mov	r3, r4
 8005e8a:	d807      	bhi.n	8005e9c <memmove+0x20>
 8005e8c:	1e43      	subs	r3, r0, #1
 8005e8e:	42a1      	cmp	r1, r4
 8005e90:	d008      	beq.n	8005ea4 <memmove+0x28>
 8005e92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e9a:	e7f8      	b.n	8005e8e <memmove+0x12>
 8005e9c:	4402      	add	r2, r0
 8005e9e:	4601      	mov	r1, r0
 8005ea0:	428a      	cmp	r2, r1
 8005ea2:	d100      	bne.n	8005ea6 <memmove+0x2a>
 8005ea4:	bd10      	pop	{r4, pc}
 8005ea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005eae:	e7f7      	b.n	8005ea0 <memmove+0x24>

08005eb0 <__malloc_lock>:
 8005eb0:	4801      	ldr	r0, [pc, #4]	; (8005eb8 <__malloc_lock+0x8>)
 8005eb2:	f000 bc17 	b.w	80066e4 <__retarget_lock_acquire_recursive>
 8005eb6:	bf00      	nop
 8005eb8:	200002dc 	.word	0x200002dc

08005ebc <__malloc_unlock>:
 8005ebc:	4801      	ldr	r0, [pc, #4]	; (8005ec4 <__malloc_unlock+0x8>)
 8005ebe:	f000 bc12 	b.w	80066e6 <__retarget_lock_release_recursive>
 8005ec2:	bf00      	nop
 8005ec4:	200002dc 	.word	0x200002dc

08005ec8 <_realloc_r>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	4607      	mov	r7, r0
 8005ecc:	4614      	mov	r4, r2
 8005ece:	460e      	mov	r6, r1
 8005ed0:	b921      	cbnz	r1, 8005edc <_realloc_r+0x14>
 8005ed2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005ed6:	4611      	mov	r1, r2
 8005ed8:	f7ff bdc8 	b.w	8005a6c <_malloc_r>
 8005edc:	b922      	cbnz	r2, 8005ee8 <_realloc_r+0x20>
 8005ede:	f7ff fd75 	bl	80059cc <_free_r>
 8005ee2:	4625      	mov	r5, r4
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ee8:	f000 fc62 	bl	80067b0 <_malloc_usable_size_r>
 8005eec:	42a0      	cmp	r0, r4
 8005eee:	d20f      	bcs.n	8005f10 <_realloc_r+0x48>
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	4638      	mov	r0, r7
 8005ef4:	f7ff fdba 	bl	8005a6c <_malloc_r>
 8005ef8:	4605      	mov	r5, r0
 8005efa:	2800      	cmp	r0, #0
 8005efc:	d0f2      	beq.n	8005ee4 <_realloc_r+0x1c>
 8005efe:	4631      	mov	r1, r6
 8005f00:	4622      	mov	r2, r4
 8005f02:	f7ff f9c7 	bl	8005294 <memcpy>
 8005f06:	4631      	mov	r1, r6
 8005f08:	4638      	mov	r0, r7
 8005f0a:	f7ff fd5f 	bl	80059cc <_free_r>
 8005f0e:	e7e9      	b.n	8005ee4 <_realloc_r+0x1c>
 8005f10:	4635      	mov	r5, r6
 8005f12:	e7e7      	b.n	8005ee4 <_realloc_r+0x1c>

08005f14 <__sfputc_r>:
 8005f14:	6893      	ldr	r3, [r2, #8]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	b410      	push	{r4}
 8005f1c:	6093      	str	r3, [r2, #8]
 8005f1e:	da08      	bge.n	8005f32 <__sfputc_r+0x1e>
 8005f20:	6994      	ldr	r4, [r2, #24]
 8005f22:	42a3      	cmp	r3, r4
 8005f24:	db01      	blt.n	8005f2a <__sfputc_r+0x16>
 8005f26:	290a      	cmp	r1, #10
 8005f28:	d103      	bne.n	8005f32 <__sfputc_r+0x1e>
 8005f2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f2e:	f000 b94b 	b.w	80061c8 <__swbuf_r>
 8005f32:	6813      	ldr	r3, [r2, #0]
 8005f34:	1c58      	adds	r0, r3, #1
 8005f36:	6010      	str	r0, [r2, #0]
 8005f38:	7019      	strb	r1, [r3, #0]
 8005f3a:	4608      	mov	r0, r1
 8005f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <__sfputs_r>:
 8005f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f44:	4606      	mov	r6, r0
 8005f46:	460f      	mov	r7, r1
 8005f48:	4614      	mov	r4, r2
 8005f4a:	18d5      	adds	r5, r2, r3
 8005f4c:	42ac      	cmp	r4, r5
 8005f4e:	d101      	bne.n	8005f54 <__sfputs_r+0x12>
 8005f50:	2000      	movs	r0, #0
 8005f52:	e007      	b.n	8005f64 <__sfputs_r+0x22>
 8005f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f58:	463a      	mov	r2, r7
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	f7ff ffda 	bl	8005f14 <__sfputc_r>
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d1f3      	bne.n	8005f4c <__sfputs_r+0xa>
 8005f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f68 <_vfiprintf_r>:
 8005f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6c:	460d      	mov	r5, r1
 8005f6e:	b09d      	sub	sp, #116	; 0x74
 8005f70:	4614      	mov	r4, r2
 8005f72:	4698      	mov	r8, r3
 8005f74:	4606      	mov	r6, r0
 8005f76:	b118      	cbz	r0, 8005f80 <_vfiprintf_r+0x18>
 8005f78:	6983      	ldr	r3, [r0, #24]
 8005f7a:	b90b      	cbnz	r3, 8005f80 <_vfiprintf_r+0x18>
 8005f7c:	f000 fb14 	bl	80065a8 <__sinit>
 8005f80:	4b89      	ldr	r3, [pc, #548]	; (80061a8 <_vfiprintf_r+0x240>)
 8005f82:	429d      	cmp	r5, r3
 8005f84:	d11b      	bne.n	8005fbe <_vfiprintf_r+0x56>
 8005f86:	6875      	ldr	r5, [r6, #4]
 8005f88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f8a:	07d9      	lsls	r1, r3, #31
 8005f8c:	d405      	bmi.n	8005f9a <_vfiprintf_r+0x32>
 8005f8e:	89ab      	ldrh	r3, [r5, #12]
 8005f90:	059a      	lsls	r2, r3, #22
 8005f92:	d402      	bmi.n	8005f9a <_vfiprintf_r+0x32>
 8005f94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f96:	f000 fba5 	bl	80066e4 <__retarget_lock_acquire_recursive>
 8005f9a:	89ab      	ldrh	r3, [r5, #12]
 8005f9c:	071b      	lsls	r3, r3, #28
 8005f9e:	d501      	bpl.n	8005fa4 <_vfiprintf_r+0x3c>
 8005fa0:	692b      	ldr	r3, [r5, #16]
 8005fa2:	b9eb      	cbnz	r3, 8005fe0 <_vfiprintf_r+0x78>
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f000 f96e 	bl	8006288 <__swsetup_r>
 8005fac:	b1c0      	cbz	r0, 8005fe0 <_vfiprintf_r+0x78>
 8005fae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fb0:	07dc      	lsls	r4, r3, #31
 8005fb2:	d50e      	bpl.n	8005fd2 <_vfiprintf_r+0x6a>
 8005fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb8:	b01d      	add	sp, #116	; 0x74
 8005fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fbe:	4b7b      	ldr	r3, [pc, #492]	; (80061ac <_vfiprintf_r+0x244>)
 8005fc0:	429d      	cmp	r5, r3
 8005fc2:	d101      	bne.n	8005fc8 <_vfiprintf_r+0x60>
 8005fc4:	68b5      	ldr	r5, [r6, #8]
 8005fc6:	e7df      	b.n	8005f88 <_vfiprintf_r+0x20>
 8005fc8:	4b79      	ldr	r3, [pc, #484]	; (80061b0 <_vfiprintf_r+0x248>)
 8005fca:	429d      	cmp	r5, r3
 8005fcc:	bf08      	it	eq
 8005fce:	68f5      	ldreq	r5, [r6, #12]
 8005fd0:	e7da      	b.n	8005f88 <_vfiprintf_r+0x20>
 8005fd2:	89ab      	ldrh	r3, [r5, #12]
 8005fd4:	0598      	lsls	r0, r3, #22
 8005fd6:	d4ed      	bmi.n	8005fb4 <_vfiprintf_r+0x4c>
 8005fd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fda:	f000 fb84 	bl	80066e6 <__retarget_lock_release_recursive>
 8005fde:	e7e9      	b.n	8005fb4 <_vfiprintf_r+0x4c>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe4:	2320      	movs	r3, #32
 8005fe6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fea:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fee:	2330      	movs	r3, #48	; 0x30
 8005ff0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061b4 <_vfiprintf_r+0x24c>
 8005ff4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ff8:	f04f 0901 	mov.w	r9, #1
 8005ffc:	4623      	mov	r3, r4
 8005ffe:	469a      	mov	sl, r3
 8006000:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006004:	b10a      	cbz	r2, 800600a <_vfiprintf_r+0xa2>
 8006006:	2a25      	cmp	r2, #37	; 0x25
 8006008:	d1f9      	bne.n	8005ffe <_vfiprintf_r+0x96>
 800600a:	ebba 0b04 	subs.w	fp, sl, r4
 800600e:	d00b      	beq.n	8006028 <_vfiprintf_r+0xc0>
 8006010:	465b      	mov	r3, fp
 8006012:	4622      	mov	r2, r4
 8006014:	4629      	mov	r1, r5
 8006016:	4630      	mov	r0, r6
 8006018:	f7ff ff93 	bl	8005f42 <__sfputs_r>
 800601c:	3001      	adds	r0, #1
 800601e:	f000 80aa 	beq.w	8006176 <_vfiprintf_r+0x20e>
 8006022:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006024:	445a      	add	r2, fp
 8006026:	9209      	str	r2, [sp, #36]	; 0x24
 8006028:	f89a 3000 	ldrb.w	r3, [sl]
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 80a2 	beq.w	8006176 <_vfiprintf_r+0x20e>
 8006032:	2300      	movs	r3, #0
 8006034:	f04f 32ff 	mov.w	r2, #4294967295
 8006038:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800603c:	f10a 0a01 	add.w	sl, sl, #1
 8006040:	9304      	str	r3, [sp, #16]
 8006042:	9307      	str	r3, [sp, #28]
 8006044:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006048:	931a      	str	r3, [sp, #104]	; 0x68
 800604a:	4654      	mov	r4, sl
 800604c:	2205      	movs	r2, #5
 800604e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006052:	4858      	ldr	r0, [pc, #352]	; (80061b4 <_vfiprintf_r+0x24c>)
 8006054:	f7fa f8fc 	bl	8000250 <memchr>
 8006058:	9a04      	ldr	r2, [sp, #16]
 800605a:	b9d8      	cbnz	r0, 8006094 <_vfiprintf_r+0x12c>
 800605c:	06d1      	lsls	r1, r2, #27
 800605e:	bf44      	itt	mi
 8006060:	2320      	movmi	r3, #32
 8006062:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006066:	0713      	lsls	r3, r2, #28
 8006068:	bf44      	itt	mi
 800606a:	232b      	movmi	r3, #43	; 0x2b
 800606c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006070:	f89a 3000 	ldrb.w	r3, [sl]
 8006074:	2b2a      	cmp	r3, #42	; 0x2a
 8006076:	d015      	beq.n	80060a4 <_vfiprintf_r+0x13c>
 8006078:	9a07      	ldr	r2, [sp, #28]
 800607a:	4654      	mov	r4, sl
 800607c:	2000      	movs	r0, #0
 800607e:	f04f 0c0a 	mov.w	ip, #10
 8006082:	4621      	mov	r1, r4
 8006084:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006088:	3b30      	subs	r3, #48	; 0x30
 800608a:	2b09      	cmp	r3, #9
 800608c:	d94e      	bls.n	800612c <_vfiprintf_r+0x1c4>
 800608e:	b1b0      	cbz	r0, 80060be <_vfiprintf_r+0x156>
 8006090:	9207      	str	r2, [sp, #28]
 8006092:	e014      	b.n	80060be <_vfiprintf_r+0x156>
 8006094:	eba0 0308 	sub.w	r3, r0, r8
 8006098:	fa09 f303 	lsl.w	r3, r9, r3
 800609c:	4313      	orrs	r3, r2
 800609e:	9304      	str	r3, [sp, #16]
 80060a0:	46a2      	mov	sl, r4
 80060a2:	e7d2      	b.n	800604a <_vfiprintf_r+0xe2>
 80060a4:	9b03      	ldr	r3, [sp, #12]
 80060a6:	1d19      	adds	r1, r3, #4
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	9103      	str	r1, [sp, #12]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	bfbb      	ittet	lt
 80060b0:	425b      	neglt	r3, r3
 80060b2:	f042 0202 	orrlt.w	r2, r2, #2
 80060b6:	9307      	strge	r3, [sp, #28]
 80060b8:	9307      	strlt	r3, [sp, #28]
 80060ba:	bfb8      	it	lt
 80060bc:	9204      	strlt	r2, [sp, #16]
 80060be:	7823      	ldrb	r3, [r4, #0]
 80060c0:	2b2e      	cmp	r3, #46	; 0x2e
 80060c2:	d10c      	bne.n	80060de <_vfiprintf_r+0x176>
 80060c4:	7863      	ldrb	r3, [r4, #1]
 80060c6:	2b2a      	cmp	r3, #42	; 0x2a
 80060c8:	d135      	bne.n	8006136 <_vfiprintf_r+0x1ce>
 80060ca:	9b03      	ldr	r3, [sp, #12]
 80060cc:	1d1a      	adds	r2, r3, #4
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	9203      	str	r2, [sp, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	bfb8      	it	lt
 80060d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80060da:	3402      	adds	r4, #2
 80060dc:	9305      	str	r3, [sp, #20]
 80060de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80061c4 <_vfiprintf_r+0x25c>
 80060e2:	7821      	ldrb	r1, [r4, #0]
 80060e4:	2203      	movs	r2, #3
 80060e6:	4650      	mov	r0, sl
 80060e8:	f7fa f8b2 	bl	8000250 <memchr>
 80060ec:	b140      	cbz	r0, 8006100 <_vfiprintf_r+0x198>
 80060ee:	2340      	movs	r3, #64	; 0x40
 80060f0:	eba0 000a 	sub.w	r0, r0, sl
 80060f4:	fa03 f000 	lsl.w	r0, r3, r0
 80060f8:	9b04      	ldr	r3, [sp, #16]
 80060fa:	4303      	orrs	r3, r0
 80060fc:	3401      	adds	r4, #1
 80060fe:	9304      	str	r3, [sp, #16]
 8006100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006104:	482c      	ldr	r0, [pc, #176]	; (80061b8 <_vfiprintf_r+0x250>)
 8006106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800610a:	2206      	movs	r2, #6
 800610c:	f7fa f8a0 	bl	8000250 <memchr>
 8006110:	2800      	cmp	r0, #0
 8006112:	d03f      	beq.n	8006194 <_vfiprintf_r+0x22c>
 8006114:	4b29      	ldr	r3, [pc, #164]	; (80061bc <_vfiprintf_r+0x254>)
 8006116:	bb1b      	cbnz	r3, 8006160 <_vfiprintf_r+0x1f8>
 8006118:	9b03      	ldr	r3, [sp, #12]
 800611a:	3307      	adds	r3, #7
 800611c:	f023 0307 	bic.w	r3, r3, #7
 8006120:	3308      	adds	r3, #8
 8006122:	9303      	str	r3, [sp, #12]
 8006124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006126:	443b      	add	r3, r7
 8006128:	9309      	str	r3, [sp, #36]	; 0x24
 800612a:	e767      	b.n	8005ffc <_vfiprintf_r+0x94>
 800612c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006130:	460c      	mov	r4, r1
 8006132:	2001      	movs	r0, #1
 8006134:	e7a5      	b.n	8006082 <_vfiprintf_r+0x11a>
 8006136:	2300      	movs	r3, #0
 8006138:	3401      	adds	r4, #1
 800613a:	9305      	str	r3, [sp, #20]
 800613c:	4619      	mov	r1, r3
 800613e:	f04f 0c0a 	mov.w	ip, #10
 8006142:	4620      	mov	r0, r4
 8006144:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006148:	3a30      	subs	r2, #48	; 0x30
 800614a:	2a09      	cmp	r2, #9
 800614c:	d903      	bls.n	8006156 <_vfiprintf_r+0x1ee>
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0c5      	beq.n	80060de <_vfiprintf_r+0x176>
 8006152:	9105      	str	r1, [sp, #20]
 8006154:	e7c3      	b.n	80060de <_vfiprintf_r+0x176>
 8006156:	fb0c 2101 	mla	r1, ip, r1, r2
 800615a:	4604      	mov	r4, r0
 800615c:	2301      	movs	r3, #1
 800615e:	e7f0      	b.n	8006142 <_vfiprintf_r+0x1da>
 8006160:	ab03      	add	r3, sp, #12
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	462a      	mov	r2, r5
 8006166:	4b16      	ldr	r3, [pc, #88]	; (80061c0 <_vfiprintf_r+0x258>)
 8006168:	a904      	add	r1, sp, #16
 800616a:	4630      	mov	r0, r6
 800616c:	f7fd fe90 	bl	8003e90 <_printf_float>
 8006170:	4607      	mov	r7, r0
 8006172:	1c78      	adds	r0, r7, #1
 8006174:	d1d6      	bne.n	8006124 <_vfiprintf_r+0x1bc>
 8006176:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006178:	07d9      	lsls	r1, r3, #31
 800617a:	d405      	bmi.n	8006188 <_vfiprintf_r+0x220>
 800617c:	89ab      	ldrh	r3, [r5, #12]
 800617e:	059a      	lsls	r2, r3, #22
 8006180:	d402      	bmi.n	8006188 <_vfiprintf_r+0x220>
 8006182:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006184:	f000 faaf 	bl	80066e6 <__retarget_lock_release_recursive>
 8006188:	89ab      	ldrh	r3, [r5, #12]
 800618a:	065b      	lsls	r3, r3, #25
 800618c:	f53f af12 	bmi.w	8005fb4 <_vfiprintf_r+0x4c>
 8006190:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006192:	e711      	b.n	8005fb8 <_vfiprintf_r+0x50>
 8006194:	ab03      	add	r3, sp, #12
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	462a      	mov	r2, r5
 800619a:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <_vfiprintf_r+0x258>)
 800619c:	a904      	add	r1, sp, #16
 800619e:	4630      	mov	r0, r6
 80061a0:	f7fe f902 	bl	80043a8 <_printf_i>
 80061a4:	e7e4      	b.n	8006170 <_vfiprintf_r+0x208>
 80061a6:	bf00      	nop
 80061a8:	08006d74 	.word	0x08006d74
 80061ac:	08006d94 	.word	0x08006d94
 80061b0:	08006d54 	.word	0x08006d54
 80061b4:	08006bfc 	.word	0x08006bfc
 80061b8:	08006c06 	.word	0x08006c06
 80061bc:	08003e91 	.word	0x08003e91
 80061c0:	08005f43 	.word	0x08005f43
 80061c4:	08006c02 	.word	0x08006c02

080061c8 <__swbuf_r>:
 80061c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ca:	460e      	mov	r6, r1
 80061cc:	4614      	mov	r4, r2
 80061ce:	4605      	mov	r5, r0
 80061d0:	b118      	cbz	r0, 80061da <__swbuf_r+0x12>
 80061d2:	6983      	ldr	r3, [r0, #24]
 80061d4:	b90b      	cbnz	r3, 80061da <__swbuf_r+0x12>
 80061d6:	f000 f9e7 	bl	80065a8 <__sinit>
 80061da:	4b21      	ldr	r3, [pc, #132]	; (8006260 <__swbuf_r+0x98>)
 80061dc:	429c      	cmp	r4, r3
 80061de:	d12b      	bne.n	8006238 <__swbuf_r+0x70>
 80061e0:	686c      	ldr	r4, [r5, #4]
 80061e2:	69a3      	ldr	r3, [r4, #24]
 80061e4:	60a3      	str	r3, [r4, #8]
 80061e6:	89a3      	ldrh	r3, [r4, #12]
 80061e8:	071a      	lsls	r2, r3, #28
 80061ea:	d52f      	bpl.n	800624c <__swbuf_r+0x84>
 80061ec:	6923      	ldr	r3, [r4, #16]
 80061ee:	b36b      	cbz	r3, 800624c <__swbuf_r+0x84>
 80061f0:	6923      	ldr	r3, [r4, #16]
 80061f2:	6820      	ldr	r0, [r4, #0]
 80061f4:	1ac0      	subs	r0, r0, r3
 80061f6:	6963      	ldr	r3, [r4, #20]
 80061f8:	b2f6      	uxtb	r6, r6
 80061fa:	4283      	cmp	r3, r0
 80061fc:	4637      	mov	r7, r6
 80061fe:	dc04      	bgt.n	800620a <__swbuf_r+0x42>
 8006200:	4621      	mov	r1, r4
 8006202:	4628      	mov	r0, r5
 8006204:	f000 f93c 	bl	8006480 <_fflush_r>
 8006208:	bb30      	cbnz	r0, 8006258 <__swbuf_r+0x90>
 800620a:	68a3      	ldr	r3, [r4, #8]
 800620c:	3b01      	subs	r3, #1
 800620e:	60a3      	str	r3, [r4, #8]
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	1c5a      	adds	r2, r3, #1
 8006214:	6022      	str	r2, [r4, #0]
 8006216:	701e      	strb	r6, [r3, #0]
 8006218:	6963      	ldr	r3, [r4, #20]
 800621a:	3001      	adds	r0, #1
 800621c:	4283      	cmp	r3, r0
 800621e:	d004      	beq.n	800622a <__swbuf_r+0x62>
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	07db      	lsls	r3, r3, #31
 8006224:	d506      	bpl.n	8006234 <__swbuf_r+0x6c>
 8006226:	2e0a      	cmp	r6, #10
 8006228:	d104      	bne.n	8006234 <__swbuf_r+0x6c>
 800622a:	4621      	mov	r1, r4
 800622c:	4628      	mov	r0, r5
 800622e:	f000 f927 	bl	8006480 <_fflush_r>
 8006232:	b988      	cbnz	r0, 8006258 <__swbuf_r+0x90>
 8006234:	4638      	mov	r0, r7
 8006236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006238:	4b0a      	ldr	r3, [pc, #40]	; (8006264 <__swbuf_r+0x9c>)
 800623a:	429c      	cmp	r4, r3
 800623c:	d101      	bne.n	8006242 <__swbuf_r+0x7a>
 800623e:	68ac      	ldr	r4, [r5, #8]
 8006240:	e7cf      	b.n	80061e2 <__swbuf_r+0x1a>
 8006242:	4b09      	ldr	r3, [pc, #36]	; (8006268 <__swbuf_r+0xa0>)
 8006244:	429c      	cmp	r4, r3
 8006246:	bf08      	it	eq
 8006248:	68ec      	ldreq	r4, [r5, #12]
 800624a:	e7ca      	b.n	80061e2 <__swbuf_r+0x1a>
 800624c:	4621      	mov	r1, r4
 800624e:	4628      	mov	r0, r5
 8006250:	f000 f81a 	bl	8006288 <__swsetup_r>
 8006254:	2800      	cmp	r0, #0
 8006256:	d0cb      	beq.n	80061f0 <__swbuf_r+0x28>
 8006258:	f04f 37ff 	mov.w	r7, #4294967295
 800625c:	e7ea      	b.n	8006234 <__swbuf_r+0x6c>
 800625e:	bf00      	nop
 8006260:	08006d74 	.word	0x08006d74
 8006264:	08006d94 	.word	0x08006d94
 8006268:	08006d54 	.word	0x08006d54

0800626c <__ascii_wctomb>:
 800626c:	b149      	cbz	r1, 8006282 <__ascii_wctomb+0x16>
 800626e:	2aff      	cmp	r2, #255	; 0xff
 8006270:	bf85      	ittet	hi
 8006272:	238a      	movhi	r3, #138	; 0x8a
 8006274:	6003      	strhi	r3, [r0, #0]
 8006276:	700a      	strbls	r2, [r1, #0]
 8006278:	f04f 30ff 	movhi.w	r0, #4294967295
 800627c:	bf98      	it	ls
 800627e:	2001      	movls	r0, #1
 8006280:	4770      	bx	lr
 8006282:	4608      	mov	r0, r1
 8006284:	4770      	bx	lr
	...

08006288 <__swsetup_r>:
 8006288:	4b32      	ldr	r3, [pc, #200]	; (8006354 <__swsetup_r+0xcc>)
 800628a:	b570      	push	{r4, r5, r6, lr}
 800628c:	681d      	ldr	r5, [r3, #0]
 800628e:	4606      	mov	r6, r0
 8006290:	460c      	mov	r4, r1
 8006292:	b125      	cbz	r5, 800629e <__swsetup_r+0x16>
 8006294:	69ab      	ldr	r3, [r5, #24]
 8006296:	b913      	cbnz	r3, 800629e <__swsetup_r+0x16>
 8006298:	4628      	mov	r0, r5
 800629a:	f000 f985 	bl	80065a8 <__sinit>
 800629e:	4b2e      	ldr	r3, [pc, #184]	; (8006358 <__swsetup_r+0xd0>)
 80062a0:	429c      	cmp	r4, r3
 80062a2:	d10f      	bne.n	80062c4 <__swsetup_r+0x3c>
 80062a4:	686c      	ldr	r4, [r5, #4]
 80062a6:	89a3      	ldrh	r3, [r4, #12]
 80062a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062ac:	0719      	lsls	r1, r3, #28
 80062ae:	d42c      	bmi.n	800630a <__swsetup_r+0x82>
 80062b0:	06dd      	lsls	r5, r3, #27
 80062b2:	d411      	bmi.n	80062d8 <__swsetup_r+0x50>
 80062b4:	2309      	movs	r3, #9
 80062b6:	6033      	str	r3, [r6, #0]
 80062b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062bc:	81a3      	strh	r3, [r4, #12]
 80062be:	f04f 30ff 	mov.w	r0, #4294967295
 80062c2:	e03e      	b.n	8006342 <__swsetup_r+0xba>
 80062c4:	4b25      	ldr	r3, [pc, #148]	; (800635c <__swsetup_r+0xd4>)
 80062c6:	429c      	cmp	r4, r3
 80062c8:	d101      	bne.n	80062ce <__swsetup_r+0x46>
 80062ca:	68ac      	ldr	r4, [r5, #8]
 80062cc:	e7eb      	b.n	80062a6 <__swsetup_r+0x1e>
 80062ce:	4b24      	ldr	r3, [pc, #144]	; (8006360 <__swsetup_r+0xd8>)
 80062d0:	429c      	cmp	r4, r3
 80062d2:	bf08      	it	eq
 80062d4:	68ec      	ldreq	r4, [r5, #12]
 80062d6:	e7e6      	b.n	80062a6 <__swsetup_r+0x1e>
 80062d8:	0758      	lsls	r0, r3, #29
 80062da:	d512      	bpl.n	8006302 <__swsetup_r+0x7a>
 80062dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062de:	b141      	cbz	r1, 80062f2 <__swsetup_r+0x6a>
 80062e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062e4:	4299      	cmp	r1, r3
 80062e6:	d002      	beq.n	80062ee <__swsetup_r+0x66>
 80062e8:	4630      	mov	r0, r6
 80062ea:	f7ff fb6f 	bl	80059cc <_free_r>
 80062ee:	2300      	movs	r3, #0
 80062f0:	6363      	str	r3, [r4, #52]	; 0x34
 80062f2:	89a3      	ldrh	r3, [r4, #12]
 80062f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80062f8:	81a3      	strh	r3, [r4, #12]
 80062fa:	2300      	movs	r3, #0
 80062fc:	6063      	str	r3, [r4, #4]
 80062fe:	6923      	ldr	r3, [r4, #16]
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	89a3      	ldrh	r3, [r4, #12]
 8006304:	f043 0308 	orr.w	r3, r3, #8
 8006308:	81a3      	strh	r3, [r4, #12]
 800630a:	6923      	ldr	r3, [r4, #16]
 800630c:	b94b      	cbnz	r3, 8006322 <__swsetup_r+0x9a>
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006318:	d003      	beq.n	8006322 <__swsetup_r+0x9a>
 800631a:	4621      	mov	r1, r4
 800631c:	4630      	mov	r0, r6
 800631e:	f000 fa07 	bl	8006730 <__smakebuf_r>
 8006322:	89a0      	ldrh	r0, [r4, #12]
 8006324:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006328:	f010 0301 	ands.w	r3, r0, #1
 800632c:	d00a      	beq.n	8006344 <__swsetup_r+0xbc>
 800632e:	2300      	movs	r3, #0
 8006330:	60a3      	str	r3, [r4, #8]
 8006332:	6963      	ldr	r3, [r4, #20]
 8006334:	425b      	negs	r3, r3
 8006336:	61a3      	str	r3, [r4, #24]
 8006338:	6923      	ldr	r3, [r4, #16]
 800633a:	b943      	cbnz	r3, 800634e <__swsetup_r+0xc6>
 800633c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006340:	d1ba      	bne.n	80062b8 <__swsetup_r+0x30>
 8006342:	bd70      	pop	{r4, r5, r6, pc}
 8006344:	0781      	lsls	r1, r0, #30
 8006346:	bf58      	it	pl
 8006348:	6963      	ldrpl	r3, [r4, #20]
 800634a:	60a3      	str	r3, [r4, #8]
 800634c:	e7f4      	b.n	8006338 <__swsetup_r+0xb0>
 800634e:	2000      	movs	r0, #0
 8006350:	e7f7      	b.n	8006342 <__swsetup_r+0xba>
 8006352:	bf00      	nop
 8006354:	2000000c 	.word	0x2000000c
 8006358:	08006d74 	.word	0x08006d74
 800635c:	08006d94 	.word	0x08006d94
 8006360:	08006d54 	.word	0x08006d54

08006364 <abort>:
 8006364:	b508      	push	{r3, lr}
 8006366:	2006      	movs	r0, #6
 8006368:	f000 fa52 	bl	8006810 <raise>
 800636c:	2001      	movs	r0, #1
 800636e:	f7fa fdf1 	bl	8000f54 <_exit>
	...

08006374 <__sflush_r>:
 8006374:	898a      	ldrh	r2, [r1, #12]
 8006376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800637a:	4605      	mov	r5, r0
 800637c:	0710      	lsls	r0, r2, #28
 800637e:	460c      	mov	r4, r1
 8006380:	d458      	bmi.n	8006434 <__sflush_r+0xc0>
 8006382:	684b      	ldr	r3, [r1, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	dc05      	bgt.n	8006394 <__sflush_r+0x20>
 8006388:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800638a:	2b00      	cmp	r3, #0
 800638c:	dc02      	bgt.n	8006394 <__sflush_r+0x20>
 800638e:	2000      	movs	r0, #0
 8006390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006396:	2e00      	cmp	r6, #0
 8006398:	d0f9      	beq.n	800638e <__sflush_r+0x1a>
 800639a:	2300      	movs	r3, #0
 800639c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063a0:	682f      	ldr	r7, [r5, #0]
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	d032      	beq.n	800640c <__sflush_r+0x98>
 80063a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	075a      	lsls	r2, r3, #29
 80063ac:	d505      	bpl.n	80063ba <__sflush_r+0x46>
 80063ae:	6863      	ldr	r3, [r4, #4]
 80063b0:	1ac0      	subs	r0, r0, r3
 80063b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063b4:	b10b      	cbz	r3, 80063ba <__sflush_r+0x46>
 80063b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063b8:	1ac0      	subs	r0, r0, r3
 80063ba:	2300      	movs	r3, #0
 80063bc:	4602      	mov	r2, r0
 80063be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063c0:	6a21      	ldr	r1, [r4, #32]
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b0      	blx	r6
 80063c6:	1c43      	adds	r3, r0, #1
 80063c8:	89a3      	ldrh	r3, [r4, #12]
 80063ca:	d106      	bne.n	80063da <__sflush_r+0x66>
 80063cc:	6829      	ldr	r1, [r5, #0]
 80063ce:	291d      	cmp	r1, #29
 80063d0:	d82c      	bhi.n	800642c <__sflush_r+0xb8>
 80063d2:	4a2a      	ldr	r2, [pc, #168]	; (800647c <__sflush_r+0x108>)
 80063d4:	40ca      	lsrs	r2, r1
 80063d6:	07d6      	lsls	r6, r2, #31
 80063d8:	d528      	bpl.n	800642c <__sflush_r+0xb8>
 80063da:	2200      	movs	r2, #0
 80063dc:	6062      	str	r2, [r4, #4]
 80063de:	04d9      	lsls	r1, r3, #19
 80063e0:	6922      	ldr	r2, [r4, #16]
 80063e2:	6022      	str	r2, [r4, #0]
 80063e4:	d504      	bpl.n	80063f0 <__sflush_r+0x7c>
 80063e6:	1c42      	adds	r2, r0, #1
 80063e8:	d101      	bne.n	80063ee <__sflush_r+0x7a>
 80063ea:	682b      	ldr	r3, [r5, #0]
 80063ec:	b903      	cbnz	r3, 80063f0 <__sflush_r+0x7c>
 80063ee:	6560      	str	r0, [r4, #84]	; 0x54
 80063f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063f2:	602f      	str	r7, [r5, #0]
 80063f4:	2900      	cmp	r1, #0
 80063f6:	d0ca      	beq.n	800638e <__sflush_r+0x1a>
 80063f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063fc:	4299      	cmp	r1, r3
 80063fe:	d002      	beq.n	8006406 <__sflush_r+0x92>
 8006400:	4628      	mov	r0, r5
 8006402:	f7ff fae3 	bl	80059cc <_free_r>
 8006406:	2000      	movs	r0, #0
 8006408:	6360      	str	r0, [r4, #52]	; 0x34
 800640a:	e7c1      	b.n	8006390 <__sflush_r+0x1c>
 800640c:	6a21      	ldr	r1, [r4, #32]
 800640e:	2301      	movs	r3, #1
 8006410:	4628      	mov	r0, r5
 8006412:	47b0      	blx	r6
 8006414:	1c41      	adds	r1, r0, #1
 8006416:	d1c7      	bne.n	80063a8 <__sflush_r+0x34>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0c4      	beq.n	80063a8 <__sflush_r+0x34>
 800641e:	2b1d      	cmp	r3, #29
 8006420:	d001      	beq.n	8006426 <__sflush_r+0xb2>
 8006422:	2b16      	cmp	r3, #22
 8006424:	d101      	bne.n	800642a <__sflush_r+0xb6>
 8006426:	602f      	str	r7, [r5, #0]
 8006428:	e7b1      	b.n	800638e <__sflush_r+0x1a>
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	e7ad      	b.n	8006390 <__sflush_r+0x1c>
 8006434:	690f      	ldr	r7, [r1, #16]
 8006436:	2f00      	cmp	r7, #0
 8006438:	d0a9      	beq.n	800638e <__sflush_r+0x1a>
 800643a:	0793      	lsls	r3, r2, #30
 800643c:	680e      	ldr	r6, [r1, #0]
 800643e:	bf08      	it	eq
 8006440:	694b      	ldreq	r3, [r1, #20]
 8006442:	600f      	str	r7, [r1, #0]
 8006444:	bf18      	it	ne
 8006446:	2300      	movne	r3, #0
 8006448:	eba6 0807 	sub.w	r8, r6, r7
 800644c:	608b      	str	r3, [r1, #8]
 800644e:	f1b8 0f00 	cmp.w	r8, #0
 8006452:	dd9c      	ble.n	800638e <__sflush_r+0x1a>
 8006454:	6a21      	ldr	r1, [r4, #32]
 8006456:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006458:	4643      	mov	r3, r8
 800645a:	463a      	mov	r2, r7
 800645c:	4628      	mov	r0, r5
 800645e:	47b0      	blx	r6
 8006460:	2800      	cmp	r0, #0
 8006462:	dc06      	bgt.n	8006472 <__sflush_r+0xfe>
 8006464:	89a3      	ldrh	r3, [r4, #12]
 8006466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800646a:	81a3      	strh	r3, [r4, #12]
 800646c:	f04f 30ff 	mov.w	r0, #4294967295
 8006470:	e78e      	b.n	8006390 <__sflush_r+0x1c>
 8006472:	4407      	add	r7, r0
 8006474:	eba8 0800 	sub.w	r8, r8, r0
 8006478:	e7e9      	b.n	800644e <__sflush_r+0xda>
 800647a:	bf00      	nop
 800647c:	20400001 	.word	0x20400001

08006480 <_fflush_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	690b      	ldr	r3, [r1, #16]
 8006484:	4605      	mov	r5, r0
 8006486:	460c      	mov	r4, r1
 8006488:	b913      	cbnz	r3, 8006490 <_fflush_r+0x10>
 800648a:	2500      	movs	r5, #0
 800648c:	4628      	mov	r0, r5
 800648e:	bd38      	pop	{r3, r4, r5, pc}
 8006490:	b118      	cbz	r0, 800649a <_fflush_r+0x1a>
 8006492:	6983      	ldr	r3, [r0, #24]
 8006494:	b90b      	cbnz	r3, 800649a <_fflush_r+0x1a>
 8006496:	f000 f887 	bl	80065a8 <__sinit>
 800649a:	4b14      	ldr	r3, [pc, #80]	; (80064ec <_fflush_r+0x6c>)
 800649c:	429c      	cmp	r4, r3
 800649e:	d11b      	bne.n	80064d8 <_fflush_r+0x58>
 80064a0:	686c      	ldr	r4, [r5, #4]
 80064a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0ef      	beq.n	800648a <_fflush_r+0xa>
 80064aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064ac:	07d0      	lsls	r0, r2, #31
 80064ae:	d404      	bmi.n	80064ba <_fflush_r+0x3a>
 80064b0:	0599      	lsls	r1, r3, #22
 80064b2:	d402      	bmi.n	80064ba <_fflush_r+0x3a>
 80064b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064b6:	f000 f915 	bl	80066e4 <__retarget_lock_acquire_recursive>
 80064ba:	4628      	mov	r0, r5
 80064bc:	4621      	mov	r1, r4
 80064be:	f7ff ff59 	bl	8006374 <__sflush_r>
 80064c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064c4:	07da      	lsls	r2, r3, #31
 80064c6:	4605      	mov	r5, r0
 80064c8:	d4e0      	bmi.n	800648c <_fflush_r+0xc>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	059b      	lsls	r3, r3, #22
 80064ce:	d4dd      	bmi.n	800648c <_fflush_r+0xc>
 80064d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064d2:	f000 f908 	bl	80066e6 <__retarget_lock_release_recursive>
 80064d6:	e7d9      	b.n	800648c <_fflush_r+0xc>
 80064d8:	4b05      	ldr	r3, [pc, #20]	; (80064f0 <_fflush_r+0x70>)
 80064da:	429c      	cmp	r4, r3
 80064dc:	d101      	bne.n	80064e2 <_fflush_r+0x62>
 80064de:	68ac      	ldr	r4, [r5, #8]
 80064e0:	e7df      	b.n	80064a2 <_fflush_r+0x22>
 80064e2:	4b04      	ldr	r3, [pc, #16]	; (80064f4 <_fflush_r+0x74>)
 80064e4:	429c      	cmp	r4, r3
 80064e6:	bf08      	it	eq
 80064e8:	68ec      	ldreq	r4, [r5, #12]
 80064ea:	e7da      	b.n	80064a2 <_fflush_r+0x22>
 80064ec:	08006d74 	.word	0x08006d74
 80064f0:	08006d94 	.word	0x08006d94
 80064f4:	08006d54 	.word	0x08006d54

080064f8 <std>:
 80064f8:	2300      	movs	r3, #0
 80064fa:	b510      	push	{r4, lr}
 80064fc:	4604      	mov	r4, r0
 80064fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006502:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006506:	6083      	str	r3, [r0, #8]
 8006508:	8181      	strh	r1, [r0, #12]
 800650a:	6643      	str	r3, [r0, #100]	; 0x64
 800650c:	81c2      	strh	r2, [r0, #14]
 800650e:	6183      	str	r3, [r0, #24]
 8006510:	4619      	mov	r1, r3
 8006512:	2208      	movs	r2, #8
 8006514:	305c      	adds	r0, #92	; 0x5c
 8006516:	f7fd fc21 	bl	8003d5c <memset>
 800651a:	4b05      	ldr	r3, [pc, #20]	; (8006530 <std+0x38>)
 800651c:	6263      	str	r3, [r4, #36]	; 0x24
 800651e:	4b05      	ldr	r3, [pc, #20]	; (8006534 <std+0x3c>)
 8006520:	62a3      	str	r3, [r4, #40]	; 0x28
 8006522:	4b05      	ldr	r3, [pc, #20]	; (8006538 <std+0x40>)
 8006524:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006526:	4b05      	ldr	r3, [pc, #20]	; (800653c <std+0x44>)
 8006528:	6224      	str	r4, [r4, #32]
 800652a:	6323      	str	r3, [r4, #48]	; 0x30
 800652c:	bd10      	pop	{r4, pc}
 800652e:	bf00      	nop
 8006530:	08006849 	.word	0x08006849
 8006534:	0800686b 	.word	0x0800686b
 8006538:	080068a3 	.word	0x080068a3
 800653c:	080068c7 	.word	0x080068c7

08006540 <_cleanup_r>:
 8006540:	4901      	ldr	r1, [pc, #4]	; (8006548 <_cleanup_r+0x8>)
 8006542:	f000 b8af 	b.w	80066a4 <_fwalk_reent>
 8006546:	bf00      	nop
 8006548:	08006481 	.word	0x08006481

0800654c <__sfmoreglue>:
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	1e4a      	subs	r2, r1, #1
 8006550:	2568      	movs	r5, #104	; 0x68
 8006552:	4355      	muls	r5, r2
 8006554:	460e      	mov	r6, r1
 8006556:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800655a:	f7ff fa87 	bl	8005a6c <_malloc_r>
 800655e:	4604      	mov	r4, r0
 8006560:	b140      	cbz	r0, 8006574 <__sfmoreglue+0x28>
 8006562:	2100      	movs	r1, #0
 8006564:	e9c0 1600 	strd	r1, r6, [r0]
 8006568:	300c      	adds	r0, #12
 800656a:	60a0      	str	r0, [r4, #8]
 800656c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006570:	f7fd fbf4 	bl	8003d5c <memset>
 8006574:	4620      	mov	r0, r4
 8006576:	bd70      	pop	{r4, r5, r6, pc}

08006578 <__sfp_lock_acquire>:
 8006578:	4801      	ldr	r0, [pc, #4]	; (8006580 <__sfp_lock_acquire+0x8>)
 800657a:	f000 b8b3 	b.w	80066e4 <__retarget_lock_acquire_recursive>
 800657e:	bf00      	nop
 8006580:	200002e0 	.word	0x200002e0

08006584 <__sfp_lock_release>:
 8006584:	4801      	ldr	r0, [pc, #4]	; (800658c <__sfp_lock_release+0x8>)
 8006586:	f000 b8ae 	b.w	80066e6 <__retarget_lock_release_recursive>
 800658a:	bf00      	nop
 800658c:	200002e0 	.word	0x200002e0

08006590 <__sinit_lock_acquire>:
 8006590:	4801      	ldr	r0, [pc, #4]	; (8006598 <__sinit_lock_acquire+0x8>)
 8006592:	f000 b8a7 	b.w	80066e4 <__retarget_lock_acquire_recursive>
 8006596:	bf00      	nop
 8006598:	200002db 	.word	0x200002db

0800659c <__sinit_lock_release>:
 800659c:	4801      	ldr	r0, [pc, #4]	; (80065a4 <__sinit_lock_release+0x8>)
 800659e:	f000 b8a2 	b.w	80066e6 <__retarget_lock_release_recursive>
 80065a2:	bf00      	nop
 80065a4:	200002db 	.word	0x200002db

080065a8 <__sinit>:
 80065a8:	b510      	push	{r4, lr}
 80065aa:	4604      	mov	r4, r0
 80065ac:	f7ff fff0 	bl	8006590 <__sinit_lock_acquire>
 80065b0:	69a3      	ldr	r3, [r4, #24]
 80065b2:	b11b      	cbz	r3, 80065bc <__sinit+0x14>
 80065b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065b8:	f7ff bff0 	b.w	800659c <__sinit_lock_release>
 80065bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065c0:	6523      	str	r3, [r4, #80]	; 0x50
 80065c2:	4b13      	ldr	r3, [pc, #76]	; (8006610 <__sinit+0x68>)
 80065c4:	4a13      	ldr	r2, [pc, #76]	; (8006614 <__sinit+0x6c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80065ca:	42a3      	cmp	r3, r4
 80065cc:	bf04      	itt	eq
 80065ce:	2301      	moveq	r3, #1
 80065d0:	61a3      	streq	r3, [r4, #24]
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 f820 	bl	8006618 <__sfp>
 80065d8:	6060      	str	r0, [r4, #4]
 80065da:	4620      	mov	r0, r4
 80065dc:	f000 f81c 	bl	8006618 <__sfp>
 80065e0:	60a0      	str	r0, [r4, #8]
 80065e2:	4620      	mov	r0, r4
 80065e4:	f000 f818 	bl	8006618 <__sfp>
 80065e8:	2200      	movs	r2, #0
 80065ea:	60e0      	str	r0, [r4, #12]
 80065ec:	2104      	movs	r1, #4
 80065ee:	6860      	ldr	r0, [r4, #4]
 80065f0:	f7ff ff82 	bl	80064f8 <std>
 80065f4:	68a0      	ldr	r0, [r4, #8]
 80065f6:	2201      	movs	r2, #1
 80065f8:	2109      	movs	r1, #9
 80065fa:	f7ff ff7d 	bl	80064f8 <std>
 80065fe:	68e0      	ldr	r0, [r4, #12]
 8006600:	2202      	movs	r2, #2
 8006602:	2112      	movs	r1, #18
 8006604:	f7ff ff78 	bl	80064f8 <std>
 8006608:	2301      	movs	r3, #1
 800660a:	61a3      	str	r3, [r4, #24]
 800660c:	e7d2      	b.n	80065b4 <__sinit+0xc>
 800660e:	bf00      	nop
 8006610:	080069d4 	.word	0x080069d4
 8006614:	08006541 	.word	0x08006541

08006618 <__sfp>:
 8006618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800661a:	4607      	mov	r7, r0
 800661c:	f7ff ffac 	bl	8006578 <__sfp_lock_acquire>
 8006620:	4b1e      	ldr	r3, [pc, #120]	; (800669c <__sfp+0x84>)
 8006622:	681e      	ldr	r6, [r3, #0]
 8006624:	69b3      	ldr	r3, [r6, #24]
 8006626:	b913      	cbnz	r3, 800662e <__sfp+0x16>
 8006628:	4630      	mov	r0, r6
 800662a:	f7ff ffbd 	bl	80065a8 <__sinit>
 800662e:	3648      	adds	r6, #72	; 0x48
 8006630:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006634:	3b01      	subs	r3, #1
 8006636:	d503      	bpl.n	8006640 <__sfp+0x28>
 8006638:	6833      	ldr	r3, [r6, #0]
 800663a:	b30b      	cbz	r3, 8006680 <__sfp+0x68>
 800663c:	6836      	ldr	r6, [r6, #0]
 800663e:	e7f7      	b.n	8006630 <__sfp+0x18>
 8006640:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006644:	b9d5      	cbnz	r5, 800667c <__sfp+0x64>
 8006646:	4b16      	ldr	r3, [pc, #88]	; (80066a0 <__sfp+0x88>)
 8006648:	60e3      	str	r3, [r4, #12]
 800664a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800664e:	6665      	str	r5, [r4, #100]	; 0x64
 8006650:	f000 f847 	bl	80066e2 <__retarget_lock_init_recursive>
 8006654:	f7ff ff96 	bl	8006584 <__sfp_lock_release>
 8006658:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800665c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006660:	6025      	str	r5, [r4, #0]
 8006662:	61a5      	str	r5, [r4, #24]
 8006664:	2208      	movs	r2, #8
 8006666:	4629      	mov	r1, r5
 8006668:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800666c:	f7fd fb76 	bl	8003d5c <memset>
 8006670:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006674:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006678:	4620      	mov	r0, r4
 800667a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800667c:	3468      	adds	r4, #104	; 0x68
 800667e:	e7d9      	b.n	8006634 <__sfp+0x1c>
 8006680:	2104      	movs	r1, #4
 8006682:	4638      	mov	r0, r7
 8006684:	f7ff ff62 	bl	800654c <__sfmoreglue>
 8006688:	4604      	mov	r4, r0
 800668a:	6030      	str	r0, [r6, #0]
 800668c:	2800      	cmp	r0, #0
 800668e:	d1d5      	bne.n	800663c <__sfp+0x24>
 8006690:	f7ff ff78 	bl	8006584 <__sfp_lock_release>
 8006694:	230c      	movs	r3, #12
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	e7ee      	b.n	8006678 <__sfp+0x60>
 800669a:	bf00      	nop
 800669c:	080069d4 	.word	0x080069d4
 80066a0:	ffff0001 	.word	0xffff0001

080066a4 <_fwalk_reent>:
 80066a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066a8:	4606      	mov	r6, r0
 80066aa:	4688      	mov	r8, r1
 80066ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066b0:	2700      	movs	r7, #0
 80066b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066b6:	f1b9 0901 	subs.w	r9, r9, #1
 80066ba:	d505      	bpl.n	80066c8 <_fwalk_reent+0x24>
 80066bc:	6824      	ldr	r4, [r4, #0]
 80066be:	2c00      	cmp	r4, #0
 80066c0:	d1f7      	bne.n	80066b2 <_fwalk_reent+0xe>
 80066c2:	4638      	mov	r0, r7
 80066c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066c8:	89ab      	ldrh	r3, [r5, #12]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d907      	bls.n	80066de <_fwalk_reent+0x3a>
 80066ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066d2:	3301      	adds	r3, #1
 80066d4:	d003      	beq.n	80066de <_fwalk_reent+0x3a>
 80066d6:	4629      	mov	r1, r5
 80066d8:	4630      	mov	r0, r6
 80066da:	47c0      	blx	r8
 80066dc:	4307      	orrs	r7, r0
 80066de:	3568      	adds	r5, #104	; 0x68
 80066e0:	e7e9      	b.n	80066b6 <_fwalk_reent+0x12>

080066e2 <__retarget_lock_init_recursive>:
 80066e2:	4770      	bx	lr

080066e4 <__retarget_lock_acquire_recursive>:
 80066e4:	4770      	bx	lr

080066e6 <__retarget_lock_release_recursive>:
 80066e6:	4770      	bx	lr

080066e8 <__swhatbuf_r>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	460e      	mov	r6, r1
 80066ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f0:	2900      	cmp	r1, #0
 80066f2:	b096      	sub	sp, #88	; 0x58
 80066f4:	4614      	mov	r4, r2
 80066f6:	461d      	mov	r5, r3
 80066f8:	da07      	bge.n	800670a <__swhatbuf_r+0x22>
 80066fa:	2300      	movs	r3, #0
 80066fc:	602b      	str	r3, [r5, #0]
 80066fe:	89b3      	ldrh	r3, [r6, #12]
 8006700:	061a      	lsls	r2, r3, #24
 8006702:	d410      	bmi.n	8006726 <__swhatbuf_r+0x3e>
 8006704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006708:	e00e      	b.n	8006728 <__swhatbuf_r+0x40>
 800670a:	466a      	mov	r2, sp
 800670c:	f000 f902 	bl	8006914 <_fstat_r>
 8006710:	2800      	cmp	r0, #0
 8006712:	dbf2      	blt.n	80066fa <__swhatbuf_r+0x12>
 8006714:	9a01      	ldr	r2, [sp, #4]
 8006716:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800671a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800671e:	425a      	negs	r2, r3
 8006720:	415a      	adcs	r2, r3
 8006722:	602a      	str	r2, [r5, #0]
 8006724:	e7ee      	b.n	8006704 <__swhatbuf_r+0x1c>
 8006726:	2340      	movs	r3, #64	; 0x40
 8006728:	2000      	movs	r0, #0
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	b016      	add	sp, #88	; 0x58
 800672e:	bd70      	pop	{r4, r5, r6, pc}

08006730 <__smakebuf_r>:
 8006730:	898b      	ldrh	r3, [r1, #12]
 8006732:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006734:	079d      	lsls	r5, r3, #30
 8006736:	4606      	mov	r6, r0
 8006738:	460c      	mov	r4, r1
 800673a:	d507      	bpl.n	800674c <__smakebuf_r+0x1c>
 800673c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	6123      	str	r3, [r4, #16]
 8006744:	2301      	movs	r3, #1
 8006746:	6163      	str	r3, [r4, #20]
 8006748:	b002      	add	sp, #8
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	ab01      	add	r3, sp, #4
 800674e:	466a      	mov	r2, sp
 8006750:	f7ff ffca 	bl	80066e8 <__swhatbuf_r>
 8006754:	9900      	ldr	r1, [sp, #0]
 8006756:	4605      	mov	r5, r0
 8006758:	4630      	mov	r0, r6
 800675a:	f7ff f987 	bl	8005a6c <_malloc_r>
 800675e:	b948      	cbnz	r0, 8006774 <__smakebuf_r+0x44>
 8006760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006764:	059a      	lsls	r2, r3, #22
 8006766:	d4ef      	bmi.n	8006748 <__smakebuf_r+0x18>
 8006768:	f023 0303 	bic.w	r3, r3, #3
 800676c:	f043 0302 	orr.w	r3, r3, #2
 8006770:	81a3      	strh	r3, [r4, #12]
 8006772:	e7e3      	b.n	800673c <__smakebuf_r+0xc>
 8006774:	4b0d      	ldr	r3, [pc, #52]	; (80067ac <__smakebuf_r+0x7c>)
 8006776:	62b3      	str	r3, [r6, #40]	; 0x28
 8006778:	89a3      	ldrh	r3, [r4, #12]
 800677a:	6020      	str	r0, [r4, #0]
 800677c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006780:	81a3      	strh	r3, [r4, #12]
 8006782:	9b00      	ldr	r3, [sp, #0]
 8006784:	6163      	str	r3, [r4, #20]
 8006786:	9b01      	ldr	r3, [sp, #4]
 8006788:	6120      	str	r0, [r4, #16]
 800678a:	b15b      	cbz	r3, 80067a4 <__smakebuf_r+0x74>
 800678c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006790:	4630      	mov	r0, r6
 8006792:	f000 f8d1 	bl	8006938 <_isatty_r>
 8006796:	b128      	cbz	r0, 80067a4 <__smakebuf_r+0x74>
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	f023 0303 	bic.w	r3, r3, #3
 800679e:	f043 0301 	orr.w	r3, r3, #1
 80067a2:	81a3      	strh	r3, [r4, #12]
 80067a4:	89a0      	ldrh	r0, [r4, #12]
 80067a6:	4305      	orrs	r5, r0
 80067a8:	81a5      	strh	r5, [r4, #12]
 80067aa:	e7cd      	b.n	8006748 <__smakebuf_r+0x18>
 80067ac:	08006541 	.word	0x08006541

080067b0 <_malloc_usable_size_r>:
 80067b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067b4:	1f18      	subs	r0, r3, #4
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bfbc      	itt	lt
 80067ba:	580b      	ldrlt	r3, [r1, r0]
 80067bc:	18c0      	addlt	r0, r0, r3
 80067be:	4770      	bx	lr

080067c0 <_raise_r>:
 80067c0:	291f      	cmp	r1, #31
 80067c2:	b538      	push	{r3, r4, r5, lr}
 80067c4:	4604      	mov	r4, r0
 80067c6:	460d      	mov	r5, r1
 80067c8:	d904      	bls.n	80067d4 <_raise_r+0x14>
 80067ca:	2316      	movs	r3, #22
 80067cc:	6003      	str	r3, [r0, #0]
 80067ce:	f04f 30ff 	mov.w	r0, #4294967295
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80067d6:	b112      	cbz	r2, 80067de <_raise_r+0x1e>
 80067d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80067dc:	b94b      	cbnz	r3, 80067f2 <_raise_r+0x32>
 80067de:	4620      	mov	r0, r4
 80067e0:	f000 f830 	bl	8006844 <_getpid_r>
 80067e4:	462a      	mov	r2, r5
 80067e6:	4601      	mov	r1, r0
 80067e8:	4620      	mov	r0, r4
 80067ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067ee:	f000 b817 	b.w	8006820 <_kill_r>
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d00a      	beq.n	800680c <_raise_r+0x4c>
 80067f6:	1c59      	adds	r1, r3, #1
 80067f8:	d103      	bne.n	8006802 <_raise_r+0x42>
 80067fa:	2316      	movs	r3, #22
 80067fc:	6003      	str	r3, [r0, #0]
 80067fe:	2001      	movs	r0, #1
 8006800:	e7e7      	b.n	80067d2 <_raise_r+0x12>
 8006802:	2400      	movs	r4, #0
 8006804:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006808:	4628      	mov	r0, r5
 800680a:	4798      	blx	r3
 800680c:	2000      	movs	r0, #0
 800680e:	e7e0      	b.n	80067d2 <_raise_r+0x12>

08006810 <raise>:
 8006810:	4b02      	ldr	r3, [pc, #8]	; (800681c <raise+0xc>)
 8006812:	4601      	mov	r1, r0
 8006814:	6818      	ldr	r0, [r3, #0]
 8006816:	f7ff bfd3 	b.w	80067c0 <_raise_r>
 800681a:	bf00      	nop
 800681c:	2000000c 	.word	0x2000000c

08006820 <_kill_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4d07      	ldr	r5, [pc, #28]	; (8006840 <_kill_r+0x20>)
 8006824:	2300      	movs	r3, #0
 8006826:	4604      	mov	r4, r0
 8006828:	4608      	mov	r0, r1
 800682a:	4611      	mov	r1, r2
 800682c:	602b      	str	r3, [r5, #0]
 800682e:	f7fa fb81 	bl	8000f34 <_kill>
 8006832:	1c43      	adds	r3, r0, #1
 8006834:	d102      	bne.n	800683c <_kill_r+0x1c>
 8006836:	682b      	ldr	r3, [r5, #0]
 8006838:	b103      	cbz	r3, 800683c <_kill_r+0x1c>
 800683a:	6023      	str	r3, [r4, #0]
 800683c:	bd38      	pop	{r3, r4, r5, pc}
 800683e:	bf00      	nop
 8006840:	200002d4 	.word	0x200002d4

08006844 <_getpid_r>:
 8006844:	f7fa bb6e 	b.w	8000f24 <_getpid>

08006848 <__sread>:
 8006848:	b510      	push	{r4, lr}
 800684a:	460c      	mov	r4, r1
 800684c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006850:	f000 f894 	bl	800697c <_read_r>
 8006854:	2800      	cmp	r0, #0
 8006856:	bfab      	itete	ge
 8006858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800685a:	89a3      	ldrhlt	r3, [r4, #12]
 800685c:	181b      	addge	r3, r3, r0
 800685e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006862:	bfac      	ite	ge
 8006864:	6563      	strge	r3, [r4, #84]	; 0x54
 8006866:	81a3      	strhlt	r3, [r4, #12]
 8006868:	bd10      	pop	{r4, pc}

0800686a <__swrite>:
 800686a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800686e:	461f      	mov	r7, r3
 8006870:	898b      	ldrh	r3, [r1, #12]
 8006872:	05db      	lsls	r3, r3, #23
 8006874:	4605      	mov	r5, r0
 8006876:	460c      	mov	r4, r1
 8006878:	4616      	mov	r6, r2
 800687a:	d505      	bpl.n	8006888 <__swrite+0x1e>
 800687c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006880:	2302      	movs	r3, #2
 8006882:	2200      	movs	r2, #0
 8006884:	f000 f868 	bl	8006958 <_lseek_r>
 8006888:	89a3      	ldrh	r3, [r4, #12]
 800688a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800688e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006892:	81a3      	strh	r3, [r4, #12]
 8006894:	4632      	mov	r2, r6
 8006896:	463b      	mov	r3, r7
 8006898:	4628      	mov	r0, r5
 800689a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800689e:	f000 b817 	b.w	80068d0 <_write_r>

080068a2 <__sseek>:
 80068a2:	b510      	push	{r4, lr}
 80068a4:	460c      	mov	r4, r1
 80068a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068aa:	f000 f855 	bl	8006958 <_lseek_r>
 80068ae:	1c43      	adds	r3, r0, #1
 80068b0:	89a3      	ldrh	r3, [r4, #12]
 80068b2:	bf15      	itete	ne
 80068b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80068b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068be:	81a3      	strheq	r3, [r4, #12]
 80068c0:	bf18      	it	ne
 80068c2:	81a3      	strhne	r3, [r4, #12]
 80068c4:	bd10      	pop	{r4, pc}

080068c6 <__sclose>:
 80068c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ca:	f000 b813 	b.w	80068f4 <_close_r>
	...

080068d0 <_write_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4d07      	ldr	r5, [pc, #28]	; (80068f0 <_write_r+0x20>)
 80068d4:	4604      	mov	r4, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	602a      	str	r2, [r5, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f7fa fb5f 	bl	8000fa2 <_write>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_write_r+0x1e>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_write_r+0x1e>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	200002d4 	.word	0x200002d4

080068f4 <_close_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d06      	ldr	r5, [pc, #24]	; (8006910 <_close_r+0x1c>)
 80068f8:	2300      	movs	r3, #0
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	602b      	str	r3, [r5, #0]
 8006900:	f7fa fb6b 	bl	8000fda <_close>
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d102      	bne.n	800690e <_close_r+0x1a>
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	b103      	cbz	r3, 800690e <_close_r+0x1a>
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	bd38      	pop	{r3, r4, r5, pc}
 8006910:	200002d4 	.word	0x200002d4

08006914 <_fstat_r>:
 8006914:	b538      	push	{r3, r4, r5, lr}
 8006916:	4d07      	ldr	r5, [pc, #28]	; (8006934 <_fstat_r+0x20>)
 8006918:	2300      	movs	r3, #0
 800691a:	4604      	mov	r4, r0
 800691c:	4608      	mov	r0, r1
 800691e:	4611      	mov	r1, r2
 8006920:	602b      	str	r3, [r5, #0]
 8006922:	f7fa fb66 	bl	8000ff2 <_fstat>
 8006926:	1c43      	adds	r3, r0, #1
 8006928:	d102      	bne.n	8006930 <_fstat_r+0x1c>
 800692a:	682b      	ldr	r3, [r5, #0]
 800692c:	b103      	cbz	r3, 8006930 <_fstat_r+0x1c>
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	bd38      	pop	{r3, r4, r5, pc}
 8006932:	bf00      	nop
 8006934:	200002d4 	.word	0x200002d4

08006938 <_isatty_r>:
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	4d06      	ldr	r5, [pc, #24]	; (8006954 <_isatty_r+0x1c>)
 800693c:	2300      	movs	r3, #0
 800693e:	4604      	mov	r4, r0
 8006940:	4608      	mov	r0, r1
 8006942:	602b      	str	r3, [r5, #0]
 8006944:	f7fa fb65 	bl	8001012 <_isatty>
 8006948:	1c43      	adds	r3, r0, #1
 800694a:	d102      	bne.n	8006952 <_isatty_r+0x1a>
 800694c:	682b      	ldr	r3, [r5, #0]
 800694e:	b103      	cbz	r3, 8006952 <_isatty_r+0x1a>
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	bd38      	pop	{r3, r4, r5, pc}
 8006954:	200002d4 	.word	0x200002d4

08006958 <_lseek_r>:
 8006958:	b538      	push	{r3, r4, r5, lr}
 800695a:	4d07      	ldr	r5, [pc, #28]	; (8006978 <_lseek_r+0x20>)
 800695c:	4604      	mov	r4, r0
 800695e:	4608      	mov	r0, r1
 8006960:	4611      	mov	r1, r2
 8006962:	2200      	movs	r2, #0
 8006964:	602a      	str	r2, [r5, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	f7fa fb5e 	bl	8001028 <_lseek>
 800696c:	1c43      	adds	r3, r0, #1
 800696e:	d102      	bne.n	8006976 <_lseek_r+0x1e>
 8006970:	682b      	ldr	r3, [r5, #0]
 8006972:	b103      	cbz	r3, 8006976 <_lseek_r+0x1e>
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	200002d4 	.word	0x200002d4

0800697c <_read_r>:
 800697c:	b538      	push	{r3, r4, r5, lr}
 800697e:	4d07      	ldr	r5, [pc, #28]	; (800699c <_read_r+0x20>)
 8006980:	4604      	mov	r4, r0
 8006982:	4608      	mov	r0, r1
 8006984:	4611      	mov	r1, r2
 8006986:	2200      	movs	r2, #0
 8006988:	602a      	str	r2, [r5, #0]
 800698a:	461a      	mov	r2, r3
 800698c:	f7fa faec 	bl	8000f68 <_read>
 8006990:	1c43      	adds	r3, r0, #1
 8006992:	d102      	bne.n	800699a <_read_r+0x1e>
 8006994:	682b      	ldr	r3, [r5, #0]
 8006996:	b103      	cbz	r3, 800699a <_read_r+0x1e>
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	bd38      	pop	{r3, r4, r5, pc}
 800699c:	200002d4 	.word	0x200002d4

080069a0 <_init>:
 80069a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a2:	bf00      	nop
 80069a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069a6:	bc08      	pop	{r3}
 80069a8:	469e      	mov	lr, r3
 80069aa:	4770      	bx	lr

080069ac <_fini>:
 80069ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ae:	bf00      	nop
 80069b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069b2:	bc08      	pop	{r3}
 80069b4:	469e      	mov	lr, r3
 80069b6:	4770      	bx	lr
