# //  ModelSim SE-64 10.2c Jul 19 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L lab10_memory_stage_lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays lab10_memory_stage_lib.memory_stage(struct) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.memory_stage(struct)#1
add wave  \
sim:/memory_stage/Control \
sim:/memory_stage/Data_In \
sim:/memory_stage/Dest \
sim:/memory_stage/Extra \
sim:/memory_stage/Result \
sim:/memory_stage/clk \
sim:/memory_stage/mdelay \
sim:/memory_stage/Addr \
sim:/memory_stage/Control_toWB \
sim:/memory_stage/Data_Store \
sim:/memory_stage/Dest_toWB \
sim:/memory_stage/R \
sim:/memory_stage/Value_toWB \
sim:/memory_stage/W \
sim:/memory_stage/stall \
sim:/memory_stage/RegWrite \
sim:/memory_stage/dout \
sim:/memory_stage/not_mdelay \
sim:/memory_stage/q \
sim:/memory_stage/Addr_internal \
sim:/memory_stage/R_internal \
sim:/memory_stage/mw_Control_Regreg_cval \
sim:/memory_stage/mw_Data_Regreg_cval \
sim:/memory_stage/mw_Extra_Regreg_cval \
sim:/memory_stage/mw_Result_Regreg_cval \
sim:/memory_stage/mw_U_4temp_din
force -freeze sim:/memory_stage/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_stage/Dest 4'hD 0
force -freeze sim:/memory_stage/Extra 16'hEEEE 0
force -freeze sim:/memory_stage/mdelay 0 0
force -freeze sim:/memory_stage/Control 3'h6 0
force -freeze sim:/memory_stage/Data_In 16'hDDDD 0
force -freeze sim:/memory_stage/Result 16'h0003 0
run
run
force -freeze sim:/memory_stage/Control 3'h1 0
run
run
