Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/artmad/VLSI/VerilogLab/Combinational_circuits/decoder_3x8/decoder3x8/tb_decoder3to8_isim_beh.exe -prj /home/artmad/VLSI/VerilogLab/Combinational_circuits/decoder_3x8/decoder3x8/tb_decoder3to8_beh.prj work.tb_decoder3to8 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/Combinational_circuits/decoder_3x8/decoder3x8/../rtlcode.v" into library work
Analyzing Verilog file "/home/artmad/VLSI/VerilogLab/Combinational_circuits/decoder_3x8/decoder3x8/../tbcode.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82696 KB
Fuse CPU Usage: 4830 ms
Compiling module decoder3to8
Compiling module tb_decoder3to8
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/artmad/VLSI/VerilogLab/Combinational_circuits/decoder_3x8/decoder3x8/tb_decoder3to8_isim_beh.exe
Fuse Memory Usage: 380736 KB
Fuse CPU Usage: 4850 ms
GCC CPU Usage: 1020 ms
