// Seed: 643378
module module_0 ();
  assign id_1 = 1'h0;
  wire id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7
);
  always @("" & 1) begin : LABEL_0
    id_3 = id_5;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input tri id_2,
    input supply0 id_3
);
  tri0 id_5;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_6 = id_1 - 1;
  tri id_7;
  assign id_5 = id_5 < ~id_7;
  always_comb @(posedge id_5) id_0 = 1 != (id_3);
  wor id_8 = 1 <= (id_2);
endmodule
