# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do teste_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes {C:/temp/video_geradorpadroes/teste.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes" C:/temp/video_geradorpadroes/teste.v 
# -- Compiling module teste
# 
# Top level modules:
# 	teste
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes {C:/temp/video_geradorpadroes/altplldir.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes" C:/temp/video_geradorpadroes/altplldir.v 
# -- Compiling module altplldir
# 
# Top level modules:
# 	altplldir
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis {C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis" C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v 
# -- Compiling module unsaved
# 
# Top level modules:
# 	unsaved
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v 
# -- Compiling module unsaved_video_rgb_resampler_0
# 
# Top level modules:
# 	unsaved_video_rgb_resampler_0
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_test_pattern_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_test_pattern_0.v 
# -- Compiling module unsaved_video_test_pattern_0
# 
# Top level modules:
# 	unsaved_video_test_pattern_0
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v 
# -- Compiling module unsaved_video_vga_controller_0
# 
# Top level modules:
# 	unsaved_video_vga_controller_0
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules {C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/unsaved/synthesis/submodules" C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/temp/video_geradorpadroes/db {C:/temp/video_geradorpadroes/db/altplldir_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:09 on Jun 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/temp/video_geradorpadroes/db" C:/temp/video_geradorpadroes/db/altplldir_altpll.v 
# -- Compiling module altplldir_altpll
# 
# Top level modules:
# 	altplldir_altpll
# End time: 11:31:09 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.teste
# vsim work.teste 
# Start time: 11:31:15 on Jun 14,2019
# Loading work.teste
# Loading work.unsaved
# Loading work.unsaved_video_rgb_resampler_0
# Loading work.unsaved_video_test_pattern_0
# Loading work.unsaved_video_vga_controller_0
# Loading work.altera_up_avalon_video_vga_timing
# Loading work.altera_reset_controller
# Loading work.altplldir
# ** Error: (vsim-3033) C:/temp/video_geradorpadroes/altplldir.v(53): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /teste/b2v_inst5 File: C:/temp/video_geradorpadroes/altplldir.v
#         Searched libraries:
#             C:/temp/video_geradorpadroes/simulation/modelsim/rtl_work
# Error loading design
# End time: 11:31:16 on Jun 14,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.altplldir_altpll
# vsim work.altplldir_altpll 
# Start time: 11:32:34 on Jun 14,2019
# Loading work.altplldir_altpll
# ** Error: (vsim-3033) C:/temp/video_geradorpadroes/db/altplldir_altpll.v(46): Instantiation of 'cycloneiv_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /altplldir_altpll File: C:/temp/video_geradorpadroes/db/altplldir_altpll.v
#         Searched libraries:
#             C:/temp/video_geradorpadroes/simulation/modelsim/rtl_work
# Error loading design
# End time: 11:32:34 on Jun 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.unsaved
# vsim work.unsaved 
# Start time: 11:34:08 on Jun 14,2019
# Loading work.unsaved
# Loading work.unsaved_video_rgb_resampler_0
# Loading work.unsaved_video_test_pattern_0
# Loading work.unsaved_video_vga_controller_0
# Loading work.altera_up_avalon_video_vga_timing
# Loading work.altera_reset_controller
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-3017) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(31): [TFMPC] - Too few port connections. Expected 16, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/video_rgb_resampler_0 File: C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v
# ** Warning: (vsim-3722) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(31): [TFMPC] - Missing connection for port 'stream_in_empty'.
# ** Warning: (vsim-3722) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(31): [TFMPC] - Missing connection for port 'stream_out_empty'.
# ** Warning: (vsim-3017) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(48): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/video_test_pattern_0 File: C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_test_pattern_0.v
# ** Warning: (vsim-3722) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(48): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3017) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(58): [TFMPC] - Too few port connections. Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/video_vga_controller_0 File: C:/temp/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v
# ** Warning: (vsim-3722) C:/temp/video_geradorpadroes/unsaved/synthesis/unsaved.v(58): [TFMPC] - Missing connection for port 'empty'.
add wave -position insertpoint  \
sim:/unsaved/clk_clk \
sim:/unsaved/reset_reset_n \
sim:/unsaved/video_vga_controller_0_external_interface_CLK \
sim:/unsaved/video_vga_controller_0_external_interface_HS \
sim:/unsaved/video_vga_controller_0_external_interface_VS \
sim:/unsaved/video_vga_controller_0_external_interface_BLANK \
sim:/unsaved/video_vga_controller_0_external_interface_SYNC \
sim:/unsaved/video_vga_controller_0_external_interface_R \
sim:/unsaved/video_vga_controller_0_external_interface_G \
sim:/unsaved/video_vga_controller_0_external_interface_B
force -freeze sim:/unsaved/clk_clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/unsaved/reset_reset_n 1 0
force -freeze sim:/unsaved/reset_reset_n 0 0
run
run
run
run
force -freeze sim:/unsaved/reset_reset_n 1 0
run
run
run
run
run
run
# Can't move the Now cursor.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Simulation stop requested.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit
# End time: 11:36:18 on Jun 14,2019, Elapsed time: 0:02:10
# Errors: 1, Warnings: 7
