#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 13 17:25:42 2025
# Process ID         : 29720
# Current directory  : C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/design_1_wrapper.vds
# Journal file       : C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 18253 MB
# Total Virtual      : 51989 MB
# Available Virtual  : 17694 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 642.141 ; gain = 202.250
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HFT_PYNQZ1-Z2/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HFT_PYNQZ1-Z2/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HFT_PYNQZ1-Z2/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HFT_PYNQZ1-Z2/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HFT_PYNQZ1-Z2/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.289 ; gain = 466.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:34]
WARNING: [Synth 8-5640] Port 'platform_clk' is missing in component declaration [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-5640] Port 'platform_rst' is missing in component declaration [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-5640] Port 'ps7_clk_out' is missing in component declaration [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-5640] Port 'ps7_rst_out' is missing in component declaration [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1700' bound to instance 'design_1_i' of component 'design_1' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1735]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1903]
INFO: [Synth 8-3491] module 'design_1_axi_dma_order_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_dma_order_0_stub.vhdl:6' bound to instance 'axi_dma_order' of component 'design_1_axi_dma_order_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2541]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_order_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_dma_order_0_stub.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_hp0_interconnect_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:893]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_CSJQSW' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:188]
INFO: [Synth 8-3491] module 'design_1_axi_hp0_interconnect_imp_auto_pc_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_hp0_interconnect_imp_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'design_1_axi_hp0_interconnect_imp_auto_pc_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:264]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_hp0_interconnect_imp_auto_pc_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_hp0_interconnect_imp_auto_pc_0_stub.vhdl:88]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_CSJQSW' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:188]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NP1P2Q' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:484]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NP1P2Q' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:484]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_FO0HJN' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:772]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_FO0HJN' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:772]
INFO: [Synth 8-3491] module 'design_1_axi_hp0_interconnect_imp_xbar_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_hp0_interconnect_imp_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'design_1_axi_hp0_interconnect_imp_xbar_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_hp0_interconnect_imp_xbar_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_hp0_interconnect_imp_xbar_0_stub.vhdl:92]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_hp0_interconnect_0' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:893]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_14' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1390]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:385]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:605]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_0_imp_auto_pc_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_interconnect_0_imp_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'design_1_axi_interconnect_0_imp_auto_pc_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:670]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_imp_auto_pc_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_interconnect_0_imp_auto_pc_0_stub.vhdl:77]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:605]
INFO: [Synth 8-3491] module 'design_1_axi_interconnect_0_imp_xbar_14' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_interconnect_0_imp_xbar_14_stub.vhdl:6' bound to instance 'xbar' of component 'design_1_axi_interconnect_0_imp_xbar_14' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1635]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_imp_xbar_14' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_axi_interconnect_0_imp_xbar_14_stub.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_14' (0#1) [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1390]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2762]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_combiner_to_dma_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_combiner_to_dma_converter_0_stub.vhdl:6' bound to instance 'combiner_to_dma_converter' of component 'design_1_combiner_to_dma_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2768]
INFO: [Synth 8-638] synthesizing module 'design_1_combiner_to_dma_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_combiner_to_dma_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_fast_protocol_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_fast_protocol_0_0_stub.vhdl:6' bound to instance 'fast_protocol_0' of component 'design_1_fast_protocol_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2783]
INFO: [Synth 8-638] synthesizing module 'design_1_fast_protocol_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_fast_protocol_0_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'design_1_loopback_fifo_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_loopback_fifo_0_stub.vhdl:6' bound to instance 'loopback_fifo' of component 'design_1_loopback_fifo_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2833]
INFO: [Synth 8-638] synthesizing module 'design_1_loopback_fifo_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_loopback_fifo_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_metadata_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_metadata_converter_0_stub.vhdl:6' bound to instance 'metadata_converter' of component 'design_1_metadata_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2848]
INFO: [Synth 8-638] synthesizing module 'design_1_metadata_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_metadata_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_metadata_fifo_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_metadata_fifo_0_stub.vhdl:6' bound to instance 'metadata_fifo' of component 'design_1_metadata_fifo_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'design_1_metadata_fifo_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_metadata_fifo_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_mm2s_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_mm2s_converter_0_stub.vhdl:6' bound to instance 'mm2s_converter' of component 'design_1_mm2s_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2878]
INFO: [Synth 8-638] synthesizing module 'design_1_mm2s_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_mm2s_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_order_book_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_order_book_0_0_stub.vhdl:6' bound to instance 'order_book_0' of component 'design_1_order_book_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2893]
INFO: [Synth 8-638] synthesizing module 'design_1_order_book_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_order_book_0_0_stub.vhdl:60]
INFO: [Synth 8-3491] module 'design_1_order_width_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_order_width_converter_0_stub.vhdl:6' bound to instance 'order_width_converter' of component 'design_1_order_width_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2936]
INFO: [Synth 8-638] synthesizing module 'design_1_order_width_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_order_width_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:6' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2951]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:2964]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_processing_system7_0_0_stub.vhdl:128]
INFO: [Synth 8-3491] module 'design_1_rx_width_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_rx_width_converter_0_stub.vhdl:6' bound to instance 'rx_width_converter' of component 'design_1_rx_width_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'design_1_rx_width_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_rx_width_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_simple_threshold_0_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_simple_threshold_0_0_stub.vhdl:6' bound to instance 'simple_threshold_0' of component 'design_1_simple_threshold_0_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3092]
INFO: [Synth 8-638] synthesizing module 'design_1_simple_threshold_0_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_simple_threshold_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'design_1_stream_combiner_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_stream_combiner_0_stub.vhdl:6' bound to instance 'stream_combiner' of component 'design_1_stream_combiner_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3118]
INFO: [Synth 8-638] synthesizing module 'design_1_stream_combiner_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_stream_combiner_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_time_converter_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_time_converter_0_stub.vhdl:6' bound to instance 'time_converter' of component 'design_1_time_converter_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3143]
INFO: [Synth 8-638] synthesizing module 'design_1_time_converter_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_time_converter_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_time_fifo_0' declared at 'C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_time_fifo_0_stub.vhdl:6' bound to instance 'time_fifo' of component 'design_1_time_fifo_0' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3158]
INFO: [Synth 8-638] synthesizing module 'design_1_time_fifo_0' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.runs/synth_1/.Xil/Vivado-29720-RudyAsus/realtime/design_1_time_fifo_0_stub.vhdl:30]
ERROR: [Synth 8-690] width mismatch in assignment; target has 1 bits, source has 4 bits [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:3173]
ERROR: [Synth 8-285] failed synthesizing module 'design_1' [c:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/synth/design_1.vhd:1735]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [C:/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.711 ; gain = 586.035
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Jun 13 17:26:00 2025...
