module test();

	logic [127:0]  mem;
	logic [17:0] pc;
	logic wrclk, reset;
	
	always begin
		 wrclk=~wrclk;
		 #5;
	end
	//7e7e7e 7e7e7e 7d7d7d 7b7b7b 7a7a7a 7a7a7a 7e7e7e 818181

	DataPath DUT(wrclk, reset, mem, pc);

	initial begin
		 wrclk = 0; 
	end
	
endmodule 