[["Anton, a special-purpose machine for molecular dynamics simulation.", ["David E. Shaw", "Martin M. Deneroff", "Ron O. Dror", "Jeffrey Kuskin", "Richard H. Larson", "John K. Salmon", "Cliff Young", "Brannon Batson", "Kevin J. Bowers", "Jack C. Chao", "Michael P. Eastwood", "Joseph Gagliardo", "J. P. Grossman", "Richard C. Ho", "Doug Ierardi", "Istvan Kolossvary", "John L. Klepeis", "Timothy Layman", "Christine McLeavey", "Mark A. Moraes", "Rolf Mueller", "Edward C. Priest", "Yibing Shan", "Jochen Spengler", "Michael Theobald", "Brian Towles", "Stanley C. Wang"], "https://doi.org/10.1145/1250662.1250664", 12], ["Power provisioning for a warehouse-sized computer.", ["Xiaobo Fan", "Wolf-Dietrich Weber", "Luiz Andre Barroso"], "https://doi.org/10.1145/1250662.1250665", 11], ["Making the fast case common and the uncommon case simple in unbounded transactional memory.", ["Colin Blundell", "Joe Devietti", "E. Christopher Lewis", "Milo M. K. Martin"], "https://doi.org/10.1145/1250662.1250667", 11], ["Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures.", ["Weirong Zhu", "Vugranam C. Sreedhar", "Ziang Hu", "Guang R. Gao"], "https://doi.org/10.1145/1250662.1250668", 11], ["Virtual hierarchies to support server consolidation.", ["Michael R. Marty", "Mark D. Hill"], "https://doi.org/10.1145/1250662.1250670", 11], ["Virtual private caches.", ["Kyle J. Nesbit", "James Laudon", "James E. Smith"], "https://doi.org/10.1145/1250662.1250671", 12], ["An effective hybrid transactional memory system with strong isolation guarantees.", ["Chi Cao Minh", "Martin Trautmann", "JaeWoong Chung", "Austen McDonald", "Nathan Grasso Bronson", "Jared Casper", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1250662.1250673", 12], ["Performance pathologies in hardware transactional memory.", ["Jayaram Bobba", "Kevin E. Moore", "Haris Volos", "Luke Yen", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1250662.1250674", 11], ["MetaTM//TxLinux: transactional memory for an operating system.", ["Hany E. Ramadan", "Christopher J. Rossbach", "Donald E. Porter", "Owen S. Hofmann", "Bhandari Aditya", "Emmett Witchel"], "https://doi.org/10.1145/1250662.1250675", 12], ["An integrated hardware-software approach to flexible transactional memory.", ["Arrvindh Shriraman", "Michael F. Spear", "Hemayet Hossain", "Virendra J. Marathe", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/1250662.1250676", 12], ["Rotary router: an efficient architecture for CMP interconnection networks.", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio", "Pablo Prieto"], "https://doi.org/10.1145/1250662.1250678", 10], ["Flattened butterfly: a cost-efficient topology for high-radix networks.", ["John Kim", "William J. Dally", "Dennis Abts"], "https://doi.org/10.1145/1250662.1250679", 12], ["A novel dimensionally-decomposed router for on-chip communication in 3D architectures.", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Reetuparna Das", "Yuan Xie", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1145/1250662.1250680", 12], ["Express virtual channels: towards the ideal interconnection fabric.", ["Amit Kumar", "Li-Shiuan Peh", "Partha Kundu", "Niraj K. Jha"], "https://doi.org/10.1145/1250662.1250681", 12], ["Carbon: architectural support for fine-grained parallelism on chip multiprocessors.", ["Sanjeev Kumar", "Christopher J. Hughes", "Anthony D. Nguyen"], "https://doi.org/10.1145/1250662.1250683", 12], ["Hardware atomicity for reliable software speculation.", ["Naveen Neelakantam", "Ravi Rajwar", "Suresh Srinivas", "Uma Srinivasan", "Craig B. Zilles"], "https://doi.org/10.1145/1250662.1250684", 12], ["Core fusion: accommodating software diversity in chip multiprocessors.", ["Engin Ipek", "Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1145/1250662.1250686", 12], ["Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits.", ["Eric Chi", "Stephen A. Lyon", "Margaret Martonosi"], "https://doi.org/10.1145/1250662.1250687", 12], ["A 64-bit stream processor architecture for scientific applications.", ["Xuejun Yang", "Xiaobo Yan", "Zuocheng Xing", "Yu Deng", "Jiang Jiang", "Ying Zhang"], "https://doi.org/10.1145/1250662.1250689", 10], ["Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors.", ["Christopher J. Hughes", "Radek Grzeszczuk", "Eftychios Sifakis", "Daehyun Kim", "Sanjeev Kumar", "Andrew Selle", "Jatin Chhugani", "Matthew J. Holliman", "Yen-Kuang Chen"], "https://doi.org/10.1145/1250662.1250690", 12], ["ParallAX: an architecture for real-time physics.", ["Thomas Y. Yeh", "Petros Faloutsos", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1145/1250662.1250691", 12], ["Architectural implications of brick and mortar silicon manufacturing.", ["Martha Mercaldi Kim", "Mojtaba Mehrara", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1145/1250662.1250693", 10], ["Aquacore: a programmable architecture for microfluidics.", ["Ahmed M. Amin", "Mithuna Thottethodi", "T. N. Vijaykumar", "Steven Wereley", "Stephen C. Jacobson"], "https://doi.org/10.1145/1250662.1250694", 12], ["Mechanisms for store-wait-free multiprocessors.", ["Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/1250662.1250696", 12], ["BulkSC: bulk enforcement of sequential consistency.", ["Luis Ceze", "James Tuck", "Pablo Montesinos", "Josep Torrellas"], "https://doi.org/10.1145/1250662.1250697", 12], ["Limiting the power consumption of main memory.", ["Bruno Diniz", "Dorgival Olavo Guedes Neto", "Wagner Meira Jr.", "Ricardo Bianchini"], "https://doi.org/10.1145/1250662.1250699", 12], ["Power model validation through thermal measurements.", ["Francisco J. Mesa-Martinez", "Joseph Nayfach-Battilana", "Jose Renau"], "https://doi.org/10.1145/1250662.1250700", 10], ["Thermal modeling and management of DRAM memory systems.", ["Jiang Lin", "Hongzhong Zheng", "Zhichun Zhu", "Howard David", "Zhao Zhang"], "https://doi.org/10.1145/1250662.1250701", 11], ["ReCycle: : pipeline adaptation to tolerate process variation.", ["Abhishek Tiwari", "Smruti R. Sarangi", "Josep Torrellas"], "https://doi.org/10.1145/1250662.1250703", 12], ["Matrix scheduler reloaded.", ["Peter G. Sassone", "Jeff Rupley", "Edward Brekelbaum", "Gabriel H. Loh", "Bryan Black"], "https://doi.org/10.1145/1250662.1250704", 12], ["Late-binding: enabling unordered load-store queues.", ["Simha Sethumadhavan", "Franziska Roesner", "Joel S. Emer", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1145/1250662.1250705", 11], ["Comparing memory systems for chip multiprocessors.", ["Jacob Leverich", "Hideho Arakida", "Alex Solomatnikov", "Amin Firoozshahian", "Mark Horowitz", "Christos Kozyrakis"], "https://doi.org/10.1145/1250662.1250707", 11], ["Interconnect design considerations for large NUCA caches.", ["Naveen Muralimanohar", "Rajeev Balasubramonian"], "https://doi.org/10.1145/1250662.1250708", 12], ["Adaptive insertion policies for high performance caching.", ["Moinuddin K. Qureshi", "Aamer Jaleel", "Yale N. Patt", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1250662.1250709", 11], ["Performance and security lessons learned from virtualizing the alpha processor.", ["Paul A. Karger"], "https://doi.org/10.1145/1250662.1250711", 10], ["Automated design of application specific superscalar processors: an analytical approach.", ["Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1250662.1250712", 10], ["Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite.", ["Aashish Phansalkar", "Ajay Joshi", "Lizy Kurian John"], "https://doi.org/10.1145/1250662.1250713", 12], ["VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization.", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt", "Robert Cohn"], "https://doi.org/10.1145/1250662.1250715", 12], ["Ginger: control independence using tag rewriting.", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1250662.1250716", 12], ["Transparent control independence (TCI).", ["Ahmed S. Al-Zawawi", "Vimal K. Reddy", "Eric Rotenberg", "Haitham Akkary"], "https://doi.org/10.1145/1250662.1250717", 12], ["Examining ACE analysis reliability estimates using fault-injection.", ["Nicholas J. Wang", "Aqeel Mahesri", "Sanjay J. Patel"], "https://doi.org/10.1145/1250662.1250719", 10], ["Configurable isolation: building high availability systems with commodity multi-core processors.", ["Nidhi Aggarwal", "Parthasarathy Ranganathan", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/1250662.1250720", 12], ["Raksha: a flexible information flow architecture for software security.", ["Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1145/1250662.1250722", 12], ["New cache designs for thwarting software cache-based side channel attacks.", ["Zhenghong Wang", "Ruby B. Lee"], "https://doi.org/10.1145/1250662.1250723", 12], ["Mechanisms for bounding vulnerabilities of processor structures.", ["Niranjan Soundararajan", "Angshuman Parashar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/1250662.1250725", 10], ["Dynamic prediction of architectural vulnerability from microarchitectural state.", ["Kristen R. Walcott", "Greg Humphreys", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1250662.1250726", 12]]