

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 11364, -- Miss = 3517, rate = 0.3095, -- PendHits = 4, rate = 0.0004-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 11235, -- Miss = 3502, rate = 0.3117, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 11442, -- Miss = 3466, rate = 0.3029, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 69 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 10689, -- Miss = 3473, rate = 0.3249, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 69 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 11450, -- Miss = 3504, rate = 0.3060, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 11309, -- Miss = 3566, rate = 0.3153, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 11229, -- Miss = 3567, rate = 0.3177, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 10701, -- Miss = 3535, rate = 0.3303, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 11232, -- Miss = 3563, rate = 0.3172, -- PendHits = 4, rate = 0.0004-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 11520, -- Miss = 3542, rate = 0.3075, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 11215, -- Miss = 3506, rate = 0.3126, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 10599, -- Miss = 3470, rate = 0.3274, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 69 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 11189, -- Miss = 3507, rate = 0.3134, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 11117, -- Miss = 3466, rate = 0.3118, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 69 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 11318, -- Miss = 3512, rate = 0.3103, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 10745, -- Miss = 3618, rate = 0.3367, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 72 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 11118, -- Miss = 3627, rate = 0.3262, -- PendHits = 4, rate = 0.0004-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 72 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 10871, -- Miss = 3591, rate = 0.3303, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 11416, -- Miss = 3602, rate = 0.3155, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 72 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 10725, -- Miss = 3568, rate = 0.3327, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 11225, -- Miss = 3523, rate = 0.3139, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 70 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 11310, -- Miss = 3577, rate = 0.3163, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 11565, -- Miss = 3599, rate = 0.3112, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 10505, -- Miss = 3559, rate = 0.3388, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 71 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2
Extracting PTX file and ptxas options    1: spmv_base_L2_50__econPsmigr2.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2
Running md5sum using "md5sum /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2 "
self exe links to: /home/pars/Documents/expSetups/a9/spmv_base_L2_50__econPsmigr2
Extracting specific PTX file named spmv_base_L2_50__econPsmigr2.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55bd79e7737b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_50__econPsmigr2.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/econ-psmigr2.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 3140 |E| 540022
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (13 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4caccdbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4caccdb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4caccda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4caccda0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4caccd98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4caccd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x55bd79e7737b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__econPsmigr2.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 930380
gpu_sim_insn = 4061509
gpu_ipc =       4.3654
gpu_tot_sim_cycle = 930380
gpu_tot_sim_insn = 4061509
gpu_tot_ipc =       4.3654
gpu_tot_issued_cta = 13
gpu_occupancy = 14.8669% 
gpu_tot_occupancy = 14.8669% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2891
partiton_level_parallism_total  =       0.2891
partiton_level_parallism_util =       2.1714
partiton_level_parallism_util_total  =       2.1714
L2_BW  =      12.6286 GB/Sec
L2_BW_total  =      12.6286 GB/Sec
gpu_total_sim_rate=2208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 158978, Miss = 27956, Miss_rate = 0.176, Pending_hits = 187, Reservation_fails = 1614
	L1D_cache_core[1]: Access = 150846, Miss = 20208, Miss_rate = 0.134, Pending_hits = 149, Reservation_fails = 656
	L1D_cache_core[2]: Access = 117665, Miss = 21786, Miss_rate = 0.185, Pending_hits = 177, Reservation_fails = 1046
	L1D_cache_core[3]: Access = 86683, Miss = 18768, Miss_rate = 0.217, Pending_hits = 169, Reservation_fails = 1483
	L1D_cache_core[4]: Access = 122936, Miss = 23334, Miss_rate = 0.190, Pending_hits = 219, Reservation_fails = 599
	L1D_cache_core[5]: Access = 101712, Miss = 24010, Miss_rate = 0.236, Pending_hits = 237, Reservation_fails = 4329
	L1D_cache_core[6]: Access = 93229, Miss = 14443, Miss_rate = 0.155, Pending_hits = 178, Reservation_fails = 1019
	L1D_cache_core[7]: Access = 125477, Miss = 21684, Miss_rate = 0.173, Pending_hits = 202, Reservation_fails = 918
	L1D_cache_core[8]: Access = 149114, Miss = 35134, Miss_rate = 0.236, Pending_hits = 315, Reservation_fails = 5423
	L1D_cache_core[9]: Access = 99956, Miss = 16904, Miss_rate = 0.169, Pending_hits = 263, Reservation_fails = 1575
	L1D_cache_core[10]: Access = 101080, Miss = 16168, Miss_rate = 0.160, Pending_hits = 211, Reservation_fails = 852
	L1D_cache_core[11]: Access = 119957, Miss = 25584, Miss_rate = 0.213, Pending_hits = 293, Reservation_fails = 3775
	L1D_cache_core[12]: Access = 28527, Miss = 3007, Miss_rate = 0.105, Pending_hits = 42, Reservation_fails = 28
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1456160
	L1D_total_cache_misses = 268986
	L1D_total_cache_miss_rate = 0.1847
	L1D_total_cache_pending_hits = 2642
	L1D_total_cache_reservation_fails = 23317
	L1D_cache_data_port_util = 0.179
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1184531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2642
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1455767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23317
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5968, 5359, 7911, 12783, 2749, 10115, 17916, 9593, 
gpgpu_n_tot_thrd_icount = 21587392
gpgpu_n_tot_w_icount = 674606
gpgpu_n_stall_shd_mem = 492989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 268594
gpgpu_n_mem_write_global = 393
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1629486
gpgpu_n_store_insn = 3140
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 453785
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1736	W0_Idle:6531353	W0_Scoreboard:19271513	W1:213986	W2:122873	W3:59259	W4:46646	W5:29949	W6:27653	W7:17935	W8:17278	W9:10903	W10:12372	W11:7827	W12:7503	W13:8189	W14:6355	W15:6417	W16:5835	W17:4562	W18:5199	W19:4814	W20:3614	W21:3642	W22:3867	W23:2599	W24:2969	W25:3185	W26:3189	W27:3024	W28:2819	W29:3525	W30:3712	W31:4913	W32:17993
single_issue_nums: WS0:184625	WS1:170125	WS2:159395	WS3:160461	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2148752 {8:268594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15720 {40:393,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10743760 {40:268594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144 {8:393,}
maxmflatency = 656 
max_icnt2mem_latency = 193 
maxmrqlatency = 228 
max_icnt2sh_latency = 90 
averagemflatency = 277 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:80929 	156 	390 	1060 	1313 	536 	231 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	175165 	93601 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	263684 	4976 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	209153 	44246 	13289 	2070 	208 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        12        12         4         4         8         8         9        11         7         8         6         6         8         8 
dram[1]:        36        36        12         8         5         6         8         8        12        12        12        12         7         6         8         8 
dram[2]:        35        35         8         8         8         6         8         8        12        10        11         8         8         8         8         8 
dram[3]:        32        32         4         4         8        10         9        10         8         8         5         5         8         6         8         8 
dram[4]:        33        32         5         4         6        10        12        12         8         8         9         8         5         8        12        13 
dram[5]:        32        32         4         5         6         6        12        12         8         7         9         8         8         8         9         7 
dram[6]:        32        32         7         6         6         6        12        12         7         8         8         8         6         6         9        12 
dram[7]:        32        32         4         6         5         4        12        11        11         6         8         7         5         8         9        10 
dram[8]:        32        32         8         8         5         7        13        17         8         6         9        10         8         8         6         8 
dram[9]:        32        32         9         5         7         8        13         8         8        11         7         7         8         7        12        12 
dram[10]:        32        32         4         6         8         7         8         8        11         9         4         7         6         7        12         8 
dram[11]:        32        32         9        10         4         5        12        12        10         7         8         6         6         5         8         8 
maximum service time to same row:
dram[0]:     48473    189878     82313     75278    102646    102646     76296     74395     49476     57657     46877     46378     27397     32580     60893     60496 
dram[1]:    189794     65246     72449     69834     32177     33521     72534     70381     63152     65061     54015     51267     76199     76199     69980     65251 
dram[2]:    189664    200576     67207     64606     31619     23571     70978     81178     65738     89365     75491     81031     95855     95852     64544     64463 
dram[3]:    200540    196410     46527     38266     24966     40040     90107    146682     93117     94109     81206     81182     95819     91520     71162     81403 
dram[4]:    194269    104543     38929     40553     44242     59736    151771    144903     91370     84706     81180     81174     50037     60489     91604     99893 
dram[5]:     42450     46290     37989     35428     49265     38815    137807    131118     78424     72724     78626     75948     34759     39030    107497    115108 
dram[6]:     34636     35786     32832     32896     42046     52657    124674    119535    110594    110401     32087     24456     34471     36010    122699    129017 
dram[7]:     45830     48018     32898     32898     51837     52167    115282    110181    114048     30706     23939     21900     38127     49429    164554    162960 
dram[8]:     46639     38831     32879     32861     48794     60653    105083    101258     32260     38445     31083     35053     86931     94746    164444    157333 
dram[9]:     32882     35711     31285     32712     61133     64109     70387     79888     44135     41010     39250     36427     99809    102207     72010     70605 
dram[10]:     35108    192381     32685     34085     69088     72196     77717     74962     33550     25340     33823     31203    105298     42712     69075     67010 
dram[11]:    193162    190513     50836     46162     76200     76199     85852     78424     58885     55667     40975     47407     34611     23605     65512     63011 
average row accesses per activate:
dram[0]:  1.409786  1.503268  1.233422  1.215385  1.228650  1.264535  1.234375  1.310897  1.443182  1.393502  1.247911  1.229508  1.231405  1.283186  1.316092  1.296512 
dram[1]:  1.539249  1.464744  1.235897  1.211340  1.188329  1.217631  1.288026  1.221264  1.392226  1.349315  1.254438  1.258929  1.267857  1.352751  1.314985  1.285714 
dram[2]:  1.483384  1.437126  1.263889  1.235616  1.194070  1.239474  1.363344  1.331269  1.379562  1.386617  1.198300  1.228169  1.250721  1.279661  1.303207  1.254692 
dram[3]:  1.438650  1.357542  1.228650  1.200542  1.335329  1.314465  1.408228  1.439597  1.366907  1.349315  1.269231  1.304075  1.285319  1.277472  1.265252  1.285714 
dram[4]:  1.400000  1.452941  1.229333  1.240113  1.303030  1.263314  1.317280  1.328402  1.307937  1.322086  1.344482  1.329966  1.266106  1.289694  1.342508  1.373802 
dram[5]:  1.397661  1.401869  1.184697  1.214286  1.310030  1.287009  1.431818  1.390476  1.315789  1.320122  1.307443  1.265244  1.266667  1.261628  1.393939  1.424658 
dram[6]:  1.372434  1.448171  1.275449  1.250737  1.277457  1.223496  1.415584  1.367412  1.275449  1.252280  1.275862  1.286119  1.292169  1.284404  1.395349  1.403390 
dram[7]:  1.397727  1.486567  1.228814  1.283668  1.245614  1.208995  1.366771  1.337461  1.312693  1.315315  1.251397  1.229050  1.261128  1.280000  1.462898  1.386792 
dram[8]:  1.448680  1.477341  1.308571  1.313725  1.153846  1.218085  1.337500  1.403509  1.242775  1.333333  1.314371  1.272189  1.206806  1.227513  1.384615  1.344411 
dram[9]:  1.430168  1.540984  1.271186  1.269972  1.240933  1.293011  1.334448  1.255385  1.278638  1.303514  1.262391  1.243094  1.233933  1.223140  1.372549  1.373802 
dram[10]:  1.522581  1.477707  1.307692  1.259563  1.333333  1.232143  1.269461  1.257310  1.315625  1.333333  1.257790  1.268571  1.222841  1.252778  1.448763  1.403973 
dram[11]:  1.496732  1.457792  1.267568  1.244737  1.245431  1.295265  1.242604  1.259701  1.314642  1.316456  1.266476  1.250000  1.260504  1.276397  1.340237  1.321739 
average row locality = 84676/64738 = 1.307980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       461       460       465       474       446       435       395       409       381       386       448       450       447       435       458       446 
dram[1]:       451       457       482       470       448       442       398       425       394       394       424       423       426       418       430       432 
dram[2]:       491       480       455       451       443       471       424       430       378       373       423       436       434       453       447       468 
dram[3]:       469       486       446       443       446       418       445       429       380       394       429       416       464       465       477       468 
dram[4]:       490       494       461       439       430       427       465       449       412       431       402       395       452       463       439       430 
dram[5]:       478       450       449       442       431       426       441       438       425       433       404       415       456       434       414       416 
dram[6]:       468       475       426       424       442       427       436       428       426       412       444       454       429       420       420       414 
dram[7]:       492       498       435       448       426       457       436       432       424       438       448       440       425       448       414       441 
dram[8]:       494       489       458       469       465       458       428       400       430       420       439       430       461       464       432       445 
dram[9]:       512       470       450       461       479       481       399       408       413       408       433       450       480       444       420       430 
dram[10]:       470       464       459       461       456       483       424       430       421       416       444       444       439       451       410       424 
dram[11]:       458       449       469       473       477       465       420       422       422       416       442       455       450       411       453       456 
total dram reads = 84674
bank skew: 512/373 = 1.37
chip skew: 7182/6914 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1200      1201       742       793       907       873       973       886       956       941       840       873       852       877       779       754
dram[1]:       1324      1127       793       793       876       854       940       788       881       820       839       808       905       886       842       823
dram[2]:       1268      1194       801       858       915       810       846       793       931       993       834       844       862       858       779       735
dram[3]:       1270      1133       818       831       798       853       828       817       932       831       832       823       860       805       751       707
dram[4]:       1132      1169       769       871       898       982       805       743       883       873       891       961       831       782       821       849
dram[5]:       1312      1295       784       756       880       847       778       719       833       772       873       795       826       884       842       779
dram[6]:       1168      1204       834       885       881       834       844       853       821       846       736       790       908       899       873       813
dram[7]:       1288      1164       857       773       882       836       791       762       856       768       797       763       864       809       890       781
dram[8]:       1193      1157       683       726       819       764       846       884       790       787       799       869       809       766       928       825
dram[9]:       1197      1207       798       731       755       775       986       855       928       838       849       764       792       842       845       773
dram[10]:       1176      1216       771       854       806       776       888       790       829       848       751       837       888       839       962       926
dram[11]:       1305      1155       755       682       853       853       855       764       906       813       863       800       820       882       875       740
maximum mf latency per bank:
dram[0]:        570       587       474       551       550       556       504       424       438       520       635       594       532       597       643       486
dram[1]:        472       546       468       533       586       500       472       448       428       485       490       553       438       480       512       492
dram[2]:        513       510       642       578       654       656       650       548       536       512       516       567       547       584       637       630
dram[3]:        574       531       547       465       522       572       480       606       573       490       538       509       619       468       502       471
dram[4]:        508       477       505       409       588       481       497       593       460       482       476       564       453       527       506       572
dram[5]:        493       549       424       557       527       459       473       411       448       478       498       505       518       616       562       516
dram[6]:        484       541       593       598       613       446       521       392       506       398       418       544       430       502       529       455
dram[7]:        546       480       471       508       504       490       561       498       514       492       566       443       566       432       616       467
dram[8]:        496       567       535       442       548       486       506       390       403       508       453       572       540       541       590       550
dram[9]:        601       645       474       510       522       497       542       572       489       503       571       572       424       477       456       591
dram[10]:        582       484       606       630       590       594       420       460       540       475       496       476       413       522       516       610
dram[11]:        498       571       496       506       448       594       526       428       435       468       511       557       428       444       420       469

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368184 n_act=5403 n_pre=5387 n_ref_event=4572360550251980812 n_req=6996 n_rd=6996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01173
n_activity=431584 dram_eff=0.06484
bk0: 461a 2368829i bk1: 460a 2369793i bk2: 465a 2366752i bk3: 474a 2365839i bk4: 446a 2367268i bk5: 435a 2368132i bk6: 395a 2369505i bk7: 409a 2369991i bk8: 381a 2372653i bk9: 386a 2371778i bk10: 448a 2367777i bk11: 450a 2367249i bk12: 447a 2367423i bk13: 435a 2368748i bk14: 458a 2367820i bk15: 446a 2368408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228273
Row_Buffer_Locality_read = 0.228273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191802
Bank_Level_Parallism_Col = 1.678468
Bank_Level_Parallism_Ready = 1.003690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055150 

BW Util details:
bwutil = 0.011729 
total_CMD = 2385928 
util_bw = 27984 
Wasted_Col = 117939 
Wasted_Row = 102947 
Idle = 2137058 

BW Util Bottlenecks: 
RCDc_limit = 124810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 733 
rwq = 0 
CCDLc_limit_alone = 733 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368184 
Read = 6996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5403 
n_pre = 5387 
n_ref = 4572360550251980812 
n_req = 6996 
total_req = 6996 

Dual Bus Interface Util: 
issued_total_row = 10790 
issued_total_col = 6996 
Row_Bus_Util =  0.004522 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.007437 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002367 
queue_avg = 0.008945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00894495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368402 n_act=5342 n_pre=5326 n_ref_event=7453010313414529056 n_req=6914 n_rd=6914 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01159
n_activity=426300 dram_eff=0.06487
bk0: 451a 2370996i bk1: 457a 2369838i bk2: 482a 2366329i bk3: 470a 2366038i bk4: 448a 2366416i bk5: 442a 2367369i bk6: 398a 2370167i bk7: 425a 2368204i bk8: 394a 2371639i bk9: 394a 2371208i bk10: 424a 2368793i bk11: 423a 2368807i bk12: 426a 2368920i bk13: 418a 2370294i bk14: 430a 2369145i bk15: 432a 2369045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228088
Row_Buffer_Locality_read = 0.228088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193386
Bank_Level_Parallism_Col = 1.212476
Bank_Level_Parallism_Ready = 1.002302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011591 
total_CMD = 2385928 
util_bw = 27656 
Wasted_Col = 116031 
Wasted_Row = 100358 
Idle = 2141883 

BW Util Bottlenecks: 
RCDc_limit = 123275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368402 
Read = 6914 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5342 
n_pre = 5326 
n_ref = 7453010313414529056 
n_req = 6914 
total_req = 6914 

Dual Bus Interface Util: 
issued_total_row = 10668 
issued_total_col = 6914 
Row_Bus_Util =  0.004471 
CoL_Bus_Util = 0.002898 
Either_Row_CoL_Bus_Util = 0.007346 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003195 
queue_avg = 0.006176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00617579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368050 n_act=5449 n_pre=5433 n_ref_event=7453010313414529056 n_req=7057 n_rd=7057 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01183
n_activity=433382 dram_eff=0.06513
bk0: 491a 2368673i bk1: 480a 2368675i bk2: 455a 2367399i bk3: 451a 2367140i bk4: 443a 2366479i bk5: 471a 2366210i bk6: 424a 2369668i bk7: 430a 2369206i bk8: 378a 2371815i bk9: 373a 2372110i bk10: 423a 2368240i bk11: 436a 2367864i bk12: 434a 2367873i bk13: 453a 2367626i bk14: 447a 2368306i bk15: 468a 2366591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228709
Row_Buffer_Locality_read = 0.228709
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203617
Bank_Level_Parallism_Col = 1.212476
Bank_Level_Parallism_Ready = 1.002538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011831 
total_CMD = 2385928 
util_bw = 28228 
Wasted_Col = 118600 
Wasted_Row = 103318 
Idle = 2135782 

BW Util Bottlenecks: 
RCDc_limit = 125699 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368050 
Read = 7057 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5449 
n_pre = 5433 
n_ref = 7453010313414529056 
n_req = 7057 
total_req = 7057 

Dual Bus Interface Util: 
issued_total_row = 10882 
issued_total_col = 7057 
Row_Bus_Util =  0.004561 
CoL_Bus_Util = 0.002958 
Either_Row_CoL_Bus_Util = 0.007493 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003412 
queue_avg = 0.009730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00972955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368168 n_act=5382 n_pre=5366 n_ref_event=7957695015159231077 n_req=7075 n_rd=7075 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=432835 dram_eff=0.06538
bk0: 469a 2368843i bk1: 486a 2367104i bk2: 446a 2367233i bk3: 443a 2366863i bk4: 446a 2368380i bk5: 418a 2369122i bk6: 445a 2369860i bk7: 429a 2370379i bk8: 380a 2371603i bk9: 394a 2371453i bk10: 429a 2368970i bk11: 416a 2369857i bk12: 464a 2367480i bk13: 465a 2367442i bk14: 477a 2366583i bk15: 468a 2367326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.240283
Row_Buffer_Locality_read = 0.240283
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190171
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.001263
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011861 
total_CMD = 2385928 
util_bw = 28300 
Wasted_Col = 117372 
Wasted_Row = 103489 
Idle = 2136767 

BW Util Bottlenecks: 
RCDc_limit = 124329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368168 
Read = 7075 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5382 
n_pre = 5366 
n_ref = 7957695015159231077 
n_req = 7075 
total_req = 7075 

Dual Bus Interface Util: 
issued_total_row = 10748 
issued_total_col = 7075 
Row_Bus_Util =  0.004505 
CoL_Bus_Util = 0.002965 
Either_Row_CoL_Bus_Util = 0.007444 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003547 
queue_avg = 0.008952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00895207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368178 n_act=5374 n_pre=5358 n_ref_event=7957695015159231077 n_req=7079 n_rd=7079 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01187
n_activity=428434 dram_eff=0.06609
bk0: 490a 2367873i bk1: 494a 2368662i bk2: 461a 2366989i bk3: 439a 2368040i bk4: 430a 2368793i bk5: 427a 2368601i bk6: 465a 2367853i bk7: 449a 2368350i bk8: 412a 2369652i bk9: 431a 2369373i bk10: 402a 2370563i bk11: 395a 2370705i bk12: 452a 2368009i bk13: 463a 2367665i bk14: 439a 2369077i bk15: 430a 2369843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.241277
Row_Buffer_Locality_read = 0.241277
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194090
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.005198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011868 
total_CMD = 2385928 
util_bw = 28316 
Wasted_Col = 116815 
Wasted_Row = 101667 
Idle = 2139130 

BW Util Bottlenecks: 
RCDc_limit = 123716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 834 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368178 
Read = 7079 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5374 
n_pre = 5358 
n_ref = 7957695015159231077 
n_req = 7079 
total_req = 7079 

Dual Bus Interface Util: 
issued_total_row = 10732 
issued_total_col = 7079 
Row_Bus_Util =  0.004498 
CoL_Bus_Util = 0.002967 
Either_Row_CoL_Bus_Util = 0.007439 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003437 
queue_avg = 0.008758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00875802
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368488 n_act=5276 n_pre=5260 n_ref_event=7957695015159231077 n_req=6952 n_rd=6952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01166
n_activity=421233 dram_eff=0.06602
bk0: 478a 2368305i bk1: 450a 2369361i bk2: 449a 2366761i bk3: 442a 2367142i bk4: 431a 2368818i bk5: 426a 2368952i bk6: 441a 2370174i bk7: 438a 2370066i bk8: 425a 2369545i bk9: 433a 2369586i bk10: 404a 2370295i bk11: 415a 2369557i bk12: 456a 2367448i bk13: 434a 2368067i bk14: 414a 2370732i bk15: 416a 2371276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.241945
Row_Buffer_Locality_read = 0.241945
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194545
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.004005
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011655 
total_CMD = 2385928 
util_bw = 27808 
Wasted_Col = 114352 
Wasted_Row = 99351 
Idle = 2144417 

BW Util Bottlenecks: 
RCDc_limit = 121640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 713 
rwq = 0 
CCDLc_limit_alone = 713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368488 
Read = 6952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5276 
n_pre = 5260 
n_ref = 7957695015159231077 
n_req = 6952 
total_req = 6952 

Dual Bus Interface Util: 
issued_total_row = 10536 
issued_total_col = 6952 
Row_Bus_Util =  0.004416 
CoL_Bus_Util = 0.002914 
Either_Row_CoL_Bus_Util = 0.007310 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002752 
queue_avg = 0.006879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00687867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368502 n_act=5282 n_pre=5266 n_ref_event=7957695015159231077 n_req=6945 n_rd=6945 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01164
n_activity=423228 dram_eff=0.06564
bk0: 468a 2368461i bk1: 475a 2368942i bk2: 426a 2368672i bk3: 424a 2368356i bk4: 442a 2368041i bk5: 427a 2368202i bk6: 436a 2370037i bk7: 428a 2370174i bk8: 426a 2368898i bk9: 412a 2369348i bk10: 444a 2368446i bk11: 454a 2368116i bk12: 429a 2369085i bk13: 420a 2369417i bk14: 420a 2370600i bk15: 414a 2371062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.240173
Row_Buffer_Locality_read = 0.240173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192034
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.001003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011643 
total_CMD = 2385928 
util_bw = 27780 
Wasted_Col = 114873 
Wasted_Row = 99583 
Idle = 2143692 

BW Util Bottlenecks: 
RCDc_limit = 121975 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 715 
rwq = 0 
CCDLc_limit_alone = 715 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368502 
Read = 6945 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5282 
n_pre = 5266 
n_ref = 7957695015159231077 
n_req = 6945 
total_req = 6945 

Dual Bus Interface Util: 
issued_total_row = 10548 
issued_total_col = 6945 
Row_Bus_Util =  0.004421 
CoL_Bus_Util = 0.002911 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003845 
queue_avg = 0.007162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00716241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368059 n_act=5417 n_pre=5401 n_ref_event=7957695015159231077 n_req=7102 n_rd=7102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01191
n_activity=426317 dram_eff=0.06664
bk0: 492a 2367748i bk1: 498a 2368428i bk2: 435a 2368130i bk3: 448a 2368052i bk4: 426a 2368402i bk5: 457a 2366395i bk6: 436a 2369409i bk7: 432a 2369366i bk8: 424a 2369479i bk9: 438a 2368894i bk10: 448a 2367694i bk11: 440a 2368054i bk12: 425a 2368572i bk13: 448a 2367918i bk14: 414a 2371202i bk15: 441a 2369829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237961
Row_Buffer_Locality_read = 0.237961
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201249
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.001959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011906 
total_CMD = 2385928 
util_bw = 28408 
Wasted_Col = 117505 
Wasted_Row = 101530 
Idle = 2138485 

BW Util Bottlenecks: 
RCDc_limit = 124894 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 769 
rwq = 0 
CCDLc_limit_alone = 769 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368059 
Read = 7102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5417 
n_pre = 5401 
n_ref = 7957695015159231077 
n_req = 7102 
total_req = 7102 

Dual Bus Interface Util: 
issued_total_row = 10818 
issued_total_col = 7102 
Row_Bus_Util =  0.004534 
CoL_Bus_Util = 0.002977 
Either_Row_CoL_Bus_Util = 0.007489 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002854 
queue_avg = 0.007807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00780744
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2367797 n_act=5504 n_pre=5488 n_ref_event=7957695015159231077 n_req=7182 n_rd=7182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01204
n_activity=434503 dram_eff=0.06612
bk0: 494a 2368352i bk1: 489a 2368765i bk2: 458a 2367977i bk3: 469a 2367752i bk4: 465a 2365233i bk5: 458a 2366668i bk6: 428a 2369481i bk7: 400a 2371469i bk8: 430a 2368618i bk9: 420a 2369761i bk10: 439a 2369060i bk11: 430a 2368692i bk12: 461a 2366262i bk13: 464a 2366763i bk14: 432a 2369755i bk15: 445a 2369115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.234336
Row_Buffer_Locality_read = 0.234336
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197885
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.004294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.012041 
total_CMD = 2385928 
util_bw = 28728 
Wasted_Col = 119452 
Wasted_Row = 103404 
Idle = 2134344 

BW Util Bottlenecks: 
RCDc_limit = 126836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 814 
rwq = 0 
CCDLc_limit_alone = 814 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2367797 
Read = 7182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5504 
n_pre = 5488 
n_ref = 7957695015159231077 
n_req = 7182 
total_req = 7182 

Dual Bus Interface Util: 
issued_total_row = 10992 
issued_total_col = 7182 
Row_Bus_Util =  0.004607 
CoL_Bus_Util = 0.003010 
Either_Row_CoL_Bus_Util = 0.007599 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002372 
queue_avg = 0.007815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00781541
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2367905 n_act=5479 n_pre=5463 n_ref_event=7957695015159231077 n_req=7138 n_rd=7138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01197
n_activity=428251 dram_eff=0.06667
bk0: 512a 2367186i bk1: 470a 2369702i bk2: 450a 2368108i bk3: 461a 2367449i bk4: 479a 2366010i bk5: 481a 2366593i bk6: 399a 2370436i bk7: 408a 2369157i bk8: 413a 2369625i bk9: 408a 2369940i bk10: 433a 2368526i bk11: 450a 2367512i bk12: 480a 2366470i bk13: 444a 2367476i bk14: 420a 2370206i bk15: 430a 2369791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233119
Row_Buffer_Locality_read = 0.233119
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206725
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.007661
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011967 
total_CMD = 2385928 
util_bw = 28552 
Wasted_Col = 118682 
Wasted_Row = 101891 
Idle = 2136803 

BW Util Bottlenecks: 
RCDc_limit = 125979 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 785 
rwq = 0 
CCDLc_limit_alone = 785 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2367905 
Read = 7138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5479 
n_pre = 5463 
n_ref = 7957695015159231077 
n_req = 7138 
total_req = 7138 

Dual Bus Interface Util: 
issued_total_row = 10942 
issued_total_col = 7138 
Row_Bus_Util =  0.004586 
CoL_Bus_Util = 0.002992 
Either_Row_CoL_Bus_Util = 0.007554 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.003163 
queue_avg = 0.010637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0106374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2368118 n_act=5395 n_pre=5379 n_ref_event=7957695015159231077 n_req=7098 n_rd=7096 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.0119
n_activity=431696 dram_eff=0.0658
bk0: 470a 2369707i bk1: 464a 2369786i bk2: 459a 2367857i bk3: 461a 2366989i bk4: 456a 2368333i bk5: 483a 2365926i bk6: 424a 2368952i bk7: 430a 2368371i bk8: 421a 2369601i bk9: 416a 2369945i bk10: 444a 2367978i bk11: 444a 2368060i bk12: 439a 2367910i bk13: 451a 2367579i bk14: 410a 2371315i bk15: 424a 2370272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.240631
Row_Buffer_Locality_read = 0.240558
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.193199
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.004345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011905 
total_CMD = 2385928 
util_bw = 28404 
Wasted_Col = 117837 
Wasted_Row = 102065 
Idle = 2137622 

BW Util Bottlenecks: 
RCDc_limit = 124300 
RCDWRc_limit = 15 
WTRc_limit = 39 
RTWc_limit = 0 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 39 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2368118 
Read = 7096 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 5395 
n_pre = 5379 
n_ref = 7957695015159231077 
n_req = 7098 
total_req = 7101 

Dual Bus Interface Util: 
issued_total_row = 10774 
issued_total_col = 7101 
Row_Bus_Util =  0.004516 
CoL_Bus_Util = 0.002976 
Either_Row_CoL_Bus_Util = 0.007465 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.003650 
queue_avg = 0.010362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0103616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2385928 n_nop=2367868 n_act=5495 n_pre=5479 n_ref_event=7957695015159231077 n_req=7138 n_rd=7138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01197
n_activity=432057 dram_eff=0.06608
bk0: 458a 2369897i bk1: 449a 2369694i bk2: 469a 2367114i bk3: 473a 2366542i bk4: 477a 2366317i bk5: 465a 2367265i bk6: 420a 2368494i bk7: 422a 2369063i bk8: 422a 2369747i bk9: 416a 2370039i bk10: 442a 2368156i bk11: 455a 2367271i bk12: 450a 2367953i bk13: 411a 2369525i bk14: 453a 2368892i bk15: 456a 2368456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230737
Row_Buffer_Locality_read = 0.230737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197280
Bank_Level_Parallism_Col = 1.798532
Bank_Level_Parallism_Ready = 1.004741
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011967 
total_CMD = 2385928 
util_bw = 28552 
Wasted_Col = 119228 
Wasted_Row = 103050 
Idle = 2135098 

BW Util Bottlenecks: 
RCDc_limit = 126567 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2385928 
n_nop = 2367868 
Read = 7138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5495 
n_pre = 5479 
n_ref = 7957695015159231077 
n_req = 7138 
total_req = 7138 

Dual Bus Interface Util: 
issued_total_row = 10974 
issued_total_col = 7138 
Row_Bus_Util =  0.004599 
CoL_Bus_Util = 0.002992 
Either_Row_CoL_Bus_Util = 0.007569 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002879 
queue_avg = 0.008029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00802874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11425, Miss = 3517, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 11342, Miss = 3507, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11585, Miss = 3469, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10742, Miss = 3473, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11504, Miss = 3511, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11342, Miss = 3578, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11364, Miss = 3568, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10762, Miss = 3535, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 11264, Miss = 3563, Miss_rate = 0.316, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 11565, Miss = 3540, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11341, Miss = 3510, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10666, Miss = 3470, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 11166, Miss = 3507, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 11157, Miss = 3466, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 11538, Miss = 3516, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10793, Miss = 3614, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11162, Miss = 3623, Miss_rate = 0.325, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 10880, Miss = 3591, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11600, Miss = 3606, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10810, Miss = 3568, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11266, Miss = 3531, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11389, Miss = 3577, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11740, Miss = 3595, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10584, Miss = 3555, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 268987
L2_total_cache_misses = 84990
L2_total_cache_miss_rate = 0.3160
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 183908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 63065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 268594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=268987
icnt_total_pkts_simt_to_mem=268987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 268987
Req_Network_cycles = 930380
Req_Network_injected_packets_per_cycle =       0.2891 
Req_Network_conflicts_per_cycle =       0.0190
Req_Network_conflicts_per_cycle_util =       0.1430
Req_Bank_Level_Parallism =       2.1714
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0040
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0120

Reply_Network_injected_packets_num = 268987
Reply_Network_cycles = 930380
Reply_Network_injected_packets_per_cycle =        0.2891
Reply_Network_conflicts_per_cycle =        0.1504
Reply_Network_conflicts_per_cycle_util =       1.1342
Reply_Bank_Level_Parallism =       2.1806
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0142
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0096
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 39 sec (1839 sec)
gpgpu_simulation_rate = 2208 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)
gpgpu_silicon_slowdown = 2702970x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1837027.7020 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 1.298341]
Verifying...
	runtime [serial] = 3.136000 ms.
Total element = 3140, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 3 || elements whose %1 < err <= %5 = 21 || elements whose %5 < err <= %10 = 25 || elements whose %10 < err = 762 || total err Element = 811
	[max error  0.974669, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
