

================================================================
== Vitis HLS Report for 'close_timer'
================================================================
* Date:           Tue Jul 19 06:12:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.080 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.96>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeTimer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_setCloseTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:40]   --->   Operation 13 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closeTimerTable_time_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:48]   --->   Operation 14 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i1 %closeTimerTable_active, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:48]   --->   Operation 15 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ct_waitForWrite_load = load i1 %ct_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:59]   --->   Operation 16 'load' 'ct_waitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ct_setSessionID_V_load = load i16 %ct_setSessionID_V"   --->   Operation 17 'load' 'ct_setSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ct_prevSessionID_V_load = load i16 %ct_prevSessionID_V"   --->   Operation 18 'load' 'ct_prevSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %ct_waitForWrite_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:59]   --->   Operation 19 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng2timer_setCloseTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (!ct_waitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:69]   --->   Operation 21 'br' 'br_ln69' <Predicate = (!ct_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ct_currSessionID_V_load = load i16 %ct_currSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:76]   --->   Operation 22 'load' 'ct_currSessionID_V_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln76 = store i16 %ct_currSessionID_V_load, i16 %ct_prevSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:76]   --->   Operation 23 'store' 'store_ln76' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln534_18 = zext i16 %ct_currSessionID_V_load"   --->   Operation 24 'zext' 'zext_ln534_18' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%closeTimerTable_active_addr_1 = getelementptr i1 %closeTimerTable_active, i64 0, i64 %zext_ln534_18" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 25 'getelementptr' 'closeTimerTable_active_addr_1' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.17ns)   --->   "%closeTimerTable_active_load = load i10 %closeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 26 'load' 'closeTimerTable_active_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %ct_currSessionID_V_load, i16 1"   --->   Operation 27 'add' 'add_ln691' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%icmp_ln870 = icmp_eq  i16 %add_ln691, i16 1000"   --->   Operation 28 'icmp' 'icmp_ln870' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.24ns)   --->   "%select_ln93 = select i1 %icmp_ln870, i16 0, i16 %add_ln691" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:93]   --->   Operation 29 'select' 'select_ln93' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %select_ln93, i16 %ct_currSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:93]   --->   Operation 30 'store' 'store_ln93' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %close_timer.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%rxEng2timer_setCloseTimer_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng2timer_setCloseTimer" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'rxEng2timer_setCloseTimer_read' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %rxEng2timer_setCloseTimer_read, i16 %ct_setSessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'store' 'store_ln145' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln72 = store i1 1, i1 %ct_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:72]   --->   Operation 34 'store' 'store_ln72' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln73 = br void %close_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:73]   --->   Operation 35 'br' 'br_ln73' <Predicate = (!ct_waitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_eq  i16 %ct_setSessionID_V_load, i16 %ct_prevSessionID_V_load"   --->   Operation 36 'icmp' 'icmp_ln874' <Predicate = (ct_waitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln874, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:61]   --->   Operation 37 'br' 'br_ln61' <Predicate = (ct_waitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %ct_setSessionID_V_load"   --->   Operation 38 'zext' 'zext_ln534' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%closeTimerTable_active_addr = getelementptr i1 %closeTimerTable_active, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:64]   --->   Operation 39 'getelementptr' 'closeTimerTable_active_addr' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.17ns)   --->   "%store_ln64 = store i1 1, i10 %closeTimerTable_active_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:64]   --->   Operation 40 'store' 'store_ln64' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln65 = store i1 0, i1 %ct_waitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:65]   --->   Operation 41 'store' 'store_ln65' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln692 = add i16 %ct_prevSessionID_V_load, i16 65535"   --->   Operation 42 'add' 'add_ln692' <Predicate = (ct_waitForWrite_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln692 = store i16 %add_ln692, i16 %ct_prevSessionID_V"   --->   Operation 43 'store' 'store_ln692' <Predicate = (ct_waitForWrite_load)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln68 = br void %close_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:68]   --->   Operation 44 'br' 'br_ln68' <Predicate = (ct_waitForWrite_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 45 [1/2] (1.17ns)   --->   "%closeTimerTable_active_load = load i10 %closeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 45 'load' 'closeTimerTable_active_load' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %closeTimerTable_active_load, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:78]   --->   Operation 46 'br' 'br_ln78' <Predicate = (!ct_waitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%closeTimerTable_time_V_addr_1 = getelementptr i32 %closeTimerTable_time_V, i64 0, i64 %zext_ln534_18"   --->   Operation 47 'getelementptr' 'closeTimerTable_time_V_addr_1' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.20ns)   --->   "%closeTimerTable_time_V_load = load i10 %closeTimerTable_time_V_addr_1"   --->   Operation 48 'load' 'closeTimerTable_time_V_load' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%closeTimerTable_time_V_addr = getelementptr i32 %closeTimerTable_time_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:63]   --->   Operation 49 'getelementptr' 'closeTimerTable_time_V_addr' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln63 = store i32 9375001, i10 %closeTimerTable_time_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:63]   --->   Operation 50 'store' 'store_ln63' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln66 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (ct_waitForWrite_load & !icmp_ln874)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 52 [1/2] (1.20ns)   --->   "%closeTimerTable_time_V_load = load i10 %closeTimerTable_time_V_addr_1"   --->   Operation 52 'load' 'closeTimerTable_time_V_load' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_eq  i32 %closeTimerTable_time_V_load, i32 0"   --->   Operation 53 'icmp' 'icmp_ln886' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln886, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:80]   --->   Operation 54 'br' 'br_ln80' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 55 [1/1] (0.88ns)   --->   "%add_ln692_2 = add i32 %closeTimerTable_time_V_load, i32 4294967295"   --->   Operation 55 'add' 'add_ln692_2' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & !icmp_ln886)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.20ns)   --->   "%store_ln692 = store i32 %add_ln692_2, i10 %closeTimerTable_time_V_addr_1"   --->   Operation 56 'store' 'store_ln692' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & !icmp_ln886)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln83 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:83]   --->   Operation 57 'br' 'br_ln83' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & !icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln86 = store i32 0, i10 %closeTimerTable_time_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:86]   --->   Operation 58 'store' 'store_ln86' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & icmp_ln886)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 59 [1/1] (1.17ns)   --->   "%store_ln87 = store i1 0, i10 %closeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/close_timer/close_timer.cpp:87]   --->   Operation 59 'store' 'store_ln87' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & icmp_ln886)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 60 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %closeTimer2stateTable_releaseState, i16 %ct_currSessionID_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & icmp_ln886)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!ct_waitForWrite_load & !tmp_i & closeTimerTable_active_load & icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ct_waitForWrite]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ct_setSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ct_prevSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closeTimerTable_time_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ closeTimerTable_active]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ rxEng2timer_setCloseTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ct_currSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closeTimer2stateTable_releaseState]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specinterface_ln0              (specinterface) [ 00000]
specpipeline_ln40              (specpipeline ) [ 00000]
specmemcore_ln48               (specmemcore  ) [ 00000]
specmemcore_ln48               (specmemcore  ) [ 00000]
ct_waitForWrite_load           (load         ) [ 01111]
ct_setSessionID_V_load         (load         ) [ 00000]
ct_prevSessionID_V_load        (load         ) [ 00000]
br_ln59                        (br           ) [ 00000]
tmp_i                          (nbreadreq    ) [ 01111]
br_ln69                        (br           ) [ 00000]
ct_currSessionID_V_load        (load         ) [ 01111]
store_ln76                     (store        ) [ 00000]
zext_ln534_18                  (zext         ) [ 01100]
closeTimerTable_active_addr_1  (getelementptr) [ 01111]
add_ln691                      (add          ) [ 00000]
icmp_ln870                     (icmp         ) [ 00000]
select_ln93                    (select       ) [ 00000]
store_ln93                     (store        ) [ 00000]
br_ln0                         (br           ) [ 00000]
rxEng2timer_setCloseTimer_read (read         ) [ 00000]
store_ln145                    (store        ) [ 00000]
store_ln72                     (store        ) [ 00000]
br_ln73                        (br           ) [ 00000]
icmp_ln874                     (icmp         ) [ 01100]
br_ln61                        (br           ) [ 00000]
zext_ln534                     (zext         ) [ 01100]
closeTimerTable_active_addr    (getelementptr) [ 00000]
store_ln64                     (store        ) [ 00000]
store_ln65                     (store        ) [ 00000]
add_ln692                      (add          ) [ 00000]
store_ln692                    (store        ) [ 00000]
br_ln68                        (br           ) [ 00000]
closeTimerTable_active_load    (load         ) [ 01111]
br_ln78                        (br           ) [ 00000]
closeTimerTable_time_V_addr_1  (getelementptr) [ 01011]
closeTimerTable_time_V_addr    (getelementptr) [ 00000]
store_ln63                     (store        ) [ 00000]
br_ln66                        (br           ) [ 00000]
closeTimerTable_time_V_load    (load         ) [ 01001]
icmp_ln886                     (icmp         ) [ 01001]
br_ln80                        (br           ) [ 00000]
add_ln692_2                    (add          ) [ 00000]
store_ln692                    (store        ) [ 00000]
br_ln83                        (br           ) [ 00000]
store_ln86                     (store        ) [ 00000]
store_ln87                     (store        ) [ 00000]
write_ln174                    (write        ) [ 00000]
br_ln0                         (br           ) [ 00000]
ret_ln0                        (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ct_waitForWrite">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_waitForWrite"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ct_setSessionID_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_setSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ct_prevSessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_prevSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="closeTimerTable_time_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closeTimerTable_time_V"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="closeTimerTable_active">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closeTimerTable_active"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng2timer_setCloseTimer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2timer_setCloseTimer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ct_currSessionID_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct_currSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="closeTimer2stateTable_releaseState">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closeTimer2stateTable_releaseState"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="rxEng2timer_setCloseTimer_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2timer_setCloseTimer_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="3"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="closeTimerTable_active_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_active_addr_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="3"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="10" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="96" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="closeTimerTable_active_load/1 store_ln64/1 store_ln87/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="closeTimerTable_active_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_active_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="closeTimerTable_time_V_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="1"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_time_V_addr_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="2"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="0"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="closeTimerTable_time_V_load/2 store_ln63/2 store_ln692/4 store_ln86/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="closeTimerTable_time_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="1"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="closeTimerTable_time_V_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ct_waitForWrite_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_waitForWrite_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ct_setSessionID_V_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_setSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ct_prevSessionID_V_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_prevSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ct_currSessionID_V_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ct_currSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln76_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln534_18_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln691_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln870_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln93_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln93_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln145_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln72_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln874_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln534_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln65_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln692_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln692_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln886_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln692_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692_2/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="ct_waitForWrite_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ct_waitForWrite_load "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="249" class="1005" name="ct_currSessionID_V_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="3"/>
<pin id="251" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ct_currSessionID_V_load "/>
</bind>
</comp>

<comp id="254" class="1005" name="zext_ln534_18_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534_18 "/>
</bind>
</comp>

<comp id="259" class="1005" name="closeTimerTable_active_addr_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="1"/>
<pin id="261" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="closeTimerTable_active_addr_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln874_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln534_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="274" class="1005" name="closeTimerTable_active_load_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="closeTimerTable_active_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="closeTimerTable_time_V_addr_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="closeTimerTable_time_V_addr_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="closeTimerTable_time_V_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="closeTimerTable_time_V_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln886_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="58" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="166"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="162" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="139" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="143" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="139" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="143" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="114" pin="7"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="240"><net_src comp="235" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="244"><net_src comp="135" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="60" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="147" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="257"><net_src comp="157" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="262"><net_src comp="81" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="268"><net_src comp="200" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="206" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="277"><net_src comp="88" pin="7"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="107" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="287"><net_src comp="114" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="292"><net_src comp="229" pin="2"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ct_waitForWrite | {1 }
	Port: ct_setSessionID_V | {1 }
	Port: ct_prevSessionID_V | {1 }
	Port: closeTimerTable_time_V | {2 4 }
	Port: closeTimerTable_active | {1 4 }
	Port: ct_currSessionID_V | {1 }
	Port: closeTimer2stateTable_releaseState | {4 }
 - Input state : 
	Port: close_timer : ct_waitForWrite | {1 }
	Port: close_timer : ct_setSessionID_V | {1 }
	Port: close_timer : ct_prevSessionID_V | {1 }
	Port: close_timer : closeTimerTable_time_V | {2 3 }
	Port: close_timer : closeTimerTable_active | {1 2 }
	Port: close_timer : rxEng2timer_setCloseTimer | {1 }
	Port: close_timer : ct_currSessionID_V | {1 }
  - Chain level:
	State 1
		br_ln59 : 1
		store_ln76 : 1
		zext_ln534_18 : 1
		closeTimerTable_active_addr_1 : 2
		closeTimerTable_active_load : 3
		add_ln691 : 1
		icmp_ln870 : 2
		select_ln93 : 3
		store_ln93 : 4
		icmp_ln874 : 1
		br_ln61 : 2
		zext_ln534 : 1
		closeTimerTable_active_addr : 2
		store_ln64 : 3
		add_ln692 : 1
		store_ln692 : 2
	State 2
		br_ln78 : 1
		closeTimerTable_time_V_load : 1
		store_ln63 : 1
	State 3
		icmp_ln886 : 1
		br_ln80 : 2
	State 4
		store_ln692 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln691_fu_162             |    0    |    23   |
|    add   |              add_ln692_fu_217             |    0    |    23   |
|          |             add_ln692_2_fu_235            |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|          |             icmp_ln870_fu_168             |    0    |    13   |
|   icmp   |             icmp_ln874_fu_200             |    0    |    13   |
|          |             icmp_ln886_fu_229             |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|  select  |             select_ln93_fu_174            |    0    |    16   |
|----------|-------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_60           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   read   | rxEng2timer_setCloseTimer_read_read_fu_68 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_74          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |            zext_ln534_18_fu_157           |    0    |    0    |
|          |             zext_ln534_fu_206             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   147   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|closeTimerTable_active_addr_1_reg_259|   10   |
| closeTimerTable_active_load_reg_274 |    1   |
|closeTimerTable_time_V_addr_1_reg_278|   10   |
| closeTimerTable_time_V_load_reg_284 |   32   |
|   ct_currSessionID_V_load_reg_249   |   16   |
|     ct_waitForWrite_load_reg_241    |    1   |
|          icmp_ln874_reg_265         |    1   |
|          icmp_ln886_reg_289         |    1   |
|            tmp_i_reg_245            |    1   |
|        zext_ln534_18_reg_254        |   64   |
|          zext_ln534_reg_269         |   64   |
+-------------------------------------+--------+
|                Total                |   201  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_114 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_114 |  p2  |   3  |   0  |    0   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   || 1.22671 ||    37   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   37   |
|  Register |    -   |   201  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   201  |   184  |
+-----------+--------+--------+--------+
