-- (c) Copyright 1995-2020 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: xilinx.com:hls:MatchCalculatorTop:1.0
-- IP Revision: 2002040938

-- The following code must appear in the VHDL architecture header.

------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
COMPONENT MC_L3PHIC
  PORT (
    match1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    match8_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allstub_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allproj_dataarray_data_V_ce0 : OUT STD_LOGIC;
    bx_o_V_ap_vld : OUT STD_LOGIC;
    fullmatch1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch1_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch1_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch1_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch2_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch2_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch2_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch3_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch3_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch3_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch4_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch4_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch4_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch5_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch5_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch5_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch6_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch6_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch6_nentries_1_V_ap_vld : OUT STD_LOGIC;
    fullmatch7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    fullmatch7_dataarray_data_V_we0 : OUT STD_LOGIC;
    fullmatch7_nentries_0_V_ap_vld : OUT STD_LOGIC;
    fullmatch7_nentries_1_V_ap_vld : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    match1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match1_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match1_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match1_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match2_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match2_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match2_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match3_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match3_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match3_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match4_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match4_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match4_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match5_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match5_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match5_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match6_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match6_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match6_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match7_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match7_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match7_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match8_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    match8_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
    match8_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    match8_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
    allstub_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(35 DOWNTO 0);
    allstub_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_2_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_3_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_4_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_5_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_6_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allstub_nentries_7_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
    allproj_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR(59 DOWNTO 0);
    allproj_nentries_0_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_1_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_2_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_3_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_4_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_5_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_6_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    allproj_nentries_7_V : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    bx_o_V : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
    fullmatch1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch1_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch1_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch2_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch2_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch2_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch3_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch3_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch3_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch4_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch4_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch4_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch5_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch5_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch5_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch6_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch6_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch6_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch7_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR(44 DOWNTO 0);
    fullmatch7_nentries_0_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    fullmatch7_nentries_1_V : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
  );
END COMPONENT;
-- COMP_TAG_END ------ End COMPONENT Declaration ------------

-- The following code must appear in the VHDL architecture
-- body. Substitute your own instance name and net names.

------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
your_instance_name : MC_L3PHIC
  PORT MAP (
    match1_dataarray_data_V_ce0 => match1_dataarray_data_V_ce0,
    match2_dataarray_data_V_ce0 => match2_dataarray_data_V_ce0,
    match3_dataarray_data_V_ce0 => match3_dataarray_data_V_ce0,
    match4_dataarray_data_V_ce0 => match4_dataarray_data_V_ce0,
    match5_dataarray_data_V_ce0 => match5_dataarray_data_V_ce0,
    match6_dataarray_data_V_ce0 => match6_dataarray_data_V_ce0,
    match7_dataarray_data_V_ce0 => match7_dataarray_data_V_ce0,
    match8_dataarray_data_V_ce0 => match8_dataarray_data_V_ce0,
    allstub_dataarray_data_V_ce0 => allstub_dataarray_data_V_ce0,
    allproj_dataarray_data_V_ce0 => allproj_dataarray_data_V_ce0,
    bx_o_V_ap_vld => bx_o_V_ap_vld,
    fullmatch1_dataarray_data_V_ce0 => fullmatch1_dataarray_data_V_ce0,
    fullmatch1_dataarray_data_V_we0 => fullmatch1_dataarray_data_V_we0,
    fullmatch1_nentries_0_V_ap_vld => fullmatch1_nentries_0_V_ap_vld,
    fullmatch1_nentries_1_V_ap_vld => fullmatch1_nentries_1_V_ap_vld,
    fullmatch2_dataarray_data_V_ce0 => fullmatch2_dataarray_data_V_ce0,
    fullmatch2_dataarray_data_V_we0 => fullmatch2_dataarray_data_V_we0,
    fullmatch2_nentries_0_V_ap_vld => fullmatch2_nentries_0_V_ap_vld,
    fullmatch2_nentries_1_V_ap_vld => fullmatch2_nentries_1_V_ap_vld,
    fullmatch3_dataarray_data_V_ce0 => fullmatch3_dataarray_data_V_ce0,
    fullmatch3_dataarray_data_V_we0 => fullmatch3_dataarray_data_V_we0,
    fullmatch3_nentries_0_V_ap_vld => fullmatch3_nentries_0_V_ap_vld,
    fullmatch3_nentries_1_V_ap_vld => fullmatch3_nentries_1_V_ap_vld,
    fullmatch4_dataarray_data_V_ce0 => fullmatch4_dataarray_data_V_ce0,
    fullmatch4_dataarray_data_V_we0 => fullmatch4_dataarray_data_V_we0,
    fullmatch4_nentries_0_V_ap_vld => fullmatch4_nentries_0_V_ap_vld,
    fullmatch4_nentries_1_V_ap_vld => fullmatch4_nentries_1_V_ap_vld,
    fullmatch5_dataarray_data_V_ce0 => fullmatch5_dataarray_data_V_ce0,
    fullmatch5_dataarray_data_V_we0 => fullmatch5_dataarray_data_V_we0,
    fullmatch5_nentries_0_V_ap_vld => fullmatch5_nentries_0_V_ap_vld,
    fullmatch5_nentries_1_V_ap_vld => fullmatch5_nentries_1_V_ap_vld,
    fullmatch6_dataarray_data_V_ce0 => fullmatch6_dataarray_data_V_ce0,
    fullmatch6_dataarray_data_V_we0 => fullmatch6_dataarray_data_V_we0,
    fullmatch6_nentries_0_V_ap_vld => fullmatch6_nentries_0_V_ap_vld,
    fullmatch6_nentries_1_V_ap_vld => fullmatch6_nentries_1_V_ap_vld,
    fullmatch7_dataarray_data_V_ce0 => fullmatch7_dataarray_data_V_ce0,
    fullmatch7_dataarray_data_V_we0 => fullmatch7_dataarray_data_V_we0,
    fullmatch7_nentries_0_V_ap_vld => fullmatch7_nentries_0_V_ap_vld,
    fullmatch7_nentries_1_V_ap_vld => fullmatch7_nentries_1_V_ap_vld,
    ap_clk => ap_clk,
    ap_rst => ap_rst,
    ap_start => ap_start,
    ap_done => ap_done,
    ap_idle => ap_idle,
    ap_ready => ap_ready,
    bx_V => bx_V,
    match1_dataarray_data_V_address0 => match1_dataarray_data_V_address0,
    match1_dataarray_data_V_q0 => match1_dataarray_data_V_q0,
    match1_nentries_0_V => match1_nentries_0_V,
    match1_nentries_1_V => match1_nentries_1_V,
    match2_dataarray_data_V_address0 => match2_dataarray_data_V_address0,
    match2_dataarray_data_V_q0 => match2_dataarray_data_V_q0,
    match2_nentries_0_V => match2_nentries_0_V,
    match2_nentries_1_V => match2_nentries_1_V,
    match3_dataarray_data_V_address0 => match3_dataarray_data_V_address0,
    match3_dataarray_data_V_q0 => match3_dataarray_data_V_q0,
    match3_nentries_0_V => match3_nentries_0_V,
    match3_nentries_1_V => match3_nentries_1_V,
    match4_dataarray_data_V_address0 => match4_dataarray_data_V_address0,
    match4_dataarray_data_V_q0 => match4_dataarray_data_V_q0,
    match4_nentries_0_V => match4_nentries_0_V,
    match4_nentries_1_V => match4_nentries_1_V,
    match5_dataarray_data_V_address0 => match5_dataarray_data_V_address0,
    match5_dataarray_data_V_q0 => match5_dataarray_data_V_q0,
    match5_nentries_0_V => match5_nentries_0_V,
    match5_nentries_1_V => match5_nentries_1_V,
    match6_dataarray_data_V_address0 => match6_dataarray_data_V_address0,
    match6_dataarray_data_V_q0 => match6_dataarray_data_V_q0,
    match6_nentries_0_V => match6_nentries_0_V,
    match6_nentries_1_V => match6_nentries_1_V,
    match7_dataarray_data_V_address0 => match7_dataarray_data_V_address0,
    match7_dataarray_data_V_q0 => match7_dataarray_data_V_q0,
    match7_nentries_0_V => match7_nentries_0_V,
    match7_nentries_1_V => match7_nentries_1_V,
    match8_dataarray_data_V_address0 => match8_dataarray_data_V_address0,
    match8_dataarray_data_V_q0 => match8_dataarray_data_V_q0,
    match8_nentries_0_V => match8_nentries_0_V,
    match8_nentries_1_V => match8_nentries_1_V,
    allstub_dataarray_data_V_address0 => allstub_dataarray_data_V_address0,
    allstub_dataarray_data_V_q0 => allstub_dataarray_data_V_q0,
    allstub_nentries_0_V => allstub_nentries_0_V,
    allstub_nentries_1_V => allstub_nentries_1_V,
    allstub_nentries_2_V => allstub_nentries_2_V,
    allstub_nentries_3_V => allstub_nentries_3_V,
    allstub_nentries_4_V => allstub_nentries_4_V,
    allstub_nentries_5_V => allstub_nentries_5_V,
    allstub_nentries_6_V => allstub_nentries_6_V,
    allstub_nentries_7_V => allstub_nentries_7_V,
    allproj_dataarray_data_V_address0 => allproj_dataarray_data_V_address0,
    allproj_dataarray_data_V_q0 => allproj_dataarray_data_V_q0,
    allproj_nentries_0_V => allproj_nentries_0_V,
    allproj_nentries_1_V => allproj_nentries_1_V,
    allproj_nentries_2_V => allproj_nentries_2_V,
    allproj_nentries_3_V => allproj_nentries_3_V,
    allproj_nentries_4_V => allproj_nentries_4_V,
    allproj_nentries_5_V => allproj_nentries_5_V,
    allproj_nentries_6_V => allproj_nentries_6_V,
    allproj_nentries_7_V => allproj_nentries_7_V,
    bx_o_V => bx_o_V,
    fullmatch1_dataarray_data_V_address0 => fullmatch1_dataarray_data_V_address0,
    fullmatch1_dataarray_data_V_d0 => fullmatch1_dataarray_data_V_d0,
    fullmatch1_nentries_0_V => fullmatch1_nentries_0_V,
    fullmatch1_nentries_1_V => fullmatch1_nentries_1_V,
    fullmatch2_dataarray_data_V_address0 => fullmatch2_dataarray_data_V_address0,
    fullmatch2_dataarray_data_V_d0 => fullmatch2_dataarray_data_V_d0,
    fullmatch2_nentries_0_V => fullmatch2_nentries_0_V,
    fullmatch2_nentries_1_V => fullmatch2_nentries_1_V,
    fullmatch3_dataarray_data_V_address0 => fullmatch3_dataarray_data_V_address0,
    fullmatch3_dataarray_data_V_d0 => fullmatch3_dataarray_data_V_d0,
    fullmatch3_nentries_0_V => fullmatch3_nentries_0_V,
    fullmatch3_nentries_1_V => fullmatch3_nentries_1_V,
    fullmatch4_dataarray_data_V_address0 => fullmatch4_dataarray_data_V_address0,
    fullmatch4_dataarray_data_V_d0 => fullmatch4_dataarray_data_V_d0,
    fullmatch4_nentries_0_V => fullmatch4_nentries_0_V,
    fullmatch4_nentries_1_V => fullmatch4_nentries_1_V,
    fullmatch5_dataarray_data_V_address0 => fullmatch5_dataarray_data_V_address0,
    fullmatch5_dataarray_data_V_d0 => fullmatch5_dataarray_data_V_d0,
    fullmatch5_nentries_0_V => fullmatch5_nentries_0_V,
    fullmatch5_nentries_1_V => fullmatch5_nentries_1_V,
    fullmatch6_dataarray_data_V_address0 => fullmatch6_dataarray_data_V_address0,
    fullmatch6_dataarray_data_V_d0 => fullmatch6_dataarray_data_V_d0,
    fullmatch6_nentries_0_V => fullmatch6_nentries_0_V,
    fullmatch6_nentries_1_V => fullmatch6_nentries_1_V,
    fullmatch7_dataarray_data_V_address0 => fullmatch7_dataarray_data_V_address0,
    fullmatch7_dataarray_data_V_d0 => fullmatch7_dataarray_data_V_d0,
    fullmatch7_nentries_0_V => fullmatch7_nentries_0_V,
    fullmatch7_nentries_1_V => fullmatch7_nentries_1_V
  );
-- INST_TAG_END ------ End INSTANTIATION Template ---------

-- You must compile the wrapper file MC_L3PHIC.vhd when simulating
-- the core, MC_L3PHIC. When compiling the wrapper file, be sure to
-- reference the VHDL simulation library.

