Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  2 22:46:55 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab7_Top_Level_timing_summary_routed.rpt -pb Lab7_Top_Level_timing_summary_routed.pb -rpx Lab7_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.383        0.000                      0                 1752        0.141        0.000                      0                 1752        4.020        0.000                       0                  1150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.383        0.000                      0                 1752        0.141        0.000                      0                 1752        4.020        0.000                       0                  1150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.444ns (20.329%)  route 5.659ns (79.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    12.157    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500    14.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.540    BIN_TO_BCD_inst/clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.444ns (20.329%)  route 5.659ns (79.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    12.157    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500    14.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.540    BIN_TO_BCD_inst/clkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.444ns (20.329%)  route 5.659ns (79.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    12.157    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500    14.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.540    BIN_TO_BCD_inst/clkcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.444ns (20.329%)  route 5.659ns (79.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    12.157    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500    14.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.540    BIN_TO_BCD_inst/clkcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.444ns (20.329%)  route 5.659ns (79.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    12.157    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500    14.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[4]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.540    BIN_TO_BCD_inst/clkcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.444ns (20.552%)  route 5.582ns (79.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    12.080    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434    14.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524    14.474    BIN_TO_BCD_inst/scratch_reg[13]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.444ns (20.552%)  route 5.582ns (79.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    12.080    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434    14.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524    14.474    BIN_TO_BCD_inst/scratch_reg[14]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.444ns (20.552%)  route 5.582ns (79.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    12.080    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434    14.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[29]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524    14.474    BIN_TO_BCD_inst/scratch_reg[29]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.444ns (20.552%)  route 5.582ns (79.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    12.080    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434    14.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[30]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524    14.474    BIN_TO_BCD_inst/scratch_reg[30]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Menu_Subsystem/Menu_Module/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.444ns (20.552%)  route 5.582ns (79.448%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.533     5.054    Menu_Subsystem/Menu_Module/clk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  Menu_Subsystem/Menu_Module/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDCE (Prop_fdce_C_Q)         0.419     5.473 r  Menu_Subsystem/Menu_Module/current_state_reg[1]/Q
                         net (fo=26, routed)          1.774     7.247    Menu_Subsystem/Menu_Module/current_state[1]
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.327     7.574 f  Menu_Subsystem/Menu_Module/scratch[10]_i_6/O
                         net (fo=8, routed)           1.102     8.676    Menu_Subsystem/Menu_Module/scratch[10]_i_6_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.326     9.002 f  Menu_Subsystem/Menu_Module/scratch[8]_i_3/O
                         net (fo=2, routed)           1.136    10.139    Menu_Subsystem/Menu_Module/scratch[8]_i_3_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    10.263 f  Menu_Subsystem/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.151    10.414    Menu_Subsystem/Menu_Module/clkcnt[4]_i_4_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.538 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814    11.352    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124    11.476 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    12.080    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434    14.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[31]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X8Y84          FDRE (Setup_fdre_C_R)       -0.524    14.474    BIN_TO_BCD_inst/scratch_reg[31]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 BIN_TO_BCD_inst/scratch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.585     1.468    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  BIN_TO_BCD_inst/scratch_reg[4]/Q
                         net (fo=1, routed)           0.089     1.698    BIN_TO_BCD_inst/scratch_reg_n_0_[4]
    SLICE_X6Y82          LUT3 (Prop_lut3_I0_O)        0.045     1.743 r  BIN_TO_BCD_inst/scratch[5]_i_1/O
                         net (fo=1, routed)           0.000     1.743    BIN_TO_BCD_inst/next_scratch[5]
    SLICE_X6Y82          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.854     1.981    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.121     1.602    BIN_TO_BCD_inst/scratch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_29/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.551%)  route 0.104ns (42.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.587     1.470    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/Q
                         net (fo=1, routed)           0.104     1.715    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28_n_0
    SLICE_X6Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_29/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.075     1.560    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_29
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_177/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_178/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.588     1.471    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_177/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_177/Q
                         net (fo=1, routed)           0.110     1.722    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_177_n_0
    SLICE_X1Y84          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_178/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.857     1.985    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_178/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.070     1.556    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_178
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.555     1.438    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.082     1.684    XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.048     1.732 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.732    XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__3_n_0
    SLICE_X9Y79          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.822     1.950    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][11]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.107     1.558    XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][9]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.554     1.437    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][9]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][9]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.082     1.683    XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][9]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.048     1.731 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__5/O
                         net (fo=1, routed)           0.000     1.731    XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__5_n_0
    SLICE_X9Y78          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.822     1.949    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][9]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.107     1.557    XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][1]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.551     1.434    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][1]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][1]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.082     1.680    XADC_subsystem/AVERAGER/REG_ARRAY_reg[255][1]_XADC_subsystem_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.048     1.728 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__13/O
                         net (fo=1, routed)           0.000     1.728    XADC_subsystem/AVERAGER/REG_ARRAY_reg_gate__13_n_0
    SLICE_X11Y75         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.817     1.945    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.107     1.554    XADC_subsystem/AVERAGER/REG_ARRAY_reg[256][1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_194/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_195/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.586     1.469    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_194/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_194/Q
                         net (fo=1, routed)           0.118     1.728    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_194_n_0
    SLICE_X0Y81          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_195/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.854     1.982    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_195/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.070     1.552    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_195
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_269/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_270/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.553     1.436    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X29Y80         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_269/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_269/Q
                         net (fo=1, routed)           0.118     1.695    XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_269_n_0
    SLICE_X28Y80         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_270/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.821     1.948    XADC_subsystem/AVERAGER/clk_IBUF_BUFG
    SLICE_X28Y80         FDRE                                         r  XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_270/C
                         clock pessimism             -0.499     1.449    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.070     1.519    XADC_subsystem/AVERAGER/REG_ARRAY_reg_r_270
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_204/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_205/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.583     1.466    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_204/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_204/Q
                         net (fo=1, routed)           0.118     1.725    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_204_n_0
    SLICE_X0Y72          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_205/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.850     1.978    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_205/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.549    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_205
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_24/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_25/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.587     1.470    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_24/Q
                         net (fo=1, routed)           0.118     1.729    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_24_n_0
    SLICE_X4Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_25/C
                         clock pessimism             -0.501     1.483    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.070     1.553    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_25
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_subsystem/XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y30    PWM_subsystem/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y31    R2R_subsystem/R2R_averager_subsystem/scaled_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y32    XADC_subsystem/scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y83    BIN_TO_BCD_inst/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y82    BIN_TO_BCD_inst/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y84    BIN_TO_BCD_inst/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y83   BIN_TO_BCD_inst/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y83    BIN_TO_BCD_inst/bcd_out_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y69   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y69   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y71   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y71   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y73   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y73   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y70   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y70   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y74   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y74   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y69   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y69   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y71   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y71   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y73   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y73   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y70   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y70   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y74   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y74   PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.543ns  (logic 5.089ns (40.569%)  route 7.455ns (59.431%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.392     5.854    PWM_subsystem/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.124     5.978 r  PWM_subsystem/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     9.040    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.543 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.543    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.510ns  (logic 5.305ns (46.090%)  route 6.205ns (53.910%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.938     4.391    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.152     4.543 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.267     7.810    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.700    11.510 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.510    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 5.319ns (46.699%)  route 6.071ns (53.301%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.759     4.212    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.152     4.364 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.312     7.675    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    11.389 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.389    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 5.082ns (44.813%)  route 6.258ns (55.187%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.938     4.391    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.124     4.515 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.320     7.835    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.340 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.340    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 5.276ns (47.027%)  route 5.943ns (52.973%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.671     4.124    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.118     4.242 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.272     7.514    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.705    11.219 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.219    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.091ns  (logic 5.281ns (47.614%)  route 5.810ns (52.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.508     3.961    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.118     4.079 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.302     7.381    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.710    11.091 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.091    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.061ns  (logic 5.097ns (46.077%)  route 5.965ns (53.923%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.759     4.212    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.124     4.336 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.206     7.541    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.061 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.061    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.822ns  (logic 5.102ns (47.143%)  route 5.720ns (52.857%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.671     4.124    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.124     4.248 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.049     7.297    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    10.822 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.822    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.778ns  (logic 5.080ns (47.134%)  route 5.698ns (52.866%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          2.508     3.961    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.124     4.085 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.190     7.275    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    10.778 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.778    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.470ns (43.014%)  route 1.948ns (56.986%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.004     1.225    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.270 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.214    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.418 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.418    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.454ns  (logic 1.492ns (43.190%)  route 1.962ns (56.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.083     1.304    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     1.349 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.879     2.228    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.454 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.454    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.522ns  (logic 1.487ns (42.212%)  route 2.036ns (57.788%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.078     1.299    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.344 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.301    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.522 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.522    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.571ns  (logic 1.540ns (43.125%)  route 2.031ns (56.875%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.004     1.225    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.048     1.273 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.027     2.300    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     3.571 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.571    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.535ns (42.466%)  route 2.080ns (57.534%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.083     1.304    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.048     1.352 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.349    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.266     3.615 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.651ns  (logic 1.472ns (40.317%)  route 2.179ns (59.683%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.136     1.357    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.402 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.445    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.651 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.651    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.668ns  (logic 1.540ns (41.974%)  route 2.129ns (58.026%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.078     1.299    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.044     1.343 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.051     2.394    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     3.668 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.671ns  (logic 1.524ns (41.531%)  route 2.146ns (58.469%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=36, routed)          1.136     1.357    R2R_subsystem/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.043     1.400 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.010     2.410    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.260     3.671 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.671    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.382ns  (logic 1.479ns (33.753%)  route 2.903ns (66.247%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          1.918     2.148    PWM_subsystem/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X29Y73         LUT6 (Prop_lut6_I5_O)        0.045     2.193 r  PWM_subsystem/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.984     3.177    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.382 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.382    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.043ns  (logic 4.926ns (35.077%)  route 9.117ns (64.923%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.349     8.105    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.148     8.253 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.431     8.685    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     9.013 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.963    10.976    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I3_O)        0.146    11.122 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.259    15.381    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.724    19.105 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    19.105    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.870ns  (logic 4.968ns (35.814%)  route 8.903ns (64.186%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.349     8.105    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.148     8.253 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.431     8.685    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     9.013 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.955    10.968    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.152    11.120 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.053    15.173    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.760    18.932 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.932    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.615ns  (logic 4.456ns (32.731%)  route 9.159ns (67.269%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.512     8.268    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.124     8.392 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.420     8.812    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.936 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.823    10.760    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.884 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.289    15.173    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.677 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.677    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.599ns  (logic 4.709ns (34.630%)  route 8.889ns (65.370%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.349     8.105    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.148     8.253 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.431     8.685    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     9.013 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.963    10.976    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.124    11.100 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.031    15.131    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.661 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.661    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.521ns  (logic 4.719ns (34.905%)  route 8.801ns (65.095%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.512     8.268    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.124     8.392 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.420     8.812    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.936 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.823    10.760    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I0_O)        0.153    10.913 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.932    14.844    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    18.583 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    18.583    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.461ns  (logic 4.715ns (35.028%)  route 8.746ns (64.972%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.349     8.105    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.148     8.253 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.431     8.685    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     9.013 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.955    10.968    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.092 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.896    14.988    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.523 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    18.523    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.393ns  (logic 4.691ns (35.023%)  route 8.703ns (64.977%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.349     8.105    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.148     8.253 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.431     8.685    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     9.013 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.770    10.783    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I2_O)        0.124    10.907 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.037    14.944    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.455 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.455    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 4.202ns (39.439%)  route 6.452ns (60.561%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.114     6.632    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X29Y79         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.446     7.202    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X29Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.326 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.892    12.218    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.715 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    15.715    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.825ns  (logic 4.215ns (42.901%)  route 5.610ns (57.099%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.419     5.481 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.020     6.501    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[1]
    SLICE_X15Y81         LUT1 (Prop_lut1_I0_O)        0.297     6.798 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.590    11.388    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.887 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.887    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 4.083ns (41.668%)  route 5.716ns (58.332%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.541     5.062    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.181     6.699    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X14Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.823 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.535    11.358    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.861 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.861    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_subsystem/PWM_Ramp/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.391ns (55.158%)  route 1.131ns (44.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.549     1.432    PWM_subsystem/PWM_Ramp/clk_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  PWM_subsystem/PWM_Ramp/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  PWM_subsystem/PWM_Ramp/duty_cycle_reg[6]/Q
                         net (fo=6, routed)           0.146     1.719    PWM_subsystem/PWM_Ramp/pwm_inst/Q[6]
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  PWM_subsystem/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.984     2.749    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.953 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.953    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.412ns (55.734%)  route 1.121ns (44.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.581     1.464    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  R2R_subsystem/R2R_SAR/trial_code_reg[2]/Q
                         net (fo=3, routed)           0.242     1.848    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.879     2.771    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.997 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.997    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.407ns (54.463%)  route 1.176ns (45.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.580     1.463    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  R2R_subsystem/R2R_SAR/trial_code_reg[0]/Q
                         net (fo=3, routed)           0.219     1.823    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.826    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.046 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.046    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_ramp/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.392ns (53.849%)  route 1.193ns (46.151%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.583     1.466    R2R_subsystem/R2R_ramp/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  R2R_subsystem/R2R_ramp/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R2R_subsystem/R2R_ramp/duty_cycle_reg[6]/Q
                         net (fo=4, routed)           0.150     1.758    R2R_subsystem/R2R_SAR/R2R_output[7][6]
    SLICE_X1Y77          LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.845    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     4.051 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.051    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.390ns (52.145%)  route 1.276ns (47.855%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.581     1.464    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  R2R_subsystem/R2R_SAR/trial_code_reg[4]/Q
                         net (fo=3, routed)           0.332     1.937    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[4]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.982 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.944     2.926    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.130 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.130    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.446ns (54.162%)  route 1.224ns (45.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.583     1.466    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  R2R_subsystem/R2R_SAR/trial_code_reg[7]/Q
                         net (fo=3, routed)           0.214     1.822    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[7]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.010     2.876    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.260     4.137 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.137    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.464ns (54.704%)  route 1.212ns (45.296%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.581     1.464    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  R2R_subsystem/R2R_SAR/trial_code_reg[1]/Q
                         net (fo=3, routed)           0.161     1.767    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[1]
    SLICE_X1Y77          LUT3 (Prop_lut3_I0_O)        0.048     1.815 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.051     2.865    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.140 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.140    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_SAR/trial_code_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.449ns (54.027%)  route 1.233ns (45.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.581     1.464    R2R_subsystem/R2R_SAR/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  R2R_subsystem/R2R_SAR/trial_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  R2R_subsystem/R2R_SAR/trial_code_reg[3]/Q
                         net (fo=3, routed)           0.236     1.842    R2R_subsystem/R2R_SAR/trial_code_reg_n_0_[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.042     1.884 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.881    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.266     4.147 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.147    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem/R2R_ramp/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.458ns (53.890%)  route 1.248ns (46.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.583     1.466    R2R_subsystem/R2R_ramp/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  R2R_subsystem/R2R_ramp/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R2R_subsystem/R2R_ramp/duty_cycle_reg[5]/Q
                         net (fo=4, routed)           0.220     1.827    R2R_subsystem/R2R_SAR/R2R_output[7][5]
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.046     1.873 r  R2R_subsystem/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.027     2.901    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     4.172 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.172    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.410ns (43.259%)  route 1.849ns (56.741%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.552     1.435    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           0.303     1.879    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X31Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.924 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.546     3.471    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.695 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     4.695    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1074 Endpoints
Min Delay          1074 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/clkcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[4]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X7Y83          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 2.311ns (22.352%)  route 8.029ns (77.648%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.681    10.341    BIN_TO_BCD_inst/SR[0]
    SLICE_X7Y83          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.500     4.841    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.264ns  (logic 2.311ns (22.520%)  route 7.952ns (77.480%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    10.264    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434     4.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.264ns  (logic 2.311ns (22.520%)  route 7.952ns (77.480%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    10.264    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434     4.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/C

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            BIN_TO_BCD_inst/scratch_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.264ns  (logic 2.311ns (22.520%)  route 7.952ns (77.480%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=27, routed)          4.137     5.598    PWM_subsystem/PWM_SAR/switches_inputs_IBUF[0]
    SLICE_X13Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.750 r  PWM_subsystem/PWM_SAR/REG_ARRAY_reg[32][7]_srl32___PWM_subsystem_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_30_i_1/O
                         net (fo=3, routed)           1.035     6.785    Menu_Subsystem/Menu_Module/PWM_raw[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.326     7.111 r  Menu_Subsystem/Menu_Module/scratch[7]_i_3/O
                         net (fo=2, routed)           0.724     7.836    Menu_Subsystem/Menu_Module/scratch[7]_i_3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.960 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_6/O
                         net (fo=1, routed)           0.638     8.598    Menu_Subsystem/Menu_Module/clkcnt[4]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.722 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_3/O
                         net (fo=18, routed)          0.814     9.535    Menu_Subsystem/Menu_Module/sum_reg[20]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  Menu_Subsystem/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.604    10.264    BIN_TO_BCD_inst/SR[0]
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        1.434     4.775    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_144/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_144/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_144/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_145/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_145/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_145/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_146/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_146/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_146/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_147/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_147/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_147/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_148/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_148/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_148/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_149/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_149/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_149/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_150/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.993%)  route 0.894ns (81.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.894     1.103    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_150/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_150/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_136/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.210ns (18.918%)  route 0.898ns (81.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.898     1.108    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_136/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_136/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_137/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.210ns (18.918%)  route 0.898ns (81.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.898     1.108    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_137/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_137/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_138/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.210ns (18.918%)  route 0.898ns (81.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=814, routed)         0.898     1.108    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_138/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1149, routed)        0.856     1.984    PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  PWM_subsystem/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_138/C





