---
calibre_verifs: true
releaseMacro: 
    dwc_ddrphy_utility_blocks:
    - dwc_ddrphy_decapvddq_dbyte_ew
    - dwc_ddrphy_decapvddq_acx4_ew
    - dwc_ddrphy_decapvddq_master
    dwc_ddrphy_utility_cells:
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_vddqclamp_ew
repeater_name: dwc_ddrphy_clktree_repeater
lef_diff_rel: 1.10a
releaseDefMacro: 
    - dwc_ddrphy_testbenches/dwc_ddrphyacx4_analog_inst_ew
    - dwc_ddrphy_testbenches/dwc_ddrphydbyte_analog_inst_ew
    - dwc_ddrphy_testbenches/dwc_ddrphymaster_analog_inst
releasePhyvMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_decapvaa_tile
    - dwc_ddrphy_vddqclamp_ew
    - dwc_ddrphy_vddclamp
    - dwc_ddrphy_vaaclamp
releaseRepeaterMacro: dwc_ddrphy_clktree_repeater
releaseShimMacro: dwc_ddrphy_pllshim
releasePmMailDist: 
    guttman,jfisher,williamm,gtravaj,manukyan,davidgh,dube,samy,sg-ddr-ckt-release@synopsys.com,ddr_di@synopsys.com
supply_pins_override: 
    dwc_ddrphycover_dwc_ddrphymaster_top: M7 M8 M9 MTOP MTOP-1
    dwc_ddrphy_bdl: M4
    dwc_ddrphy_techrevision: M4
    dwc_ddrphy_lcdl: M4
    dwc_ddrphycover_dwc_ddrphydbyte_top_ew: M7 M8 M9 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphyacx4_top_ew: M7 M8 M9 MTOP MTOP-1
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M7
releaseIgnoreMacro: 
    - dwc_ddrphy_rxac_ew
    - dwc_ddrphy_rxdq_ew
    - dwc_ddrphy_rxdqs_ew
    - dwc_ddrphy_txfe_ew
    - dwc_ddrphy_txfedqs_ew
    - dwc_ddrphy_txbe_ew
    - dwc_ddrphy_bdl
    - dwc_ddrphy_dqsenreplica_ew
releaseBranch: rel1.00_cktpcs_1.11a_rel_
releaseMailDist: 
    guttman,jfisher,williamm,gtravaj,manukyan,davidgh,vinjamur,dube,samy,smarnive,sg-ddr-ckt-release@synopsys.com,ddr_di@synopsys.com
release_gds_cdl: HIPRE
metal_stack: 11M_2Xa1Xd_h_3Xe_vhv_2Y2R
metal_stack_ip: 7M_2Xa1Xd_h_3Xe_vhv
layers: M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 OVERLAP
timing_libs: nldm
layout_tag: Final.2 release
reference_date_time: 30 days ago
rel: 1.30a
utility_name: dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks
vcrel: 1.11a
utility_tag_layers: 63:63 60:63
metal_stack_cover: 
    - 9M_2Xa1Xd_h_3Xe_vhv_2Z
    - 11M_2Xa1Xd_h_3Xe_vhv_2Y2R
    - 12M_2Xa1Xd_h_4Xe_vhvh_2Y2R
p4_release_root: products/ddr54/project/d801-ddr54-tsmc16ffc18
process: tsmc16ffc-18

