// Seed: 2777112463
module module_0 #(
    parameter id_10 = 32'd40,
    parameter id_5  = 32'd42
) (
    input supply1 id_0,
    input tri0 id_1[-1 : -1 'b0]
);
  logic id_3, id_4;
  always id_4 = id_4;
  logic _id_5;
  parameter id_6 = -1;
  tri0 id_7, id_8;
  localparam id_9 = id_6[-1];
  assign id_8 = 1;
  logic _id_10;
  ;
  wire [-1 : id_5] id_11[1 'b0 : -1], id_12[-1 : id_10], id_13;
  assign id_4 = -1;
  wire id_14;
  wire id_15;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd13,
    parameter id_16 = 32'd61
) (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3[1 'b0 : id_16],
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri _id_12,
    output tri0 id_13,
    input wor id_14,
    input wor id_15,
    input wand _id_16,
    input wand id_17,
    input supply0 id_18,
    input wor id_19,
    input wor id_20,
    input tri0 id_21
);
  id_23 :
  assert property (@(posedge -1) ~1)
  else $signed(46);
  ;
  logic id_24, id_25;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  assign modCall_1.id_7 = 0;
  logic [id_12 : 1] id_26;
endmodule
