t structur fault test embed core use pipelin a purpos paper develop global design test methodolog test corebas system entireti achiev introduc bypass mode core data transfer core input port output port without interf core circuitri itself interconnect thoroughli test use propag test data pattern signatur system system model direct weight graph access of core input output port solv shortest path problem final pipelin test schedul made overlap access input port to send test pattern output port to observ signatur experiment result show higher fault coverag shorter test time b introduct progress deep submicron vlsi technolog enabl integr larg predefin macro core togeth user defin logic udl singl chip lead design paradigm shift singl asic design systemonchip design full scale leverag thirdparti intellectu properti ipbhgvd sever advantag core base design reduct overal system design time product increas acceler timetomarket increas competit superior design test corebas system import challeng problem face semiconductor industri next sever year major difficulti concern access embed core io termin system entail map standalon test requir provid core vendor embed core basic techniqu suggest mani rd group access embed core test isol other kowa vsi bhgv howev number disadvantag isol approach isol test test systemonchip whole exampl address test interconnect interfac core consid interact core test effect test one core surround core vice versa the surround core also may affect core test implement protect safeguard costli increas test overhead isol method even topo background loos speak core highli complex logic block fulli defin term behavior also predict reusabl chpa core distinguish sever categori term design flexibl ip protect test develop programm characterist soft core reusabl block term synthesiz rtl descript firm core reusabl block suppli netlist librari cell rang technolog final hard core reusabl block optim term power perform suppli layout form specif technolog clearli soft core flexibl type hard core provid ip protect test develop viewpoint core mergeabl nonmerg mergeabl core use expand test scheme thu merg mergeabl core composit structur test whole term programm core character fulli programm eg microprocessor core partial programm eg applicationspecif integr processor asip littl nonprogramm eg asic core number test method appli asic core base design test dft techniqu eg scan bist scanbist test point without dft use precomput test facilit test integr number preliminari propos industri eg use test socket macro test corelevel boundari scan kowa remark issu decoupl other fact relat signific effect system test also issu appli soft hard core howev hard core limit flexibl design significantli systemlevel test solut basic test strategi suggest industri group systemonchip test embed core one one rather system whole strategi requir access ie control observ core io system io number core isol techniqu propos imra ensur access may provid good match particular core intern test method muxbas isol core map precomput test ffl boundari scan type approach access core within systemonchip appli core embed scan bist dft ffl test wrapper collar dft hardwar insert isol isol method global bist control usual employ test schedul core embed bist structur shorten test time test bu also propos affect access techniqu propos number disadvantag may incur signific overhead isolationrel test structur perform possibl power consumpt penalti also incur due structur moreov isol techniqu address test system whole specif fault interfac interconnect user logic core remain undetect shortcom isol techniqu motiv coordin approach test systemonchip basic goal test system whole mean test core well test interfac type core system eg soft hard etc test data set avail predefin deterministicallyempir comput handl method main contribut work twofold first defin bypass core data transfer core input port output port without interf core circuitri itself sinc test data travel exist interconnect core interfac thoroughli test second model coreport access problem find shortest path direct weight graph minim test time overlap time consum access path conceptu method gener scan approach system level allow use system interconnect variou bit width test data distribut signatur collect paper organ follow section present bypass mode test overhead cost section model access problem find shortest path direct graph section discuss algorithm overlap execut path minim test time detail design exampl step step experiment result section final conclud remark summar section use bypass mode core environ distinguish fault respect core environ given core a definit environ core inputoutput connect fromto primari inputsoutput core system use ticker line shown environ core system pictur figur system primari input system primari output figur environ core also differenti isol core isol core environ isol core refer core shade core figur exampl without compon system isol system mechan multiplexor tristat buffer on hand figur show core isol core environ includ core connect tofrom it isol appropri mechan distinct play import role discuss sinc exampl fault interconnect core captur isol core test may caught test isol core environ inputoutput test overal object use exist wire topolog system establish path carri test data two test point system call sourc sink core test two type test path input test path access core input port system primari input output test path access core output port system primari output figur a show core test core two path correspond sourc sink also show gener view establish rout two test point use exist wire figur b blowup pictur core inputoutput test path core k shown symbol show input bypass output without interf core circuitri use normal mode shortli elabor match bit width packet real implement bypass circuitri basic idea bypass mode core independ rout around core carri test data eg predefin test pattern core signatur port m k bit wide port j n j k bit wide core core k goal establish shortest path fastest rout carri packet test data sourc sink note formul access core input system primari input core output system primari output similar problem ie identifi shortest path sourc sink under test sourc sourc sink sink input test path output test path b_in b_out bit length test data system primari output system primari input a b bitmatch port j port i_k j_k figur test path a inputoutput test path b typic core test path import benefit bypass take advantag exist connect among core exist wire transfer multibit data sourc sink thi worst case equival convent scan transfer pattern serial use separ rout system consid multibit interconnect among core fact use separ scan chain expect averag case quit superior term time compar term hardwar overhead bypass mode use differ ident mode imod introduc abadir breuer abbr mani way abbr author defin imod ipath rtl compon eg alu mux regist transfer data unalt one port anoth exampl adder one data valu zero creat imod approach physic bypass rout data transfer one point anoth addit imod mani mode definit includ transfer mode tmode sensit mode smode control compon effici realiz one form partial scan test mode ipath use transmit data scan regist input port block test transmit signatur scan regist shift out approach use scan regist all offer total differ test methodolog allow use system interconnect variou bit width test data distribut signatur collect would like also point mani core provid philip mabdmari alreadi devis bypass mode part p core test standard standard well justifi provid consider flexibl design reason cost addit bypass mode easili incorpor within soft hard core core provid mabd core come bypass mode mode requir bitmatch circuitri explain section ad extern design benefit test packet techniqu data transfer figur a clearli show bit width inputsoutput core chang path two test point requir sort bit match let assum need transfer b bit pattern sourc sink gener transfer b bit test data port m k bit port j n j k bit core k need packet data to match avail bit width send sever iter exampl core bit input port test data iter assum data packet transfer synchron system clock note also core k point view matter bbit data get input come eg mani packet eg b number iter cycl core k consum bypass data chang howev affect nm stage sp circuit m n mbit mbit mbit figur serialtoparallel sp bit match circuit schedul bypass activ discuss present cost hardwar time overhead due bypass bit match circuit simplic shown k j k subscript bit width variabl case input output m n serialtoparallel figur show first type bitmatch circuit requir assembl larger pattern differ packet data circuit consist n e stage cascad mbit regist eg flip flop control clock circuit like shift regist bank bit serialtoparallel sp behavior whose worst case in term time correspond equival tradit scanin disciplin note n e packet bit data parallel n bit n cycl bbit data need iter b time overal n briefli base implement bypass bbit data mbit input port nbit output port core follow cost valu time cost b area dff denot dtype flip flop one possibl implement bit regist equat clearli show depend b particip core may spend less time bypass data output wire out n may need exampl suppos data transfer cycl use two eight avail output wire data transfer cycl use eight wire case input output m n paralleltoseri figur show second type bitmatch circuit requir disassembl larg pattern differ packet data circuit consist n stage parallel multiplexor bit regist eg flip flop control clock circuit paralleltoseri ps behavior whose worst case in term time correspond equival tradit scanout disciplin multiplexor need dlog ee bit select line sinc actual data transfer depend b assum selfstart counter control test control control number iter actual need note e packet n bit data produc clock cycl bbit data need iter b briefli base implement bypass bbit data mbit input port nbit output port core follow cost valu mn mn mn log mn stage ps circuit m n bit bit bit counter selfstart figur paralleltoseri ps bit match circuit time cost b area depend b particip core may spend less time bypass data input wire mux input out m may need exampl suppos data transfer cycl use two eight avail input wire data transfer cycl use eight wire equat join togeth follow time cost b minfmng e cycl area complet bypass circuitri addit sp ps bit match circuit complet bypass circuitri includ tristat buffer addit logic gate control core activ shown figur tristat buffer need protect core bypass data safeguard mechan ensur bypass mode core receiv new data chang state note mani input port bypass singl output port one time logic speak although figur show bypass circuitri bypass port port j onli delta delta delta show may addit bypass rout decid shortest path algorithm explain section summari new rout bypass input port port j add one gate one buffer one entri gate introduct glue logic among core order bypass test data may slightli degrad time characterist core due addit delay experi use micron cmo librari compass design autom tool comp addit delay less nanosecond sp ps bit match port port state buffer enabl core k port port bypass circuit bu port i input stop_k figur core bypass circuit onli port port j bypass shown mode stopk bypassk function core k run bypass tabl differ mode modifi core bypass core accept input forward output output port core perform function mode thu call normal mode core test even still perform normal function bypass hand disconnect input core bypass data output port base select rout determin bypass ij k test control make sure by conflict bypass differ input port one output port simultan signal allow global clock reach core stop mask clock core leav present state signal use interact test freez system temporarili read core output issu pursu paper note that purpos normal bypass oper could consid bypass howev intent separ core provid capabl bypass data even core test so abl bypass data core k test core even core k test reduc overal test time specif applic test time core long clarifi later section tabl summar oper mode cost calcul sourcesink path previou section present two cost function time area see equat bypass circuitri pertain singl core work decid focu test time optim heurist propos base area cost look system test anoth angl base equat core k particip test path by bypass data test data sourc sink time overhead proport sourc st test point nd test point ij_k b bitwidth test data input pattern output signatur cycl i_k j_k figur pipelinelik structur sourcesink path cycl core a char interfac cost high cycl core c char interfac cost low cycl core b c char function c interfac cost medium sourc st test point nd test point figur exampl bypass schedul e cycl howev distribut cycl activ anoth issu whole path shown figur similar pipelin system n stage stage requir cycl differ howev convent pipelin schedul method convent pipelin ston defin pipelin clock period equal slowest stage delay schedul activ accordingli problem want devis mani regist interfac core pile data packet instead implement innov mechan bypass perform soon packet appropri size readi make point clear let consid exampl figur sink input port core test requir test data three core sourcesink path time cost respect cost valu correspond time overhead requir packet serial parallel parallel serial test data exampl bit test data would disassembl four packet of bit each cycl transfer core three bypass schedul choic shown use spacetim tabl similar reserv tabl ston pipelin row correspond core column correspond time step entri c c c tabl show correspond core bypass packet data cycl exampl three schedul shown figur core bypass packet bit data first four cycl figur a take advantag pipelinelik structur all activ one core start previou one finish importantli need expens hardwar interfac core pile packet at four packet bit data data send next core path obvious bad choic figur b pictur case need cheaper interfac at two packet bit data consum cycl figur c pictur superior choic minim cost eg regist use anyway bit match circuit data transfer time cycl shortli show find optim schedul possibl construct characterist function path factor much possibl start outsid without chang order core variabl function shown also figur argument exampl clear given shortest path bound total bypass schedul time path consist n core are upper bound e cycl lower j assum singl specif input output port core k respect data bypass path characterist function bound present equat use data transfer time evalu heurist identifi shortest path two test point although upper lower bound may suggest differ solut exampl suppos two path sourc sink first path four core s equal second path three core s equal upper bound select second path shortest cost compar lower bound heurist choos first path shortest cost compar briefli speak overal time cost bypass schedul depend time distribut activ among core exampl show need mechan evalu actual time need bypass schedul data packet base avail bit width transfer one core anoth need overal time evalu also complet bypass schedul test control test session tell core behav thi defin path characterist function pcf pcf written start factor coeffici start outmost possibl factor continu insid type factor would lead differ suboptim schedul exampl figur start equat c correspond schedul figur a interpret pcf sign sequenti activ so function mean first core bypass data cycl core bypass data cycl final data cycl factor becom ccc pcf correspond schedul figur b note factor parenthesi reflect number repetit sequenc start p cycl anoth p largest coeffici insid parenthes pcf final continu factor term to c cc pcf correspond figur c consum less time cycl requir cheaper interfac accord c suggest schedul core bypass data core sequenc repeat twice follow bypass data core final whole thing repeat twice briefli gener formula pcf function is note function superscript r denot level factor function r r coeffici outsid parenthesi factor f factor term insid rth f r tabl exampl pcf recurs formula level parenthesi form innermost term f similar c c term appear exampl figur follow recurs formula simpl way comput overal schedul time t f r base pcf function exampl consid pcf correspond exampl figur c ccc tabl show get f r overal schedul time graph model shortest path problem object model port access core within system direct weight graph shortest path two point call sourc sink reflect fastest rout transfer packet data two point test perspect model find fastest rout transfer test data predefin random pattern system primari input core input port similarli find fastest rout transfer test data signatur core output port system primari output equat defin cost associ bypass data p ort p ort j core so graph model node correspond port edg correspond interconnect port bypass possibl edg reflect bypass choic form bipartit subgraph core whose cost weight determin base equat cost edg correspond bypass delay show time requir transfer packet data one point anoth time cost exist interconnect core assum zero sinc addit circuitdelay packet transfercontrol need figur a show system made four core differ port bit width test consist show test pattern gener tpgr signatur analyz misr also core system four core two primari input go core core three primari output from core core core figur b show correspond core bypass graph cbg recal equat time cost depend bit width test data b desir transfer so depend bit width test data b differ cost valu use find shortest path exampl figur b near edg shown two cost valu cost valu outsid parenthesi ij e show time overhead transfer bit test data similarli cost valu insid parenthesi ij tpgr misr sink a global global sourc b tpgr misr time cost global global sourc figur corebas system a bit width b cbg graph repeat f select unmark vertex vq sq minim mark vq foreachunmark vertex all vertic mark figur dijkstra algorithm e reflect time overhead transfer bit test data edg without cost valu correspond exist interconnect core assum time cost zero ignor resist capacit wire packet data transfer almost immedi shortest path algorithm itself mani wellknown solut propos literatur graph theori oper research text are bellman dijkstra bellmanford liaowong algorithm demi bomu whose run time on on n number node edg capabl find singl shortest path find shortest path pair work use dijkstra algorithm greedi algorithm provid exact solut comput complex ojejjv jlogjv jej total number node edg graph respect one fastest among algorithm cycl also consid dijkstra algorithm pseudocod algorithm shown figur algorithm keep list tent shortest path iter refin initi vertic unmark fs thu path weight vertex either weight edg sourc infin then algorithm iter follow step vertic mark select mark vertex head path sourc whose weight minim among path whose head unmark correspond tent path declar final updat tent path weight comput minimum previou tent path weight sum final path weight newli mark vertex plu weight edg vertex detail found mani graph theori synthesi book bomu demi shortest test path algorithm summar figur algorithm first construct cbg graph find time cost valu correspond edg cbg then use dijkstra algorithm construct core bypass graph cbg comput time cost valu ie e appli dijkstra algorithm find input test shortest path nin k appli dijkstra algorithm find output test shortest path figur shortest path algorithm appli cbg tpgr misr global global sourc time cost input test shortest path output test shortest path figur four inputoutput shortest path core use dijkstra algorithm find inputoutput test shortest path show process continu run exampl appli dijkstra algorithm cbg graph figur b core onli note care core two bit two bit port so consid appropri cost edg accordingli cost valu outsid parenthesi test point core bit port cost valu insid parenthesi test point core bit port result summar figur show shortest path global sourc core input port thick solid broken line figur also show shortest path two output port global sink use two differ dot line structur test find shortest path core inputoutput port appli bypass schedul method explain section core final use path schedul method combin path schedul overlap test activ minim test time much possibl differ step structur test process summar pseudocod figur briefli algorithm find best schedul input test path schedul accord factor form characterist function highest concurr test time minim schedul test path start first possibl time step input test path transfer test pattern core test the time step core output signatur becom readi test output path work employ simpl soon possibl schedul method consid schedul core order path schedul pipelin fashion explain section asap strategi use overlap path execut time structur test inputoutput test shortest construct factor characterist function input test path construct factor characterist function output test path all core schedul asap input test path nin k base avail bypassconnect test pathsg ttest applic all core schedul asap output test path base avail bypassconnect figur structur test algorithm possibl extens consid unidirect interconnect buse work graph model nbit bidirect bu model two pbit qbit p buse although extens graph model straight forward shortestpath formul need chang also decid best valu p q order minim transfer time bitmatch overhead moment take bidirect buse account valu p q fix eg n address gener case paper intend consid near futur pursu paper sophist schedul method implement higher perfor manc exampl relax two assumpt ie asap fix order moreov select set k disjoint not necessarili shortest path select bypass test data k differ pair point concurr test time reduc even further system use buss eg vsi allianc bu wrapper design mainli three buss respons connect core system test scheme show lower effici still use find best order bu access optim test time complet run exampl figur show input output test shortest path four core exampl time cost shown within shade circl attach core path figur a d show complet schedul shortest path core core respect assum core requir cycl respect test applic time the shade area figur note also clarifi role signal introduc section list signal tabl mean signal activ low logic level entri show activ signal high logic level appli correspond time step use differ symbol refer core test exampl entri show signal activ core test empti locat tabl correspond theta dont care situat use logic optim implement test control note bypass ij k signal defin guarante data conflict port j figur show final schedul accord schedul method explain befor schedul po po po po po po po misr tpgr tpgr tpgr tpgr tpgr tpgr misr misr misr misr misr misr a b c d infin infin infin infin infin infin infin infin infin infin infin infin infin tpgr infin core figur inputoutput shortest path basic obtain overlap four schedul figur time adjust port bypass rout avail schedul show structur test session input data packet test pattern output data packet signatur somehow scrambl overlap activ test data transfer test session import core capabl bypass execut test pattern clear figur specif core test bypass rout transfer test data core kind overlap reduc test time dramat note also figur bypass bypass bypass omit correspond bypass rout never need remov reduc hardwar overhead bypass circuitri experiment result section demonstr approach use system made four core circuit synthes high level descript use syntest synthesi system hpcn logic level synthesi done use asic synthes compass design autom suit tool micron cmo librari comp fault coverag curv found result logic level circuit use att gentest fault simul gent probabl alias within misr neglect fault within tpgr test circuitri sinc standard core benchmark introduc yet decid design four exampl circuit core eight bit wide datapath first core core evalu third degre polynomi exampl implement three high level synthesi benchmark differenti equat solver core tpgr misr stop_ stop_ stop_ stop_ send_port_ read_port_ read_port_ read_port_ send_port_ core signal name test time step tpgr misr stop_ stop_ stop_ stop_ send_port_ read_port_ read_port_ read_port_ send_port_ core signal name test time step a bypass schedul core b bypass schedul core tpgr misr stop_ stop_ stop_ stop_ send_port_ read_port_ read_port_ read_port_ send_port_ core signal name test time step tpgr misr stop_ stop_ stop_ stop_ send_port_ read_port_ read_port_ read_port_ send_port_ core signal name time step c bypass schedul core d bypass schedul core figur bypass schedul four core tpgr misr stop_ stop_ stop_ stop_ send_port_ read_port_ read_port_ read_port_ core signal name time step figur complet bypass schedul pipelin fashion four core core circuit normal transistor total fault fault test name schedul count fault detect coverag time poli tabl statist four core test separ full scan test structur test paramet valu paramet valu test overhead output bit match test control test control test per pattern core core overlap one iter one iter fault coverag fault coverag test test statist transistor transistor test time test time tabl comparison scan propos structur test facet exampl core gdwl fifth order ellipt filter core kuwk note core consist datapath control made testabl use bist appli syntest integr fashion hpcnnocp also fit core port specif figur a show group replic actual inputsoutput circuit tabl summar transistor count fault coverag test time core test nonembed circuit separ note test time express term clock cycl execut correspond schedul core fault coverag curv satur exampl diffeq core schedul consist cycl fault simul process requir iter each set random pattern curv satur put four togeth obtain fault simul whole system base scan structur test tabl summar fault coverag statist two method scan test order core scanin scanout chain affect test time experi assum singl scanin chain order singl scanout chain order assum core lower fault coverag scan expect method captur interconnect fault propos structur test approach requir slightli test circuitri about full scan mainli due test control overal structur test overhead system cost exampl note test method individu core datapath control achiev fault coverag rang see tabl thu regardless method employ system test achiev high fault coverag system without redesign core would possibl use structur multiplechain structur test test control tran test time cycl tester pin tabl comparison multiplechain scan method test approach fault coverag increas almost mainli due detect interconnect fault real advantag structur method test time sinc bypass schedul overlap transfer test data test point use exist interconnect result almost test time reduct compar scan note tabl compar method singlechain scan use multiplechain scan obvious improv test time expens overhead control wire specif result use maximum number scan chain four exampl one chain core summar tabl basic idea use multipl chain appli scan differ partit parallel independ multipl chain requir dedic control increas test control overhead factor almost overal test overhead circuitri remain quit high importantli independ chain requir separ scanin scanout coreselect testnorm increas tester pin four chain compar one testnorm method test time reduct depend bottleneck core one largest test time depend inputsoutput bit width core execut time number test pattern requir fact exampl bottleneck core core bit inputsoutput requir test pattern result test time cycl still higher propos structur core test method summari propos test methodolog test corebas system entireti bypass mode circuitri ad core use transfer test data sourc data gener point sink data consumpt point exist interconnect system model direct weight graph access of core input output port solv shortest path problem test data distribut collect signatur scrambl pipelin fashion minim test time experiment result promis term test time qualiti test interconnect among core r a knowledg base system design testabl vlsi chip find defect fault model testabl concept digit ic a unifi methodolog intellectu properti custom logic test graph theori applic test methodolog embed core protect intellectu properti testabl analysi insert rtl circuit base pseudorandom bist test system chip user manual compass vlsi vr synthesi optim digit circuit user manual gentest introduct chip system design syntest environ systemlevel design test direct access test scheme design block core cell embed asic testsocket framework systemonchip design vlsi modern signal process a structur scalabl mechan test access embed reusabl core a structur scalabl mechan test access embed reusabl core a scheme integr controllerdatapath fault test test synthesi behavior domain test respons compact accumul rotat carri adder applic specif integr circuit high perform comput architectur test embed core use partial isol ring micron cmo vsc portabl librari version tr ctr tomokazu yoneda hideo fujiwara design consecut testabl systemonachip builtin self testabl core journal electron test theori applic v n p augustoctob tomokazu yoneda masahiro imanishi hideo fujiwara interact present soc test schedul algorithm use reconfigur union wrapper proceed confer design autom test europ april nice franc tomokazu yoneda kimihiko masuda hideo fujiwara powerconstrain test schedul multiclock domain soc proceed confer design autom test europ proceed march munich germani mohammad hosseinabadi abba banaiyan mahdi nazm bojnordi zainalabedin navabi concurr test method noc switch proceed confer design autom test europ proceed march munich germani rainer dorsch hansjoachim wunderlich reus scan chain test pattern decompress journal electron test theori applic v n p april rika cota luigi carro marcelo lubaszewski reus onchip network test corebas system acm transact design autom electron system toda v n p octob rika cota luigi carro marcelo lubaszewski alex orailolu search global test cost optim corebas system journal electron test theori applic v n p august qiang xu nicola nicolici modular rapid test soc unwrap logic block ieee transact larg scale integr vlsi system v n p novemb