#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 25 23:47:13 2018
# Process ID: 7960
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.runs/synth_1
# Command line: vivado.exe -log Testing_IP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_IP.tcl
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.runs/synth_1/Testing_IP.vds
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: synth_design -top Testing_IP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 393.887 ; gain = 98.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testing_IP' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:17]
	Parameter Datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Simeck_48_96_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:6' bound to instance 'Simon_DUT' of component 'Simeck_48_96_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Simeck_48_96_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:18]
	Parameter Datapath bound to: 24 - type: integer 
	Parameter Round_limit bound to: 36 - type: integer 
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/MUX.vhd:8' bound to instance 'INST_INMUX' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:150]
INFO: [Synth 8-638] synthesizing module 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/MUX.vhd:19]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/MUX.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/MUX.vhd:19]
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'parallel_tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:6' bound to instance 'INST_IS_REG' of component 'parallel_tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:160]
INFO: [Synth 8-638] synthesizing module 'parallel_tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:23]
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_tapped_shift_reg' (2#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:23]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'RND_FUNCTION_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/RND_FUNCTION.vhd:27' bound to instance 'INST_RND_FUNCTION' of component 'Rnd_function_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:173]
INFO: [Synth 8-638] synthesizing module 'RND_FUNCTION_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/RND_FUNCTION.vhd:41]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RND_FUNCTION_parallel' (3#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/RND_FUNCTION.vhd:41]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/MUX.vhd:8' bound to instance 'INST_KEY_MUX_IN' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:188]
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'normal_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:6' bound to instance 'INST_LEFT_KEY_REG' of component 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:198]
INFO: [Synth 8-638] synthesizing module 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normal_shift_reg' (4#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'parallel_tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:6' bound to instance 'INST_RIGHT_KEY_REG' of component 'parallel_tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:210]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'key_schedule_FUNCTION_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/key_schedule_function_parallel.vhd:7' bound to instance 'INST_KEY_SCHEDULE_FUNCTION' of component 'Key_schedule_function_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:223]
INFO: [Synth 8-638] synthesizing module 'key_schedule_FUNCTION_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/key_schedule_function_parallel.vhd:22]
	Parameter datapath bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'key_schedule_FUNCTION_parallel' (5#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/key_schedule_function_parallel.vhd:22]
INFO: [Synth 8-3491] module 'lfsr' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/lfsr.vhd:5' bound to instance 'INST_SHORT_LFSR' of component 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:234]
INFO: [Synth 8-638] synthesizing module 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/lfsr.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/lfsr.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (6#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/lfsr.vhd:15]
INFO: [Synth 8-3491] module 'end_encrypt_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/END_ENCRYPT_SHIFT_REG.vhd:8' bound to instance 'INST_END_ENCRYPT_SHIFT_REG' of component 'end_encrypt_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:244]
INFO: [Synth 8-638] synthesizing module 'end_encrypt_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/END_ENCRYPT_SHIFT_REG.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/END_ENCRYPT_SHIFT_REG.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'end_encrypt_shift_reg' (7#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/END_ENCRYPT_SHIFT_REG.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Simeck_48_96_parallel' (8#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Simeck_48_96.vhd:18]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/CNT.vhd:6' bound to instance 'INST_CNT' of component 'cnt' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CNT' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/CNT.vhd:19]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (9#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/CNT.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Testing_IP' (10#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.543 ; gain = 154.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.543 ; gain = 154.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.543 ; gain = 154.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Testing_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Testing_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 789.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Simeck_48_96_parallel'
INFO: [Synth 8-5544] ROM "sel_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfsr_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loading |                               00 |                               00
                    idle |                               01 |                               01
              processing |                               10 |                               10
             end_encrypt |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Simeck_48_96_parallel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input     24 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Testing_IP 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module parallel_tapped_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module RND_FUNCTION_parallel 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     24 Bit         XORs := 1     
Module normal_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module key_schedule_FUNCTION_parallel 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     24 Bit         XORs := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module end_encrypt_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Simeck_48_96_parallel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 789.730 ; gain = 494.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 807.340 ; gain = 512.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Testing_IP  | Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[23] | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     6|
|4     |LUT3   |    18|
|5     |LUT4   |     7|
|6     |LUT5   |    24|
|7     |LUT6   |    41|
|8     |SRL16E |    24|
|9     |FDCE   |     2|
|10    |FDRE   |   102|
|11    |FDSE   |     6|
|12    |IBUF   |     3|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------------+------+
|      |Instance                       |Module                      |Cells |
+------+-------------------------------+----------------------------+------+
|1     |top                            |                            |   236|
|2     |  INST_CNT                     |CNT                         |     8|
|3     |  Simon_DUT                    |Simeck_48_96_parallel       |   219|
|4     |    INST_END_ENCRYPT_SHIFT_REG |end_encrypt_shift_reg       |     5|
|5     |    INST_IS_REG                |parallel_tapped_shift_reg   |   101|
|6     |    INST_LEFT_KEY_REG          |normal_shift_reg            |    27|
|7     |    INST_RIGHT_KEY_REG         |parallel_tapped_shift_reg_0 |    72|
|8     |    INST_SHORT_LFSR            |lfsr                        |    10|
+------+-------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 809.820 ; gain = 174.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 809.820 ; gain = 514.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 809.820 ; gain = 526.563
INFO: [Common 17-1381] The checkpoint 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_parallel/Simeck_48_96_parallel.runs/synth_1/Testing_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_synth.rpt -pb Testing_IP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 809.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 23:48:31 2018...
