SIM ?= icarus
WAVES = 1
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += $(PWD)/my_design.v
TOPLEVEL = my_design
MODULE = test_my_design
include $(shell cocotb-config --makefiles)/Makefile.sim