
c:\MCU\PY32xx\_mini_examples\F030_ramcode\EIDE\Debug\LPram.elf:     file format elf32-littlearm


Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000c0 	.word	0x200000c0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000310 	.word	0x08000310

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000c4 	.word	0x200000c4
 8000104:	08000310 	.word	0x08000310

08000108 <app_LPTIM1_Enable>:
    app_LPTIM1_Delay(300);
  }
}

void app_LPTIM1_Enable(void) {
    RCC->APBENR1 |= RCC_APBENR1_LPTIMEN;
 8000108:	4b0a      	ldr	r3, [pc, #40]	@ (8000134 <app_LPTIM1_Enable+0x2c>)
 800010a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800010c:	2280      	movs	r2, #128	@ 0x80
 800010e:	0612      	lsls	r2, r2, #24
 8000110:	430a      	orrs	r2, r1
 8000112:	63da      	str	r2, [r3, #60]	@ 0x3c
    RCC->CCIPR = (RCC->CCIPR & ~RCC_CCIPR_LPTIMSEL_Msk) | RCC_CCIPR_LPTIMSEL_0;
 8000114:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8000116:	4a08      	ldr	r2, [pc, #32]	@ (8000138 <app_LPTIM1_Enable+0x30>)
 8000118:	4011      	ands	r1, r2
 800011a:	2280      	movs	r2, #128	@ 0x80
 800011c:	02d2      	lsls	r2, r2, #11
 800011e:	430a      	orrs	r2, r1
 8000120:	655a      	str	r2, [r3, #84]	@ 0x54
    LPTIM1->CFGR = LPTIM_CFGR_PRELOAD;
 8000122:	4b06      	ldr	r3, [pc, #24]	@ (800013c <app_LPTIM1_Enable+0x34>)
 8000124:	2280      	movs	r2, #128	@ 0x80
 8000126:	03d2      	lsls	r2, r2, #15
 8000128:	60da      	str	r2, [r3, #12]
    LPTIM1->CR |= LPTIM_CR_ENABLE;
 800012a:	691a      	ldr	r2, [r3, #16]
 800012c:	2101      	movs	r1, #1
 800012e:	430a      	orrs	r2, r1
 8000130:	611a      	str	r2, [r3, #16]
}
 8000132:	4770      	bx	lr
 8000134:	40021000 	.word	0x40021000
 8000138:	fff3ffff 	.word	0xfff3ffff
 800013c:	40007c00 	.word	0x40007c00

08000140 <main>:
{
 8000140:	b510      	push	{r4, lr}
  RCC->IOPENR |= RCC_IOPENR_GPIOAEN; 
 8000142:	4a0c      	ldr	r2, [pc, #48]	@ (8000174 <main+0x34>)
 8000144:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8000146:	2101      	movs	r1, #1
 8000148:	430b      	orrs	r3, r1
 800014a:	6353      	str	r3, [r2, #52]	@ 0x34
  GPIOA->ODR = 0;
 800014c:	23a0      	movs	r3, #160	@ 0xa0
 800014e:	05db      	lsls	r3, r3, #23
 8000150:	2200      	movs	r2, #0
 8000152:	615a      	str	r2, [r3, #20]
  GPIOA->MODER = (GPIOA->MODER & ~GPIO_MODER_MODE1_Msk) | (1 << GPIO_MODER_MODE1_Pos); 
 8000154:	681a      	ldr	r2, [r3, #0]
 8000156:	310b      	adds	r1, #11
 8000158:	438a      	bics	r2, r1
 800015a:	2004      	movs	r0, #4
 800015c:	4302      	orrs	r2, r0
 800015e:	601a      	str	r2, [r3, #0]
  GPIOA->PUPDR = (GPIOA->PUPDR & ~GPIO_PUPDR_PUPD1_Msk) | (2 << GPIO_PUPDR_PUPD1_Pos);
 8000160:	68da      	ldr	r2, [r3, #12]
 8000162:	438a      	bics	r2, r1
 8000164:	3904      	subs	r1, #4
 8000166:	430a      	orrs	r2, r1
 8000168:	60da      	str	r2, [r3, #12]
  app_LPTIM1_Enable();
 800016a:	f7ff ffcd 	bl	8000108 <app_LPTIM1_Enable>
  main_ram();
 800016e:	f000 f8db 	bl	8000328 <__main_ram_veneer>
 8000172:	46c0      	nop			@ (mov r8, r8)
 8000174:	40021000 	.word	0x40021000

08000178 <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
}
 8000178:	4770      	bx	lr

0800017a <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  while (1)
 800017a:	e7fe      	b.n	800017a <HardFault_Handler>

0800017c <SVC_Handler>:
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
}
 800017c:	4770      	bx	lr

0800017e <PendSV_Handler>:
/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
}
 800017e:	4770      	bx	lr

08000180 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
}
 8000180:	4770      	bx	lr
	...

08000184 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function

Reset_Handler:
    /*  set HSI is minimum  ~  2.1 MHz  */
    ldr   r0, =0x40021004
 8000184:	4814      	ldr	r0, [pc, #80]	@ (80001d8 <LoopForever+0x2>)
    movs  r3, #0
 8000186:	2300      	movs	r3, #0
    strh  r3, [r0] 
 8000188:	8003      	strh	r3, [r0, #0]

  ldr   r0, =_estack
 800018a:	4814      	ldr	r0, [pc, #80]	@ (80001dc <LoopForever+0x6>)
  mov   sp, r0          /* set stack pointer */
 800018c:	4685      	mov	sp, r0


/* Load HighCode from flash to SRAM */
  ldr r0, =_ramcode_vma_start
 800018e:	4814      	ldr	r0, [pc, #80]	@ (80001e0 <LoopForever+0xa>)
  ldr r1, =_ramcode_vma_end
 8000190:	4914      	ldr	r1, [pc, #80]	@ (80001e4 <LoopForever+0xe>)
  ldr r2, =_ramcode_lma
 8000192:	4a15      	ldr	r2, [pc, #84]	@ (80001e8 <LoopForever+0x12>)
  movs r3, #0
 8000194:	2300      	movs	r3, #0
  b LoopCopyRAMCode
 8000196:	e002      	b.n	800019e <LoopCopyRAMCode>

08000198 <CopyRAMCode>:

CopyRAMCode:
  ldr r4, [r2, r3]
 8000198:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800019a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800019c:	3304      	adds	r3, #4

0800019e <LoopCopyRAMCode>:

LoopCopyRAMCode:
  adds r4, r0, r3
 800019e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001a0:	428c      	cmp	r4, r1
  bcc CopyRAMCode
 80001a2:	d3f9      	bcc.n	8000198 <CopyRAMCode>


/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80001a4:	4811      	ldr	r0, [pc, #68]	@ (80001ec <LoopForever+0x16>)
  ldr r1, =_edata
 80001a6:	4912      	ldr	r1, [pc, #72]	@ (80001f0 <LoopForever+0x1a>)
  ldr r2, =_sidata
 80001a8:	4a12      	ldr	r2, [pc, #72]	@ (80001f4 <LoopForever+0x1e>)
  movs r3, #0
 80001aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80001ac:	e002      	b.n	80001b4 <LoopCopyDataInit>

080001ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80001ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80001b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80001b2:	3304      	adds	r3, #4

080001b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80001b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80001b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80001b8:	d3f9      	bcc.n	80001ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80001ba:	4a0f      	ldr	r2, [pc, #60]	@ (80001f8 <LoopForever+0x22>)
  ldr r4, =_ebss
 80001bc:	4c0f      	ldr	r4, [pc, #60]	@ (80001fc <LoopForever+0x26>)
  movs r3, #0
 80001be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80001c0:	e001      	b.n	80001c6 <LoopFillZerobss>

080001c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80001c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001c4:	3204      	adds	r2, #4

080001c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001c8:	d3fb      	bcc.n	80001c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80001ca:	f000 f829 	bl	8000220 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80001ce:	f000 f87b 	bl	80002c8 <__libc_init_array>
/* Call the application s entry point.*/
  bl entry
 80001d2:	f000 f85f 	bl	8000294 <entry>

080001d6 <LoopForever>:

LoopForever:
  b LoopForever
 80001d6:	e7fe      	b.n	80001d6 <LoopForever>
    ldr   r0, =0x40021004
 80001d8:	40021004 	.word	0x40021004
  ldr   r0, =_estack
 80001dc:	20001000 	.word	0x20001000
  ldr r0, =_ramcode_vma_start
 80001e0:	200003e0 	.word	0x200003e0
  ldr r1, =_ramcode_vma_end
 80001e4:	200004d8 	.word	0x200004d8
  ldr r2, =_ramcode_lma
 80001e8:	08000400 	.word	0x08000400
  ldr r0, =_sdata
 80001ec:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 80001f0:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 80001f4:	08000400 	.word	0x08000400
  ldr r2, =_sbss
 80001f8:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80001fc:	200000dc 	.word	0x200000dc

08000200 <ADC_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000200:	e7fe      	b.n	8000200 <ADC_COMP_IRQHandler>

08000202 <DelayTime>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void DelayTime(uint32_t mdelay)
{
 8000202:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * ( (2100000U / 13U) / 1000U);
 8000204:	0083      	lsls	r3, r0, #2
 8000206:	181b      	adds	r3, r3, r0
 8000208:	015b      	lsls	r3, r3, #5
 800020a:	181b      	adds	r3, r3, r0
 800020c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800020e:	46c0      	nop			@ (mov r8, r8)
  }
  while (Delay --);
 8000210:	9b01      	ldr	r3, [sp, #4]
 8000212:	1e5a      	subs	r2, r3, #1
 8000214:	9201      	str	r2, [sp, #4]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d1f9      	bne.n	800020e <DelayTime+0xc>
}
 800021a:	b002      	add	sp, #8
 800021c:	4770      	bx	lr
	...

08000220 <SystemInit>:
{
 8000220:	b510      	push	{r4, lr}
  RCC->ICSCR = (RCC->ICSCR & 0xFE00FFFF) | (((*(uint32_t *)(0x1FFF0FA4)) & 0x1FF) << RCC_ICSCR_LSI_TRIM_Pos);
 8000222:	4c16      	ldr	r4, [pc, #88]	@ (800027c <SystemInit+0x5c>)
 8000224:	6863      	ldr	r3, [r4, #4]
 8000226:	4a16      	ldr	r2, [pc, #88]	@ (8000280 <SystemInit+0x60>)
 8000228:	4013      	ands	r3, r2
 800022a:	4a16      	ldr	r2, [pc, #88]	@ (8000284 <SystemInit+0x64>)
 800022c:	6812      	ldr	r2, [r2, #0]
 800022e:	0412      	lsls	r2, r2, #16
 8000230:	4915      	ldr	r1, [pc, #84]	@ (8000288 <SystemInit+0x68>)
 8000232:	400a      	ands	r2, r1
 8000234:	4313      	orrs	r3, r2
 8000236:	6063      	str	r3, [r4, #4]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000238:	4b14      	ldr	r3, [pc, #80]	@ (800028c <SystemInit+0x6c>)
 800023a:	2280      	movs	r2, #128	@ 0x80
 800023c:	0512      	lsls	r2, r2, #20
 800023e:	609a      	str	r2, [r3, #8]
  DelayTime(50);
 8000240:	2032      	movs	r0, #50	@ 0x32
 8000242:	f7ff ffde 	bl	8000202 <DelayTime>
  RCC->CSR |= RCC_CSR_LSION;
 8000246:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8000248:	2201      	movs	r2, #1
 800024a:	4313      	orrs	r3, r2
 800024c:	6623      	str	r3, [r4, #96]	@ 0x60
  while ( (RCC->CSR & RCC_CSR_LSIRDY) == 0 ) {}
 800024e:	4b0b      	ldr	r3, [pc, #44]	@ (800027c <SystemInit+0x5c>)
 8000250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000252:	079b      	lsls	r3, r3, #30
 8000254:	d5fb      	bpl.n	800024e <SystemInit+0x2e>
  RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW_Msk) | (RCC_CFGR_SWS_LSI >> 3);
 8000256:	4a09      	ldr	r2, [pc, #36]	@ (800027c <SystemInit+0x5c>)
 8000258:	6893      	ldr	r3, [r2, #8]
 800025a:	2107      	movs	r1, #7
 800025c:	438b      	bics	r3, r1
 800025e:	3904      	subs	r1, #4
 8000260:	430b      	orrs	r3, r1
 8000262:	6093      	str	r3, [r2, #8]
  while ( (RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_LSI ) {}
 8000264:	4b05      	ldr	r3, [pc, #20]	@ (800027c <SystemInit+0x5c>)
 8000266:	689a      	ldr	r2, [r3, #8]
 8000268:	2338      	movs	r3, #56	@ 0x38
 800026a:	4013      	ands	r3, r2
 800026c:	2b18      	cmp	r3, #24
 800026e:	d1f9      	bne.n	8000264 <SystemInit+0x44>
  RCC->CR &= ~RCC_CR_HSION;
 8000270:	4a02      	ldr	r2, [pc, #8]	@ (800027c <SystemInit+0x5c>)
 8000272:	6813      	ldr	r3, [r2, #0]
 8000274:	4906      	ldr	r1, [pc, #24]	@ (8000290 <SystemInit+0x70>)
 8000276:	400b      	ands	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
}
 800027a:	bd10      	pop	{r4, pc}
 800027c:	40021000 	.word	0x40021000
 8000280:	fe00ffff 	.word	0xfe00ffff
 8000284:	1fff0fa4 	.word	0x1fff0fa4
 8000288:	01ff0000 	.word	0x01ff0000
 800028c:	e000ed00 	.word	0xe000ed00
 8000290:	fffffeff 	.word	0xfffffeff

08000294 <entry>:
{
 8000294:	b510      	push	{r4, lr}
  for (i = 0; i < 48; i++)
 8000296:	2300      	movs	r3, #0
 8000298:	e008      	b.n	80002ac <entry+0x18>
    VECT_SRAM_TAB[i] = pFmcVect[i];
 800029a:	009a      	lsls	r2, r3, #2
 800029c:	2180      	movs	r1, #128	@ 0x80
 800029e:	0509      	lsls	r1, r1, #20
 80002a0:	1851      	adds	r1, r2, r1
 80002a2:	6808      	ldr	r0, [r1, #0]
 80002a4:	4906      	ldr	r1, [pc, #24]	@ (80002c0 <entry+0x2c>)
 80002a6:	5050      	str	r0, [r2, r1]
  for (i = 0; i < 48; i++)
 80002a8:	3301      	adds	r3, #1
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	2b2f      	cmp	r3, #47	@ 0x2f
 80002ae:	d9f4      	bls.n	800029a <entry+0x6>
  SCB->VTOR = SRAM_BASE;
 80002b0:	4b04      	ldr	r3, [pc, #16]	@ (80002c4 <entry+0x30>)
 80002b2:	2280      	movs	r2, #128	@ 0x80
 80002b4:	0592      	lsls	r2, r2, #22
 80002b6:	609a      	str	r2, [r3, #8]
  main();
 80002b8:	f7ff ff42 	bl	8000140 <main>
}
 80002bc:	2000      	movs	r0, #0
 80002be:	bd10      	pop	{r4, pc}
 80002c0:	20000000 	.word	0x20000000
 80002c4:	e000ed00 	.word	0xe000ed00

080002c8 <__libc_init_array>:
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	2600      	movs	r6, #0
 80002cc:	4c0c      	ldr	r4, [pc, #48]	@ (8000300 <__libc_init_array+0x38>)
 80002ce:	4d0d      	ldr	r5, [pc, #52]	@ (8000304 <__libc_init_array+0x3c>)
 80002d0:	1b64      	subs	r4, r4, r5
 80002d2:	10a4      	asrs	r4, r4, #2
 80002d4:	42a6      	cmp	r6, r4
 80002d6:	d109      	bne.n	80002ec <__libc_init_array+0x24>
 80002d8:	2600      	movs	r6, #0
 80002da:	f000 f819 	bl	8000310 <_init>
 80002de:	4c0a      	ldr	r4, [pc, #40]	@ (8000308 <__libc_init_array+0x40>)
 80002e0:	4d0a      	ldr	r5, [pc, #40]	@ (800030c <__libc_init_array+0x44>)
 80002e2:	1b64      	subs	r4, r4, r5
 80002e4:	10a4      	asrs	r4, r4, #2
 80002e6:	42a6      	cmp	r6, r4
 80002e8:	d105      	bne.n	80002f6 <__libc_init_array+0x2e>
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	00b3      	lsls	r3, r6, #2
 80002ee:	58eb      	ldr	r3, [r5, r3]
 80002f0:	4798      	blx	r3
 80002f2:	3601      	adds	r6, #1
 80002f4:	e7ee      	b.n	80002d4 <__libc_init_array+0xc>
 80002f6:	00b3      	lsls	r3, r6, #2
 80002f8:	58eb      	ldr	r3, [r5, r3]
 80002fa:	4798      	blx	r3
 80002fc:	3601      	adds	r6, #1
 80002fe:	e7f2      	b.n	80002e6 <__libc_init_array+0x1e>
 8000300:	08000338 	.word	0x08000338
 8000304:	08000338 	.word	0x08000338
 8000308:	0800033c 	.word	0x0800033c
 800030c:	08000338 	.word	0x08000338

08000310 <_init>:
 8000310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000312:	46c0      	nop			@ (mov r8, r8)
 8000314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000316:	bc08      	pop	{r3}
 8000318:	469e      	mov	lr, r3
 800031a:	4770      	bx	lr

0800031c <_fini>:
 800031c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800031e:	46c0      	nop			@ (mov r8, r8)
 8000320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000322:	bc08      	pop	{r3}
 8000324:	469e      	mov	lr, r3
 8000326:	4770      	bx	lr

08000328 <__main_ram_veneer>:
 8000328:	b401      	push	{r0}
 800032a:	4802      	ldr	r0, [pc, #8]	@ (8000334 <__main_ram_veneer+0xc>)
 800032c:	4684      	mov	ip, r0
 800032e:	bc01      	pop	{r0}
 8000330:	4760      	bx	ip
 8000332:	bf00      	nop
 8000334:	20000459 	.word	0x20000459

Disassembly of section .ramcode:

200003e0 <app_LPTIM1_Delay>:

__attribute__((section(".ramcode")))
void app_LPTIM1_Delay(uint32_t ms) {
    uint32_t Delay, temp; 

    Delay = (ms * 131U) >> 2;
200003e0:	0182      	lsls	r2, r0, #6
200003e2:	1812      	adds	r2, r2, r0
200003e4:	0052      	lsls	r2, r2, #1
200003e6:	1812      	adds	r2, r2, r0
200003e8:	0892      	lsrs	r2, r2, #2
    while ( Delay > 60000U ) {
200003ea:	e017      	b.n	2000041c <app_LPTIM1_Delay+0x3c>
        LPTIM1->CR |= LPTIM_CR_RSTARE; 
200003ec:	4b17      	ldr	r3, [pc, #92]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
200003ee:	6919      	ldr	r1, [r3, #16]
200003f0:	2010      	movs	r0, #16
200003f2:	4301      	orrs	r1, r0
200003f4:	6119      	str	r1, [r3, #16]
        temp = LPTIM1->CNT;
200003f6:	69d9      	ldr	r1, [r3, #28]
        Delay -= 60000;      
200003f8:	4915      	ldr	r1, [pc, #84]	@ (20000450 <app_LPTIM1_Delay+0x70>)
200003fa:	468c      	mov	ip, r1
200003fc:	4462      	add	r2, ip
        LPTIM1->ARR = 60000;
200003fe:	4915      	ldr	r1, [pc, #84]	@ (20000454 <app_LPTIM1_Delay+0x74>)
20000400:	6199      	str	r1, [r3, #24]
        LPTIM1->CR |= LPTIM_CR_SNGSTRT; 
20000402:	6919      	ldr	r1, [r3, #16]
20000404:	380e      	subs	r0, #14
20000406:	4301      	orrs	r1, r0
20000408:	6119      	str	r1, [r3, #16]
        while ((LPTIM1->ISR & LPTIM_ICR_ARRMCF) == 0) {}
2000040a:	4b10      	ldr	r3, [pc, #64]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
2000040c:	681b      	ldr	r3, [r3, #0]
2000040e:	079b      	lsls	r3, r3, #30
20000410:	d5fb      	bpl.n	2000040a <app_LPTIM1_Delay+0x2a>
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
20000412:	490e      	ldr	r1, [pc, #56]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
20000414:	684b      	ldr	r3, [r1, #4]
20000416:	2002      	movs	r0, #2
20000418:	4303      	orrs	r3, r0
2000041a:	604b      	str	r3, [r1, #4]
    while ( Delay > 60000U ) {
2000041c:	4b0d      	ldr	r3, [pc, #52]	@ (20000454 <app_LPTIM1_Delay+0x74>)
2000041e:	429a      	cmp	r2, r3
20000420:	d8e4      	bhi.n	200003ec <app_LPTIM1_Delay+0xc>
    }    
    LPTIM1->CR |= LPTIM_CR_RSTARE; 
20000422:	4b0a      	ldr	r3, [pc, #40]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
20000424:	6919      	ldr	r1, [r3, #16]
20000426:	2010      	movs	r0, #16
20000428:	4301      	orrs	r1, r0
2000042a:	6119      	str	r1, [r3, #16]
    temp = LPTIM1->CNT;
2000042c:	69d9      	ldr	r1, [r3, #28]
    LPTIM1->ARR = Delay;
2000042e:	619a      	str	r2, [r3, #24]
    LPTIM1->CR |= LPTIM_CR_SNGSTRT; 
20000430:	691a      	ldr	r2, [r3, #16]
20000432:	2102      	movs	r1, #2
20000434:	430a      	orrs	r2, r1
20000436:	611a      	str	r2, [r3, #16]
    while ((LPTIM1->ISR & LPTIM_ICR_ARRMCF) == 0) {}
20000438:	4b04      	ldr	r3, [pc, #16]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
2000043a:	681b      	ldr	r3, [r3, #0]
2000043c:	079b      	lsls	r3, r3, #30
2000043e:	d5fb      	bpl.n	20000438 <app_LPTIM1_Delay+0x58>
    LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
20000440:	4a02      	ldr	r2, [pc, #8]	@ (2000044c <app_LPTIM1_Delay+0x6c>)
20000442:	6853      	ldr	r3, [r2, #4]
20000444:	2102      	movs	r1, #2
20000446:	430b      	orrs	r3, r1
20000448:	6053      	str	r3, [r2, #4]
}
2000044a:	4770      	bx	lr
2000044c:	40007c00 	.word	0x40007c00
20000450:	ffff15a0 	.word	0xffff15a0
20000454:	0000ea60 	.word	0x0000ea60

20000458 <main_ram>:
void main_ram(void) {
20000458:	b570      	push	{r4, r5, r6, lr}
  app_LPTIM1_Delay(2000);
2000045a:	24fa      	movs	r4, #250	@ 0xfa
2000045c:	00e4      	lsls	r4, r4, #3
2000045e:	0020      	movs	r0, r4
20000460:	f7ff ffbe 	bl	200003e0 <app_LPTIM1_Delay>
  GPIOA->BSRR = GPIO_BSRR_BS1;
20000464:	25a0      	movs	r5, #160	@ 0xa0
20000466:	05ed      	lsls	r5, r5, #23
20000468:	2602      	movs	r6, #2
2000046a:	61ae      	str	r6, [r5, #24]
  app_LPTIM1_Delay(200);
2000046c:	20c8      	movs	r0, #200	@ 0xc8
2000046e:	f7ff ffb7 	bl	200003e0 <app_LPTIM1_Delay>
  GPIOA->BRR = GPIO_BRR_BR1;
20000472:	62ae      	str	r6, [r5, #40]	@ 0x28
  app_LPTIM1_Delay(2000);
20000474:	0020      	movs	r0, r4
20000476:	f7ff ffb3 	bl	200003e0 <app_LPTIM1_Delay>
    GPIOA->BSRR = GPIO_BSRR_BS1;
2000047a:	25a0      	movs	r5, #160	@ 0xa0
2000047c:	05ed      	lsls	r5, r5, #23
2000047e:	2602      	movs	r6, #2
20000480:	61ae      	str	r6, [r5, #24]
    app_LPTIM1_Delay(300);
20000482:	2496      	movs	r4, #150	@ 0x96
20000484:	0064      	lsls	r4, r4, #1
20000486:	0020      	movs	r0, r4
20000488:	f7ff ffaa 	bl	200003e0 <app_LPTIM1_Delay>
    GPIOA->BRR = GPIO_BRR_BR1;
2000048c:	62ae      	str	r6, [r5, #40]	@ 0x28
    app_LPTIM1_Delay(300);
2000048e:	0020      	movs	r0, r4
20000490:	f7ff ffa6 	bl	200003e0 <app_LPTIM1_Delay>
  while (1) {
20000494:	e7f1      	b.n	2000047a <main_ram+0x22>

20000496 <app_LPTIM1_Disable>:
    LPTIM1->CR &= ~LPTIM_CR_ENABLE;
20000496:	4a05      	ldr	r2, [pc, #20]	@ (200004ac <app_LPTIM1_Disable+0x16>)
20000498:	6913      	ldr	r3, [r2, #16]
2000049a:	2101      	movs	r1, #1
2000049c:	438b      	bics	r3, r1
2000049e:	6113      	str	r3, [r2, #16]
    RCC->APBENR1 &= ~RCC_APBENR1_LPTIMEN;
200004a0:	4a03      	ldr	r2, [pc, #12]	@ (200004b0 <app_LPTIM1_Disable+0x1a>)
200004a2:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
200004a4:	005b      	lsls	r3, r3, #1
200004a6:	085b      	lsrs	r3, r3, #1
200004a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
200004aa:	4770      	bx	lr
200004ac:	40007c00 	.word	0x40007c00
200004b0:	40021000 	.word	0x40021000
	...

200004c0 <Flash_Exit_From_Sleep>:
200004c0:	46c0      	nop			@ (mov r8, r8)
200004c2:	b507      	push	{r0, r1, r2, lr}
200004c4:	4803      	ldr	r0, [pc, #12]	@ (200004d4 <Flash_Exit_From_Sleep+0x14>)
200004c6:	6801      	ldr	r1, [r0, #0]
200004c8:	2201      	movs	r2, #1
200004ca:	4391      	bics	r1, r2
200004cc:	6001      	str	r1, [r0, #0]
200004ce:	46c0      	nop			@ (mov r8, r8)
200004d0:	bd07      	pop	{r0, r1, r2, pc}
200004d2:	0000      	.short	0x0000
200004d4:	40022090 	.word	0x40022090
