$date
	Wed Nov 12 20:54:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ffd $end
$var wire 1 ! carga $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 % q $end
$upscope $end
$scope module microc_tb $end
$var wire 6 & Opcode [5:0] $end
$var wire 1 ' z $end
$var reg 3 ( Op [2:0] $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$var reg 1 + s_inc $end
$var reg 1 , s_inm $end
$var reg 1 - s_skip $end
$var reg 1 . we3 $end
$scope module micro $end
$var wire 3 / Op [2:0] $end
$var wire 6 0 Opcode [5:0] $end
$var wire 1 ) clk $end
$var wire 1 1 n1 $end
$var wire 1 2 n2 $end
$var wire 1 * reset $end
$var wire 1 + s_inc $end
$var wire 1 , s_inm $end
$var wire 1 3 s_skip $end
$var wire 1 . we3 $end
$var wire 1 - wez $end
$var wire 1 ' z $end
$var wire 8 4 wd3 [7:0] $end
$var wire 10 5 sum_out [9:0] $end
$var wire 8 6 rd2 [7:0] $end
$var wire 8 7 rd1 [7:0] $end
$var wire 10 8 pc_out [9:0] $end
$var wire 10 9 pc_in [9:0] $end
$var wire 10 : mux_out [9:0] $end
$var wire 16 ; instruccion [15:0] $end
$var wire 8 < inm [7:0] $end
$var wire 10 = dir_salto [9:0] $end
$var wire 8 > alu_out [7:0] $end
$var wire 1 ? OPCODE $end
$scope module ALU $end
$var wire 3 @ Op [2:0] $end
$var wire 8 A B [7:0] $end
$var wire 8 B A [7:0] $end
$var reg 8 C S [7:0] $end
$var reg 1 ' zero $end
$upscope $end
$scope module Banco_reg $end
$var wire 4 D RA1 [3:0] $end
$var wire 4 E RA2 [3:0] $end
$var wire 4 F WA3 [3:0] $end
$var wire 8 G WD3 [7:0] $end
$var wire 1 ) clk $end
$var wire 1 . we3 $end
$var wire 8 H RD2 [7:0] $end
$var wire 8 I RD1 [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 10 J D [9:0] $end
$var parameter 32 K WIDTH $end
$var reg 10 L Q [9:0] $end
$upscope $end
$scope module memoria $end
$var wire 10 M Address [9:0] $end
$var wire 16 N Data [15:0] $end
$var wire 1 ) clk $end
$upscope $end
$scope module mux1 $end
$var wire 10 O D0 [9:0] $end
$var wire 1 + s $end
$var wire 10 P Y [9:0] $end
$var wire 10 Q D1 [9:0] $end
$var parameter 32 R WIDTH $end
$upscope $end
$scope module mux2 $end
$var wire 10 S D0 [9:0] $end
$var wire 10 T D1 [9:0] $end
$var wire 1 3 s $end
$var wire 10 U Y [9:0] $end
$var parameter 32 V WIDTH $end
$upscope $end
$scope module mux3 $end
$var wire 10 W D0 [9:0] $end
$var wire 10 X D1 [9:0] $end
$var wire 1 , s $end
$var wire 10 Y Y [9:0] $end
$var parameter 32 Z WIDTH $end
$upscope $end
$scope module sumador $end
$var wire 10 [ A [9:0] $end
$var wire 10 \ B [9:0] $end
$var wire 10 ] Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 Z
b1010 V
b1010 R
b1010 K
$end
#0
$dumpvars
bx ]
b0 \
b0x [
b0xxxxxxxx Y
b0 X
b0xxxxxxxx W
b0x U
b0 T
b1 S
bx Q
bx P
b1 O
b1000000000001 N
b0 M
b0 L
bx J
b0 I
b0 H
bx G
b0 F
b0 E
b1 D
bx C
b0 B
b0 A
bx @
0?
bx >
b1 =
b0 <
b1000000000001 ;
b0x :
bx 9
b0 8
b0 7
b0 6
bx 5
bx 4
z3
02
11
bz 0
bx /
x.
x-
x,
x+
1*
1)
bx (
x'
bz &
x%
z$
z#
z"
z!
$end
#500
0*
#1000
b0 4
b0 G
b0 Y
1'
b0 W
b0 >
b0 C
1,
b0 (
b0 /
b0 @
1.
0-
1+
0)
#2000
bx 4
bx G
x'
b0xxxxxxxx W
bx >
bx C
x?
b0xxxxxxxx Y
bx 6
bx A
bx H
bx 7
bx B
bx I
b0xxxxxxxx X
bx <
bx F
bx E
bx D
bx =
bx O
bx ;
bx N
bx 8
bx L
bx M
bx \
1)
#3000
0)
#4000
1)
#5000
0)
#6000
1)
#7000
0)
#8000
1)
#9000
0)
0,
b100 (
b100 /
b100 @
#10000
1)
#11000
0)
b11 (
b11 /
b11 @
#12000
1)
#13000
0)
b10 (
b10 /
b10 @
#14000
1)
#15000
0)
b11 (
b11 /
b11 @
#16000
1)
#17000
0)
0.
#18000
1)
#19000
0)
b0 (
b0 /
b0 @
0+
#20000
1)
#21000
0)
b100 (
b100 /
b100 @
1.
1+
#22000
1)
#23000
0)
b11 (
b11 /
b11 @
#24000
1)
#25000
0)
b10 (
b10 /
b10 @
#26000
1)
#27000
0)
b11 (
b11 /
b11 @
#28000
1)
#29000
0)
0.
#30000
1)
#31000
0)
b0 (
b0 /
b0 @
0+
#32000
1)
#33000
0)
b100 (
b100 /
b100 @
1.
1+
#34000
1)
#35000
0)
b11 (
b11 /
b11 @
0.
#36000
1)
#37000
0)
b10 (
b10 /
b10 @
1.
#38000
1)
#39000
0)
b11 (
b11 /
b11 @
#40000
1)
#41000
0)
0.
1-
#42000
1)
#43000
0)
b0 (
b0 /
b0 @
0-
0+
#44000
1)
#45000
0)
