[Signal]
1=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(1)|signal1(1)|1|1|1|0|1|17|1|V||1:526:21|
2=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(2)|signal1(2)|1|1|1|1|1|17|1|V||1:526:21|
3=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(3)|signal1(3)|1|1|1|2|1|17|1|V||1:526:21|
4=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(4)|signal1(4)|1|1|1|3|1|17|1|V||1:526:21|
5=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(5)|signal1(5)|1|1|1|4|1|17|1|V||1:526:21|
6=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(6)|signal1(6)|1|1|1|5|1|17|1|V||1:526:21|
7=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(7)|signal1(7)|1|1|1|6|1|17|1|V||1:526:21|
8=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(8)|signal1(8)|1|1|1|7|1|17|1|V||1:526:21|
9=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(9)|signal1(9)|1|1|1|8|1|17|1|V||1:526:21|
10=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(10)|signal1(10)|1|1|1|9|1|17|1|V||1:526:21|
11=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(11)|signal1(11)|1|1|1|10|1|17|1|V||1:526:21|
12=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(12)|signal1(12)|1|1|1|11|1|17|1|V||1:526:21|
13=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(13)|signal1(13)|1|1|1|12|1|17|1|V||1:526:21|
14=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(14)|signal1(14)|1|1|1|13|1|17|1|V||1:526:21|
15=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(15)|signal1(15)|1|1|1|14|1|17|1|V||1:526:21|
16=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(16)|signal1(16)|1|1|1|15|1|17|1|V||1:526:21|
17=phasor08_IEEE13/Sm_master/OpComm/Receive/S-Function/port1(17)|signal1(17)|1|1|1|16|1|17|1|V||1:526:21|
18=phasor08_IEEE13/Sm_master/Subsystem/Sum/port1|signal1|1|1|2|0|1|1|1|S||1:156|
19=phasor08_IEEE13/Sm_master/Subsystem/Switch/port1(1)|signal1(1)|1|1|3|0|1|3|1|V||1:157|
20=phasor08_IEEE13/Sm_master/Subsystem/Switch/port1(2)|signal1(2)|1|1|3|1|1|3|1|V||1:157|
21=phasor08_IEEE13/Sm_master/Subsystem/Switch/port1(3)|signal1(3)|1|1|3|2|1|3|1|V||1:157|
22=phasor08_IEEE13/Sm_master/Subsystem2/Sum/port1|signal1|1|1|4|0|1|1|1|S||1:165|
23=phasor08_IEEE13/Sm_master/Subsystem2/Switch/port1(1)|signal1(1)|1|1|5|0|1|2|1|V||1:166|
24=phasor08_IEEE13/Sm_master/Subsystem2/Switch/port1(2)|signal1(2)|1|1|5|1|1|2|1|V||1:166|
25=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(1)|signal1(1)|1|1|6|0|1|12|1|V||1:416:45|
26=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(2)|signal1(2)|1|1|6|1|1|12|1|V||1:416:45|
27=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(3)|signal1(3)|1|1|6|2|1|12|1|V||1:416:45|
28=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(4)|signal1(4)|1|1|6|3|1|12|1|V||1:416:45|
29=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(5)|signal1(5)|1|1|6|4|1|12|1|V||1:416:45|
30=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(6)|signal1(6)|1|1|6|5|1|12|1|V||1:416:45|
31=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(7)|signal1(7)|1|1|6|6|1|12|1|V||1:416:45|
32=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(8)|signal1(8)|1|1|6|7|1|12|1|V||1:416:45|
33=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(9)|signal1(9)|1|1|6|8|1|12|1|V||1:416:45|
34=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(10)|signal1(10)|1|1|6|9|1|12|1|V||1:416:45|
35=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(11)|signal1(11)|1|1|6|10|1|12|1|V||1:416:45|
36=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Delay To avoid algebraic loop/port1(12)|signal1(12)|1|1|6|11|1|12|1|V||1:416:45|
37=phasor08_IEEE13/Sm_master/Solver/port1(1)|signal1(1)|1|1|7|0|1|12|1|V||1:1|
38=phasor08_IEEE13/Sm_master/Solver/port1(2)|signal1(2)|1|1|7|1|1|12|1|V||1:1|
39=phasor08_IEEE13/Sm_master/Solver/port1(3)|signal1(3)|1|1|7|2|1|12|1|V||1:1|
40=phasor08_IEEE13/Sm_master/Solver/port1(4)|signal1(4)|1|1|7|3|1|12|1|V||1:1|
41=phasor08_IEEE13/Sm_master/Solver/port1(5)|signal1(5)|1|1|7|4|1|12|1|V||1:1|
42=phasor08_IEEE13/Sm_master/Solver/port1(6)|signal1(6)|1|1|7|5|1|12|1|V||1:1|
43=phasor08_IEEE13/Sm_master/Solver/port1(7)|signal1(7)|1|1|7|6|1|12|1|V||1:1|
44=phasor08_IEEE13/Sm_master/Solver/port1(8)|signal1(8)|1|1|7|7|1|12|1|V||1:1|
45=phasor08_IEEE13/Sm_master/Solver/port1(9)|signal1(9)|1|1|7|8|1|12|1|V||1:1|
46=phasor08_IEEE13/Sm_master/Solver/port1(10)|signal1(10)|1|1|7|9|1|12|1|V||1:1|
47=phasor08_IEEE13/Sm_master/Solver/port1(11)|signal1(11)|1|1|7|10|1|12|1|V||1:1|
48=phasor08_IEEE13/Sm_master/Solver/port1(12)|signal1(12)|1|1|7|11|1|12|1|V||1:1|
49=phasor08_IEEE13/Sm_master/Solver/port2(1)|signal2(1)|1|2|8|0|1|12|1|V||1:1|
50=phasor08_IEEE13/Sm_master/Solver/port2(2)|signal2(2)|1|2|8|1|1|12|1|V||1:1|
51=phasor08_IEEE13/Sm_master/Solver/port2(3)|signal2(3)|1|2|8|2|1|12|1|V||1:1|
52=phasor08_IEEE13/Sm_master/Solver/port2(4)|signal2(4)|1|2|8|3|1|12|1|V||1:1|
53=phasor08_IEEE13/Sm_master/Solver/port2(5)|signal2(5)|1|2|8|4|1|12|1|V||1:1|
54=phasor08_IEEE13/Sm_master/Solver/port2(6)|signal2(6)|1|2|8|5|1|12|1|V||1:1|
55=phasor08_IEEE13/Sm_master/Solver/port2(7)|signal2(7)|1|2|8|6|1|12|1|V||1:1|
56=phasor08_IEEE13/Sm_master/Solver/port2(8)|signal2(8)|1|2|8|7|1|12|1|V||1:1|
57=phasor08_IEEE13/Sm_master/Solver/port2(9)|signal2(9)|1|2|8|8|1|12|1|V||1:1|
58=phasor08_IEEE13/Sm_master/Solver/port2(10)|signal2(10)|1|2|8|9|1|12|1|V||1:1|
59=phasor08_IEEE13/Sm_master/Solver/port2(11)|signal2(11)|1|2|8|10|1|12|1|V||1:1|
60=phasor08_IEEE13/Sm_master/Solver/port2(12)|signal2(12)|1|2|8|11|1|12|1|V||1:1|
61=phasor08_IEEE13/Sm_master/Solver/port3(1)|signal3(1)|1|3|9|0|1|12|1|V||1:1|
62=phasor08_IEEE13/Sm_master/Solver/port3(2)|signal3(2)|1|3|9|1|1|12|1|V||1:1|
63=phasor08_IEEE13/Sm_master/Solver/port3(3)|signal3(3)|1|3|9|2|1|12|1|V||1:1|
64=phasor08_IEEE13/Sm_master/Solver/port3(4)|signal3(4)|1|3|9|3|1|12|1|V||1:1|
65=phasor08_IEEE13/Sm_master/Solver/port3(5)|signal3(5)|1|3|9|4|1|12|1|V||1:1|
66=phasor08_IEEE13/Sm_master/Solver/port3(6)|signal3(6)|1|3|9|5|1|12|1|V||1:1|
67=phasor08_IEEE13/Sm_master/Solver/port3(7)|signal3(7)|1|3|9|6|1|12|1|V||1:1|
68=phasor08_IEEE13/Sm_master/Solver/port3(8)|signal3(8)|1|3|9|7|1|12|1|V||1:1|
69=phasor08_IEEE13/Sm_master/Solver/port3(9)|signal3(9)|1|3|9|8|1|12|1|V||1:1|
70=phasor08_IEEE13/Sm_master/Solver/port3(10)|signal3(10)|1|3|9|9|1|12|1|V||1:1|
71=phasor08_IEEE13/Sm_master/Solver/port3(11)|signal3(11)|1|3|9|10|1|12|1|V||1:1|
72=phasor08_IEEE13/Sm_master/Solver/port3(12)|signal3(12)|1|3|9|11|1|12|1|V||1:1|
73=phasor08_IEEE13/Sm_master/Solver/port4(1)|signal4(1)|1|4|10|0|1|12|1|V||1:1|
74=phasor08_IEEE13/Sm_master/Solver/port4(2)|signal4(2)|1|4|10|1|1|12|1|V||1:1|
75=phasor08_IEEE13/Sm_master/Solver/port4(3)|signal4(3)|1|4|10|2|1|12|1|V||1:1|
76=phasor08_IEEE13/Sm_master/Solver/port4(4)|signal4(4)|1|4|10|3|1|12|1|V||1:1|
77=phasor08_IEEE13/Sm_master/Solver/port4(5)|signal4(5)|1|4|10|4|1|12|1|V||1:1|
78=phasor08_IEEE13/Sm_master/Solver/port4(6)|signal4(6)|1|4|10|5|1|12|1|V||1:1|
79=phasor08_IEEE13/Sm_master/Solver/port4(7)|signal4(7)|1|4|10|6|1|12|1|V||1:1|
80=phasor08_IEEE13/Sm_master/Solver/port4(8)|signal4(8)|1|4|10|7|1|12|1|V||1:1|
81=phasor08_IEEE13/Sm_master/Solver/port4(9)|signal4(9)|1|4|10|8|1|12|1|V||1:1|
82=phasor08_IEEE13/Sm_master/Solver/port4(10)|signal4(10)|1|4|10|9|1|12|1|V||1:1|
83=phasor08_IEEE13/Sm_master/Solver/port4(11)|signal4(11)|1|4|10|10|1|12|1|V||1:1|
84=phasor08_IEEE13/Sm_master/Solver/port4(12)|signal4(12)|1|4|10|11|1|12|1|V||1:1|
85=phasor08_IEEE13/Sm_master/Solver/port5(1)|signal5(1)|1|5|11|0|1|2|1|V||1:1|
86=phasor08_IEEE13/Sm_master/Solver/port5(2)|signal5(2)|1|5|11|1|1|2|1|V||1:1|
87=phasor08_IEEE13/Sm_master/Solver/port6(1)|signal6(1)|1|6|12|0|1|4|1|V||1:1|
88=phasor08_IEEE13/Sm_master/Solver/port6(2)|signal6(2)|1|6|12|1|1|4|1|V||1:1|
89=phasor08_IEEE13/Sm_master/Solver/port6(3)|signal6(3)|1|6|12|2|1|4|1|V||1:1|
90=phasor08_IEEE13/Sm_master/Solver/port6(4)|signal6(4)|1|6|12|3|1|4|1|V||1:1|
91=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(1)|signal1(1)|1|1|13|0|1|12|1|V||1:416:67|
92=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(2)|signal1(2)|1|1|13|1|1|12|1|V||1:416:67|
93=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(3)|signal1(3)|1|1|13|2|1|12|1|V||1:416:67|
94=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(4)|signal1(4)|1|1|13|3|1|12|1|V||1:416:67|
95=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(5)|signal1(5)|1|1|13|4|1|12|1|V||1:416:67|
96=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(6)|signal1(6)|1|1|13|5|1|12|1|V||1:416:67|
97=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(7)|signal1(7)|1|1|13|6|1|12|1|V||1:416:67|
98=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(8)|signal1(8)|1|1|13|7|1|12|1|V||1:416:67|
99=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(9)|signal1(9)|1|1|13|8|1|12|1|V||1:416:67|
100=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(10)|signal1(10)|1|1|13|9|1|12|1|V||1:416:67|
101=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(11)|signal1(11)|1|1|13|10|1|12|1|V||1:416:67|
102=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/Switch/port1(12)|signal1(12)|1|1|13|11|1|12|1|V||1:416:67|
103=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(1)|signal1(1)|1|1|14|0|1|12|1|V||1:416:35|
104=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(2)|signal1(2)|1|1|14|1|1|12|1|V||1:416:35|
105=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(3)|signal1(3)|1|1|14|2|1|12|1|V||1:416:35|
106=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(4)|signal1(4)|1|1|14|3|1|12|1|V||1:416:35|
107=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(5)|signal1(5)|1|1|14|4|1|12|1|V||1:416:35|
108=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(6)|signal1(6)|1|1|14|5|1|12|1|V||1:416:35|
109=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(7)|signal1(7)|1|1|14|6|1|12|1|V||1:416:35|
110=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(8)|signal1(8)|1|1|14|7|1|12|1|V||1:416:35|
111=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(9)|signal1(9)|1|1|14|8|1|12|1|V||1:416:35|
112=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(10)|signal1(10)|1|1|14|9|1|12|1|V||1:416:35|
113=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(11)|signal1(11)|1|1|14|10|1|12|1|V||1:416:35|
114=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/const 1/port1(12)|signal1(12)|1|1|14|11|1|12|1|V||1:416:35|
115=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(1)|signal1(1)|1|1|15|0|1|12|1|V||1:416:13|
116=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(2)|signal1(2)|1|1|15|1|1|12|1|V||1:416:13|
117=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(3)|signal1(3)|1|1|15|2|1|12|1|V||1:416:13|
118=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(4)|signal1(4)|1|1|15|3|1|12|1|V||1:416:13|
119=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(5)|signal1(5)|1|1|15|4|1|12|1|V||1:416:13|
120=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(6)|signal1(6)|1|1|15|5|1|12|1|V||1:416:13|
121=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(7)|signal1(7)|1|1|15|6|1|12|1|V||1:416:13|
122=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(8)|signal1(8)|1|1|15|7|1|12|1|V||1:416:13|
123=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(9)|signal1(9)|1|1|15|8|1|12|1|V||1:416:13|
124=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(10)|signal1(10)|1|1|15|9|1|12|1|V||1:416:13|
125=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(11)|signal1(11)|1|1|15|10|1|12|1|V||1:416:13|
126=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Divide1/port1(12)|signal1(12)|1|1|15|11|1|12|1|V||1:416:13|
127=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(1)|signal1(1)|1|1|16|0|1|12|1|V||1:416:30|
128=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(2)|signal1(2)|1|1|16|1|1|12|1|V||1:416:30|
129=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(3)|signal1(3)|1|1|16|2|1|12|1|V||1:416:30|
130=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(4)|signal1(4)|1|1|16|3|1|12|1|V||1:416:30|
131=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(5)|signal1(5)|1|1|16|4|1|12|1|V||1:416:30|
132=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(6)|signal1(6)|1|1|16|5|1|12|1|V||1:416:30|
133=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(7)|signal1(7)|1|1|16|6|1|12|1|V||1:416:30|
134=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(8)|signal1(8)|1|1|16|7|1|12|1|V||1:416:30|
135=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(9)|signal1(9)|1|1|16|8|1|12|1|V||1:416:30|
136=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(10)|signal1(10)|1|1|16|9|1|12|1|V||1:416:30|
137=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(11)|signal1(11)|1|1|16|10|1|12|1|V||1:416:30|
138=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Switch/port1(12)|signal1(12)|1|1|16|11|1|12|1|V||1:416:30|
139=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(1)|signal1(1)|1|1|17|0|1|12|1|V||1:416:56|
140=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(2)|signal1(2)|1|1|17|1|1|12|1|V||1:416:56|
141=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(3)|signal1(3)|1|1|17|2|1|12|1|V||1:416:56|
142=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(4)|signal1(4)|1|1|17|3|1|12|1|V||1:416:56|
143=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(5)|signal1(5)|1|1|17|4|1|12|1|V||1:416:56|
144=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(6)|signal1(6)|1|1|17|5|1|12|1|V||1:416:56|
145=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(7)|signal1(7)|1|1|17|6|1|12|1|V||1:416:56|
146=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(8)|signal1(8)|1|1|17|7|1|12|1|V||1:416:56|
147=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(9)|signal1(9)|1|1|17|8|1|12|1|V||1:416:56|
148=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(10)|signal1(10)|1|1|17|9|1|12|1|V||1:416:56|
149=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(11)|signal1(11)|1|1|17|10|1|12|1|V||1:416:56|
150=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/Detected/port1(12)|signal1(12)|1|1|17|11|1|12|1|V||1:416:56|
151=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(1)|y(1)|1|1|18|0|1|12|1|V||1:416:15|
152=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(2)|y(2)|1|1|18|1|1|12|1|V||1:416:15|
153=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(3)|y(3)|1|1|18|2|1|12|1|V||1:416:15|
154=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(4)|y(4)|1|1|18|3|1|12|1|V||1:416:15|
155=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(5)|y(5)|1|1|18|4|1|12|1|V||1:416:15|
156=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(6)|y(6)|1|1|18|5|1|12|1|V||1:416:15|
157=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(7)|y(7)|1|1|18|6|1|12|1|V||1:416:15|
158=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(8)|y(8)|1|1|18|7|1|12|1|V||1:416:15|
159=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(9)|y(9)|1|1|18|8|1|12|1|V||1:416:15|
160=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(10)|y(10)|1|1|18|9|1|12|1|V||1:416:15|
161=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(11)|y(11)|1|1|18|10|1|12|1|V||1:416:15|
162=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/MATLAB Function/port1(12)|y(12)|1|1|18|11|1|12|1|V||1:416:15|
163=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(1)|signal1(1)|1|1|20|0|1|12|1|V||1:416:11|
164=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(2)|signal1(2)|1|1|20|1|1|12|1|V||1:416:11|
165=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(3)|signal1(3)|1|1|20|2|1|12|1|V||1:416:11|
166=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(4)|signal1(4)|1|1|20|3|1|12|1|V||1:416:11|
167=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(5)|signal1(5)|1|1|20|4|1|12|1|V||1:416:11|
168=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(6)|signal1(6)|1|1|20|5|1|12|1|V||1:416:11|
169=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(7)|signal1(7)|1|1|20|6|1|12|1|V||1:416:11|
170=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(8)|signal1(8)|1|1|20|7|1|12|1|V||1:416:11|
171=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(9)|signal1(9)|1|1|20|8|1|12|1|V||1:416:11|
172=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(10)|signal1(10)|1|1|20|9|1|12|1|V||1:416:11|
173=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(11)|signal1(11)|1|1|20|10|1|12|1|V||1:416:11|
174=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/Discrete-Time Integrator/port1(12)|signal1(12)|1|1|20|11|1|12|1|V||1:416:11|
175=phasor08_IEEE13/Sm_master/Subsystem2/Clock/port1|signal1|1|1|21|0|1|1|1|S||1:162|
176=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(1)|signal1(1)|1|1|22|0|1|12|1|V||1:416:26|
177=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(2)|signal1(2)|1|1|22|1|1|12|1|V||1:416:26|
178=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(3)|signal1(3)|1|1|22|2|1|12|1|V||1:416:26|
179=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(4)|signal1(4)|1|1|22|3|1|12|1|V||1:416:26|
180=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(5)|signal1(5)|1|1|22|4|1|12|1|V||1:416:26|
181=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(6)|signal1(6)|1|1|22|5|1|12|1|V||1:416:26|
182=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(7)|signal1(7)|1|1|22|6|1|12|1|V||1:416:26|
183=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(8)|signal1(8)|1|1|22|7|1|12|1|V||1:416:26|
184=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(9)|signal1(9)|1|1|22|8|1|12|1|V||1:416:26|
185=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(10)|signal1(10)|1|1|22|9|1|12|1|V||1:416:26|
186=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(11)|signal1(11)|1|1|22|10|1|12|1|V||1:416:26|
187=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/SW/Data Type Conversion3/port1(12)|signal1(12)|1|1|22|11|1|12|1|V||1:416:26|
188=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(1)|signal1(1)|1|1|23|0|1|12|1|V||1:416:58|
189=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(2)|signal1(2)|1|1|23|1|1|12|1|V||1:416:58|
190=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(3)|signal1(3)|1|1|23|2|1|12|1|V||1:416:58|
191=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(4)|signal1(4)|1|1|23|3|1|12|1|V||1:416:58|
192=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(5)|signal1(5)|1|1|23|4|1|12|1|V||1:416:58|
193=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(6)|signal1(6)|1|1|23|5|1|12|1|V||1:416:58|
194=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(7)|signal1(7)|1|1|23|6|1|12|1|V||1:416:58|
195=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(8)|signal1(8)|1|1|23|7|1|12|1|V||1:416:58|
196=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(9)|signal1(9)|1|1|23|8|1|12|1|V||1:416:58|
197=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(10)|signal1(10)|1|1|23|9|1|12|1|V||1:416:58|
198=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(11)|signal1(11)|1|1|23|10|1|12|1|V||1:416:58|
199=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/SR FLIPFLOP/To Hold/port1(12)|signal1(12)|1|1|23|11|1|12|1|V||1:416:58|
200=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(1)|signal1(1)|1|1|24|0|1|12|1|V||1:416:39|
201=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(2)|signal1(2)|1|1|24|1|1|12|1|V||1:416:39|
202=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(3)|signal1(3)|1|1|24|2|1|12|1|V||1:416:39|
203=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(4)|signal1(4)|1|1|24|3|1|12|1|V||1:416:39|
204=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(5)|signal1(5)|1|1|24|4|1|12|1|V||1:416:39|
205=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(6)|signal1(6)|1|1|24|5|1|12|1|V||1:416:39|
206=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(7)|signal1(7)|1|1|24|6|1|12|1|V||1:416:39|
207=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(8)|signal1(8)|1|1|24|7|1|12|1|V||1:416:39|
208=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(9)|signal1(9)|1|1|24|8|1|12|1|V||1:416:39|
209=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(10)|signal1(10)|1|1|24|9|1|12|1|V||1:416:39|
210=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(11)|signal1(11)|1|1|24|10|1|12|1|V||1:416:39|
211=phasor08_IEEE13/Sm_master/Inverse Time Overcurrent Relay/51PH/sw_Q1/port1(12)|signal1(12)|1|1|24|11|1|12|1|V||1:416:39|
[FixedSignal]
1=phasor08_IEEE13/Sm_master/port1(1)|signal1(1)|1|1|1|1|0|
2=phasor08_IEEE13/Sm_master/port1(2)|signal1(2)|1|1|2|1|0|
3=phasor08_IEEE13/Sm_master/port1(3)|signal1(3)|1|1|3|1|0|
4=phasor08_IEEE13/Sm_master/port1(4)|signal1(4)|1|1|4|1|0|
5=phasor08_IEEE13/Sm_master/port1(5)|signal1(5)|1|1|5|1|0|
6=phasor08_IEEE13/Sm_master/port1(6)|signal1(6)|1|1|6|1|0|
7=phasor08_IEEE13/Sm_master/port1(7)|signal1(7)|1|1|7|1|0|
8=phasor08_IEEE13/Sm_master/port1(8)|signal1(8)|1|1|8|1|0|
9=phasor08_IEEE13/Sm_master/port1(9)|signal1(9)|1|1|9|1|0|
10=phasor08_IEEE13/Sm_master/port1(10)|signal1(10)|1|1|10|1|0|
11=phasor08_IEEE13/Sm_master/port1(11)|signal1(11)|1|1|11|1|0|
12=phasor08_IEEE13/Sm_master/port1(12)|signal1(12)|1|1|12|1|0|
13=phasor08_IEEE13/Sm_master/port2(1)|signal1(1)|1|1|13|1|0|
14=phasor08_IEEE13/Sm_master/port2(2)|signal1(2)|1|1|14|1|0|
15=phasor08_IEEE13/Sm_master/port2(3)|signal1(3)|1|1|15|1|0|
16=phasor08_IEEE13/Sm_master/port2(4)|signal1(4)|1|1|16|1|0|
17=phasor08_IEEE13/Sm_master/port2(5)|signal1(5)|1|1|17|1|0|
18=phasor08_IEEE13/Sm_master/port2(6)|signal1(6)|1|1|18|1|0|
19=phasor08_IEEE13/Sm_master/port2(7)|signal1(7)|1|1|19|1|0|
20=phasor08_IEEE13/Sm_master/port2(8)|signal1(8)|1|1|20|1|0|
21=phasor08_IEEE13/Sm_master/port2(9)|signal1(9)|1|1|21|1|0|
22=phasor08_IEEE13/Sm_master/port2(10)|signal1(10)|1|1|22|1|0|
23=phasor08_IEEE13/Sm_master/port2(11)|signal1(11)|1|1|23|1|0|
24=phasor08_IEEE13/Sm_master/port2(12)|signal1(12)|1|1|24|1|0|
25=phasor08_IEEE13/Sm_master/port3(1)|signal1(1)|1|1|25|1|0|
26=phasor08_IEEE13/Sm_master/port3(2)|signal1(2)|1|1|26|1|0|
27=phasor08_IEEE13/Sm_master/port3(3)|signal1(3)|1|1|27|1|0|
28=phasor08_IEEE13/Sm_master/port3(4)|signal1(4)|1|1|28|1|0|
29=phasor08_IEEE13/Sm_master/port3(5)|signal1(5)|1|1|29|1|0|
30=phasor08_IEEE13/Sm_master/port3(6)|signal1(6)|1|1|30|1|0|
31=phasor08_IEEE13/Sm_master/port3(7)|signal1(7)|1|1|31|1|0|
32=phasor08_IEEE13/Sm_master/port3(8)|signal1(8)|1|1|32|1|0|
33=phasor08_IEEE13/Sm_master/port3(9)|signal1(9)|1|1|33|1|0|
34=phasor08_IEEE13/Sm_master/port3(10)|signal1(10)|1|1|34|1|0|
35=phasor08_IEEE13/Sm_master/port3(11)|signal1(11)|1|1|35|1|0|
36=phasor08_IEEE13/Sm_master/port3(12)|signal1(12)|1|1|36|1|0|
37=phasor08_IEEE13/Sm_master/port4(1)|signal1(1)|1|1|37|1|0|
38=phasor08_IEEE13/Sm_master/port4(2)|signal1(2)|1|1|38|1|0|
39=phasor08_IEEE13/Sm_master/port4(3)|signal1(3)|1|1|39|1|0|
40=phasor08_IEEE13/Sm_master/port4(4)|signal1(4)|1|1|40|1|0|
41=phasor08_IEEE13/Sm_master/port4(5)|signal1(5)|1|1|41|1|0|
42=phasor08_IEEE13/Sm_master/port4(6)|signal1(6)|1|1|42|1|0|
43=phasor08_IEEE13/Sm_master/port4(7)|signal1(7)|1|1|43|1|0|
44=phasor08_IEEE13/Sm_master/port4(8)|signal1(8)|1|1|44|1|0|
45=phasor08_IEEE13/Sm_master/port4(9)|signal1(9)|1|1|45|1|0|
46=phasor08_IEEE13/Sm_master/port4(10)|signal1(10)|1|1|46|1|0|
47=phasor08_IEEE13/Sm_master/port4(11)|signal1(11)|1|1|47|1|0|
48=phasor08_IEEE13/Sm_master/port4(12)|signal1(12)|1|1|48|1|0|
49=phasor08_IEEE13/Sm_master/port5(1)|signal1(1)|1|1|49|1|0|
50=phasor08_IEEE13/Sm_master/port5(2)|signal1(2)|1|1|50|1|0|
51=phasor08_IEEE13/Sm_master/port6(1)|signal1(1)|1|1|51|1|0|
52=phasor08_IEEE13/Sm_master/port6(2)|signal1(2)|1|1|52|1|0|
53=phasor08_IEEE13/Sm_master/port6(3)|signal1(3)|1|1|53|1|0|
54=phasor08_IEEE13/Sm_master/port6(4)|signal1(4)|1|1|54|1|0|
55=phasor08_IEEE13/Sm_master/port7(1)|signal1(1)|1|1|55|1|0|
56=phasor08_IEEE13/Sm_master/port7(2)|signal1(2)|1|1|56|1|0|
57=phasor08_IEEE13/Sm_master/port7(3)|signal1(3)|1|1|57|1|0|
58=phasor08_IEEE13/Sm_master/port7(4)|signal1(4)|1|1|58|1|0|
59=phasor08_IEEE13/Sm_master/port7(5)|signal1(5)|1|1|59|1|0|
60=phasor08_IEEE13/Sm_master/port7(6)|signal1(6)|1|1|60|1|0|
61=phasor08_IEEE13/Sm_master/port7(7)|signal1(7)|1|1|61|1|0|
62=phasor08_IEEE13/Sm_master/port7(8)|signal1(8)|1|1|62|1|0|
63=phasor08_IEEE13/Sm_master/port7(9)|signal1(9)|1|1|63|1|0|
64=phasor08_IEEE13/Sm_master/port7(10)|signal1(10)|1|1|64|1|0|
65=phasor08_IEEE13/Sm_master/port7(11)|signal1(11)|1|1|65|1|0|
66=phasor08_IEEE13/Sm_master/port7(12)|signal1(12)|1|1|66|1|0|
[ControlSignal]
1=phasor08_IEEE13/sc_console/port1(1)|signal1.After event values(1)|7|1|1|1|0|
2=phasor08_IEEE13/sc_console/port1(2)|signal1.After event values(2)|7|1|2|1|0|
3=phasor08_IEEE13/sc_console/port1(3)|signal1.After event values(3)|7|1|3|1|0|
4=phasor08_IEEE13/sc_console/port1(4)|signal1.Event time (seconds)|7|1|4|1|0|
5=phasor08_IEEE13/sc_console/port1(5)|signal1.Before event values(1)|7|1|5|1|0|
6=phasor08_IEEE13/sc_console/port1(6)|signal1.Before event values(2)|7|1|6|1|0|
7=phasor08_IEEE13/sc_console/port1(7)|signal1.Before event values(3)|7|1|7|1|0|
8=phasor08_IEEE13/sc_console/port2(1)|signal1.After event values(1)|5|1|8|1|0|
9=phasor08_IEEE13/sc_console/port2(2)|signal1.After event values(2)|5|1|9|1|0|
10=phasor08_IEEE13/sc_console/port2(3)|signal1.Event time (seconds)|5|1|10|1|0|
11=phasor08_IEEE13/sc_console/port2(4)|signal1.Before event values(1)|5|1|11|1|0|
12=phasor08_IEEE13/sc_console/port2(5)|signal1.Before event values(2)|5|1|12|1|0|
13=phasor08_IEEE13/sc_console/port3(1)|signal1(1)|4|1|13|1|0|
14=phasor08_IEEE13/sc_console/port3(2)|signal1(2)|4|1|14|1|0|
15=phasor08_IEEE13/sc_console/port3(3)|signal1(3)|4|1|15|1|0|
16=phasor08_IEEE13/sc_console/port3(4)|signal1(4)|4|1|16|1|0|
17=phasor08_IEEE13/sc_console/port4|signal1|1|1|17|1|0|
[Size]
nbSignals=211
nbFixedSignals=66
nbControlSignal=17
