
Temperature Sensor Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000109fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08010ba0  08010ba0  00020ba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011004  08011004  00030350  2**0
                  CONTENTS
  4 .ARM          00000008  08011004  08011004  00021004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801100c  0801100c  00030350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801100c  0801100c  0002100c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011010  08011010  00021010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  08011014  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022c0  20000350  08011364  00030350  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002610  08011364  00032610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fbda  00000000  00000000  00030380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c6f  00000000  00000000  0005ff5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001eb0  00000000  00000000  00065bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c70  00000000  00000000  00067a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020cf5  00000000  00000000  000696f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a647  00000000  00000000  0008a3e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ace95  00000000  00000000  000b4a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001618c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091e8  00000000  00000000  00161914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0016aafc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0016abc8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010b84 	.word	0x08010b84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	08010b84 	.word	0x08010b84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <OperateLED_A>:
#include "BSP.h"
#include "main.h"


void OperateLED_A (LEDState_t eState)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d105      	bne.n	8000ecc <OperateLED_A+0x1c>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <OperateLED_A+0x34>)
 8000ec6:	f001 fc57 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
	}
}
 8000eca:	e007      	b.n	8000edc <OperateLED_A+0x2c>
	else if(eState == eLED_Off)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d104      	bne.n	8000edc <OperateLED_A+0x2c>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <OperateLED_A+0x34>)
 8000ed8:	f001 fc4e 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40020800 	.word	0x40020800

08000ee8 <OperateLED_C>:
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	}
}
void OperateLED_C (LEDState_t eState)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d105      	bne.n	8000f04 <OperateLED_C+0x1c>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2104      	movs	r1, #4
 8000efc:	4807      	ldr	r0, [pc, #28]	; (8000f1c <OperateLED_C+0x34>)
 8000efe:	f001 fc3b 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
	}
}
 8000f02:	e007      	b.n	8000f14 <OperateLED_C+0x2c>
	else if(eState == eLED_Off)
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d104      	bne.n	8000f14 <OperateLED_C+0x2c>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	4803      	ldr	r0, [pc, #12]	; (8000f1c <OperateLED_C+0x34>)
 8000f10:	f001 fc32 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40020800 	.word	0x40020800

08000f20 <ToggleLED_B>:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	}
}

void ToggleLED_B()
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000f24:	2102      	movs	r1, #2
 8000f26:	4802      	ldr	r0, [pc, #8]	; (8000f30 <ToggleLED_B+0x10>)
 8000f28:	f001 fc3f 	bl	80027aa <HAL_GPIO_TogglePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40020800 	.word	0x40020800

08000f34 <ToggleLED_D>:

void ToggleLED_D()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000f38:	2108      	movs	r1, #8
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <ToggleLED_D+0x10>)
 8000f3c:	f001 fc35 	bl	80027aa <HAL_GPIO_TogglePin>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40020800 	.word	0x40020800

08000f48 <OperateSensorPower_A>:

void OperateSensorPower_A (SensorState_t eState)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d106      	bne.n	8000f66 <OperateSensorPower_A+0x1e>
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f5e:	4808      	ldr	r0, [pc, #32]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f60:	f001 fc0a 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000f64:	e008      	b.n	8000f78 <OperateSensorPower_A+0x30>
	else if(eState == eSensor_Off)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d105      	bne.n	8000f78 <OperateSensorPower_A+0x30>
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	4803      	ldr	r0, [pc, #12]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f74:	f001 fc00 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020800 	.word	0x40020800

08000f84 <OperateSensorPower_B>:
void OperateSensorPower_B (SensorState_t eState)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d106      	bne.n	8000fa2 <OperateSensorPower_B+0x1e>
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000f9c:	f001 fbec 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000fa0:	e008      	b.n	8000fb4 <OperateSensorPower_B+0x30>
	else if(eState == eSensor_Off)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d105      	bne.n	8000fb4 <OperateSensorPower_B+0x30>
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fae:	4803      	ldr	r0, [pc, #12]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000fb0:	f001 fbe2 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40020800 	.word	0x40020800

08000fc0 <TurnAllSensorOn>:

void TurnAllSensorOn()
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	OperateSensorPower_A(eSensor_On);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff ffbf 	bl	8000f48 <OperateSensorPower_A>
	OperateSensorPower_B(eSensor_On);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff ffda 	bl	8000f84 <OperateSensorPower_B>
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <SensorArray_Init>:
	0x0C,
	0x0E
};

void SensorArray_Init(I2C_HandleTypeDef *hI2CA, I2C_HandleTypeDef *hI2CB)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CA_DeviceCount; u8Idx++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e024      	b.n	800102e <SensorArray_Init+0x5a>
	{
		kaSensorArrayDataA[u8Idx].hTranscieverHandle = hI2CA;
 8000fe4:	7bfa      	ldrb	r2, [r7, #15]
 8000fe6:	492c      	ldr	r1, [pc, #176]	; (8001098 <SensorArray_Init+0xc4>)
 8000fe8:	4613      	mov	r3, r2
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListA[u8Idx]);
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4a28      	ldr	r2, [pc, #160]	; (800109c <SensorArray_Init+0xc8>)
 8000ffc:	5cd3      	ldrb	r3, [r2, r3]
 8000ffe:	7bfa      	ldrb	r2, [r7, #15]
 8001000:	3330      	adds	r3, #48	; 0x30
 8001002:	b2d8      	uxtb	r0, r3
 8001004:	4924      	ldr	r1, [pc, #144]	; (8001098 <SensorArray_Init+0xc4>)
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	440b      	add	r3, r1
 8001010:	3301      	adds	r3, #1
 8001012:	4602      	mov	r2, r0
 8001014:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].bEnabled = true;
 8001016:	7bfa      	ldrb	r2, [r7, #15]
 8001018:	491f      	ldr	r1, [pc, #124]	; (8001098 <SensorArray_Init+0xc4>)
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	440b      	add	r3, r1
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CA_DeviceCount; u8Idx++)
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	3301      	adds	r3, #1
 800102c:	73fb      	strb	r3, [r7, #15]
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	2b04      	cmp	r3, #4
 8001032:	d9d7      	bls.n	8000fe4 <SensorArray_Init+0x10>
	}
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CB_DeviceCount; u8Idx++)
 8001034:	2300      	movs	r3, #0
 8001036:	73bb      	strb	r3, [r7, #14]
 8001038:	e024      	b.n	8001084 <SensorArray_Init+0xb0>
	{
		kaSensorArrayDataB[u8Idx].hTranscieverHandle = hI2CB;
 800103a:	7bba      	ldrb	r2, [r7, #14]
 800103c:	4918      	ldr	r1, [pc, #96]	; (80010a0 <SensorArray_Init+0xcc>)
 800103e:	4613      	mov	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4413      	add	r3, r2
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	440b      	add	r3, r1
 8001048:	3304      	adds	r3, #4
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListB[u8Idx]);
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <SensorArray_Init+0xd0>)
 8001052:	5cd3      	ldrb	r3, [r2, r3]
 8001054:	7bba      	ldrb	r2, [r7, #14]
 8001056:	3330      	adds	r3, #48	; 0x30
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	4911      	ldr	r1, [pc, #68]	; (80010a0 <SensorArray_Init+0xcc>)
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	3301      	adds	r3, #1
 8001068:	4602      	mov	r2, r0
 800106a:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].bEnabled = true;
 800106c:	7bba      	ldrb	r2, [r7, #14]
 800106e:	490c      	ldr	r1, [pc, #48]	; (80010a0 <SensorArray_Init+0xcc>)
 8001070:	4613      	mov	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CB_DeviceCount; u8Idx++)
 800107e:	7bbb      	ldrb	r3, [r7, #14]
 8001080:	3301      	adds	r3, #1
 8001082:	73bb      	strb	r3, [r7, #14]
 8001084:	7bbb      	ldrb	r3, [r7, #14]
 8001086:	2b04      	cmp	r3, #4
 8001088:	d9d7      	bls.n	800103a <SensorArray_Init+0x66>
	}
}
 800108a:	bf00      	nop
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	20000a2c 	.word	0x20000a2c
 800109c:	08010bf4 	.word	0x08010bf4
 80010a0:	20000a68 	.word	0x20000a68
 80010a4:	08010bfc 	.word	0x08010bfc

080010a8 <MCP9808_Read>:

#include "TemperatureSensor_MCP9808.h"
#include "MCP9808_ArrayData.h"

void MCP9808_Read(MCP9808_Sensor_t *kSensor)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_IT(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9808_AddressAmbientTemperature, 1, kSensor->u16RawMeasurement, 2);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6858      	ldr	r0, [r3, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	b299      	uxth	r1, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3308      	adds	r3, #8
 80010be:	2202      	movs	r2, #2
 80010c0:	9201      	str	r2, [sp, #4]
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2205      	movs	r2, #5
 80010c8:	f001 fcf2 	bl	8002ab0 <HAL_I2C_Mem_Read_IT>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <MCP9808_DecodeTemperature>:


float MCP9808_DecodeTemperature(MCP9808_Sensor_t *kSensor)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	uint16_t u16FixedPointReadingLow = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	827b      	strh	r3, [r7, #18]
	uint16_t u16FixedPointReadingHigh = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	823b      	strh	r3, [r7, #16]
	uint16_t u16FixedPointReading = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	81fb      	strh	r3, [r7, #14]
	bool bNegativeSign = false;
 80010e8:	2300      	movs	r3, #0
 80010ea:	737b      	strb	r3, [r7, #13]
	float fResult = 0.0;
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]

	u16FixedPointReadingLow = ((uint16_t)(kSensor->u16RawMeasurement[0])) << 8;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7a1b      	ldrb	r3, [r3, #8]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	827b      	strh	r3, [r7, #18]
	bNegativeSign = ( u16FixedPointReadingLow & 0x1000) && 0x1000;
 80010fc:	8a7b      	ldrh	r3, [r7, #18]
 80010fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001102:	2b00      	cmp	r3, #0
 8001104:	bf14      	ite	ne
 8001106:	2301      	movne	r3, #1
 8001108:	2300      	moveq	r3, #0
 800110a:	737b      	strb	r3, [r7, #13]
	u16FixedPointReadingLow = u16FixedPointReadingLow & (0x0FFF); // Mask to delete threshold data and sign
 800110c:	8a7b      	ldrh	r3, [r7, #18]
 800110e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001112:	827b      	strh	r3, [r7, #18]

	u16FixedPointReadingHigh = ((uint16_t)(kSensor->u16RawMeasurement[1]));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	7a5b      	ldrb	r3, [r3, #9]
 8001118:	823b      	strh	r3, [r7, #16]
	u16FixedPointReading = u16FixedPointReadingLow + u16FixedPointReadingHigh;
 800111a:	8a7a      	ldrh	r2, [r7, #18]
 800111c:	8a3b      	ldrh	r3, [r7, #16]
 800111e:	4413      	add	r3, r2
 8001120:	81fb      	strh	r3, [r7, #14]

	if (bNegativeSign)
 8001122:	7b7b      	ldrb	r3, [r7, #13]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00d      	beq.n	8001144 <MCP9808_DecodeTemperature+0x70>
	{
		fResult = ((float)(u16FixedPointReading) / 16) * -1;
 8001128:	89fb      	ldrh	r3, [r7, #14]
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001132:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113a:	eef1 7a67 	vneg.f32	s15, s15
 800113e:	edc7 7a05 	vstr	s15, [r7, #20]
 8001142:	e00a      	b.n	800115a <MCP9808_DecodeTemperature+0x86>
	}
	else
	{
		fResult = ((float)(u16FixedPointReading) / 16);
 8001144:	89fb      	ldrh	r3, [r7, #14]
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800114e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001156:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return fResult;
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	ee07 3a90 	vmov	s15, r3
}
 8001160:	eeb0 0a67 	vmov.f32	s0, s15
 8001164:	371c      	adds	r7, #28
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
	...

08001170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <HAL_Init+0x40>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0d      	ldr	r2, [pc, #52]	; (80011b0 <HAL_Init+0x40>)
 800117a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_Init+0x40>)
 8001186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800118a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <HAL_Init+0x40>)
 8001192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001198:	2003      	movs	r0, #3
 800119a:	f000 fdf5 	bl	8001d88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800119e:	2000      	movs	r0, #0
 80011a0:	f000 f808 	bl	80011b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011a4:	f00b fd88 	bl	800ccb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023c00 	.word	0x40023c00

080011b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_InitTick+0x54>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_InitTick+0x58>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fe0d 	bl	8001df2 <HAL_SYSTICK_Config>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e00e      	b.n	8001200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d80a      	bhi.n	80011fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e8:	2200      	movs	r2, #0
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f000 fdd5 	bl	8001d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <HAL_InitTick+0x5c>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e000      	b.n	8001200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000118 	.word	0x20000118
 800120c:	20000004 	.word	0x20000004
 8001210:	20000000 	.word	0x20000000

08001214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000004 	.word	0x20000004
 8001238:	20000aa4 	.word	0x20000aa4

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000aa4 	.word	0x20000aa4

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000004 	.word	0x20000004

0800129c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e033      	b.n	800131a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d109      	bne.n	80012ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f00b fd24 	bl	800cd08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f003 0310 	and.w	r3, r3, #16
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d118      	bne.n	800130c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012e2:	f023 0302 	bic.w	r3, r3, #2
 80012e6:	f043 0202 	orr.w	r2, r3, #2
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 fb74 	bl	80019dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f023 0303 	bic.w	r3, r3, #3
 8001302:	f043 0201 	orr.w	r2, r3, #1
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	; 0x40
 800130a:	e001      	b.n	8001310 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800132c:	2300      	movs	r3, #0
 800132e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001336:	2b01      	cmp	r3, #1
 8001338:	d101      	bne.n	800133e <HAL_ADC_Start_IT+0x1a>
 800133a:	2302      	movs	r3, #2
 800133c:	e0a1      	b.n	8001482 <HAL_ADC_Start_IT+0x15e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2201      	movs	r2, #1
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	2b01      	cmp	r3, #1
 8001352:	d018      	beq.n	8001386 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f042 0201 	orr.w	r2, r2, #1
 8001362:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001364:	4b4a      	ldr	r3, [pc, #296]	; (8001490 <HAL_ADC_Start_IT+0x16c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a4a      	ldr	r2, [pc, #296]	; (8001494 <HAL_ADC_Start_IT+0x170>)
 800136a:	fba2 2303 	umull	r2, r3, r2, r3
 800136e:	0c9a      	lsrs	r2, r3, #18
 8001370:	4613      	mov	r3, r2
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	4413      	add	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001378:	e002      	b.n	8001380 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3b01      	subs	r3, #1
 800137e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f9      	bne.n	800137a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b01      	cmp	r3, #1
 8001392:	d169      	bne.n	8001468 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001398:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d007      	beq.n	80013c6 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d2:	d106      	bne.n	80013e2 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d8:	f023 0206 	bic.w	r2, r3, #6
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	645a      	str	r2, [r3, #68]	; 0x44
 80013e0:	e002      	b.n	80013e8 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013f0:	4b29      	ldr	r3, [pc, #164]	; (8001498 <HAL_ADC_Start_IT+0x174>)
 80013f2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013fc:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800140c:	f043 0320 	orr.w	r3, r3, #32
 8001410:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 031f 	and.w	r3, r3, #31
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10f      	bne.n	800143e <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d129      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	e020      	b.n	8001480 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a16      	ldr	r2, [pc, #88]	; (800149c <HAL_ADC_Start_IT+0x178>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d11b      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d114      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	e00b      	b.n	8001480 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	f043 0210 	orr.w	r2, r3, #16
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001478:	f043 0201 	orr.w	r2, r3, #1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000118 	.word	0x20000118
 8001494:	431bde83 	.word	0x431bde83
 8001498:	40012300 	.word	0x40012300
 800149c:	40012000 	.word	0x40012000

080014a0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	2300      	movs	r3, #0
 80014ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	bf0c      	ite	eq
 80014be:	2301      	moveq	r3, #1
 80014c0:	2300      	movne	r3, #0
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0320 	and.w	r3, r3, #32
 80014d0:	2b20      	cmp	r3, #32
 80014d2:	bf0c      	ite	eq
 80014d4:	2301      	moveq	r3, #1
 80014d6:	2300      	movne	r3, #0
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d049      	beq.n	8001576 <HAL_ADC_IRQHandler+0xd6>
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d046      	beq.n	8001576 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	f003 0310 	and.w	r3, r3, #16
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d105      	bne.n	8001500 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d12b      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001512:	2b00      	cmp	r3, #0
 8001514:	d127      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800152e:	2b00      	cmp	r3, #0
 8001530:	d119      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0220 	bic.w	r2, r2, #32
 8001540:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d105      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f043 0201 	orr.w	r2, r3, #1
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f000 f8e8 	bl	800173c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f06f 0212 	mvn.w	r2, #18
 8001574:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	2b04      	cmp	r3, #4
 8001582:	bf0c      	ite	eq
 8001584:	2301      	moveq	r3, #1
 8001586:	2300      	movne	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001596:	2b80      	cmp	r3, #128	; 0x80
 8001598:	bf0c      	ite	eq
 800159a:	2301      	moveq	r3, #1
 800159c:	2300      	movne	r3, #0
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d057      	beq.n	8001658 <HAL_ADC_IRQHandler+0x1b8>
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d054      	beq.n	8001658 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d105      	bne.n	80015c6 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d139      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d006      	beq.n	80015f0 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d12b      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d124      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11d      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001610:	2b00      	cmp	r3, #0
 8001612:	d119      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001622:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001638:	2b00      	cmp	r3, #0
 800163a:	d105      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	f043 0201 	orr.w	r2, r3, #1
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 fac3 	bl	8001bd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f06f 020c 	mvn.w	r2, #12
 8001656:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b01      	cmp	r3, #1
 8001664:	bf0c      	ite	eq
 8001666:	2301      	moveq	r3, #1
 8001668:	2300      	movne	r3, #0
 800166a:	b2db      	uxtb	r3, r3
 800166c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001678:	2b40      	cmp	r3, #64	; 0x40
 800167a:	bf0c      	ite	eq
 800167c:	2301      	moveq	r3, #1
 800167e:	2300      	movne	r3, #0
 8001680:	b2db      	uxtb	r3, r3
 8001682:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d017      	beq.n	80016ba <HAL_ADC_IRQHandler+0x21a>
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d014      	beq.n	80016ba <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f850 	bl	8001750 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f06f 0201 	mvn.w	r2, #1
 80016b8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	2b20      	cmp	r3, #32
 80016c6:	bf0c      	ite	eq
 80016c8:	2301      	moveq	r3, #1
 80016ca:	2300      	movne	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80016de:	bf0c      	ite	eq
 80016e0:	2301      	moveq	r3, #1
 80016e2:	2300      	movne	r3, #0
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d015      	beq.n	800171a <HAL_ADC_IRQHandler+0x27a>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d012      	beq.n	800171a <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f8:	f043 0202 	orr.w	r2, r3, #2
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f06f 0220 	mvn.w	r2, #32
 8001708:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f82a 	bl	8001764 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0220 	mvn.w	r2, #32
 8001718:	601a      	str	r2, [r3, #0]
  }
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_ADC_ConfigChannel+0x1c>
 8001790:	2302      	movs	r3, #2
 8001792:	e113      	b.n	80019bc <HAL_ADC_ConfigChannel+0x244>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b09      	cmp	r3, #9
 80017a2:	d925      	bls.n	80017f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	68d9      	ldr	r1, [r3, #12]
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	461a      	mov	r2, r3
 80017b2:	4613      	mov	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	3b1e      	subs	r3, #30
 80017ba:	2207      	movs	r2, #7
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43da      	mvns	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	400a      	ands	r2, r1
 80017c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68d9      	ldr	r1, [r3, #12]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	4618      	mov	r0, r3
 80017dc:	4603      	mov	r3, r0
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4403      	add	r3, r0
 80017e2:	3b1e      	subs	r3, #30
 80017e4:	409a      	lsls	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	e022      	b.n	8001836 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6919      	ldr	r1, [r3, #16]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	4613      	mov	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	4413      	add	r3, r2
 8001804:	2207      	movs	r2, #7
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	400a      	ands	r2, r1
 8001812:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6919      	ldr	r1, [r3, #16]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	b29b      	uxth	r3, r3
 8001824:	4618      	mov	r0, r3
 8001826:	4603      	mov	r3, r0
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4403      	add	r3, r0
 800182c:	409a      	lsls	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	430a      	orrs	r2, r1
 8001834:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b06      	cmp	r3, #6
 800183c:	d824      	bhi.n	8001888 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	3b05      	subs	r3, #5
 8001850:	221f      	movs	r2, #31
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	400a      	ands	r2, r1
 800185e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	b29b      	uxth	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	3b05      	subs	r3, #5
 800187a:	fa00 f203 	lsl.w	r2, r0, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	635a      	str	r2, [r3, #52]	; 0x34
 8001886:	e04c      	b.n	8001922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b0c      	cmp	r3, #12
 800188e:	d824      	bhi.n	80018da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	3b23      	subs	r3, #35	; 0x23
 80018a2:	221f      	movs	r2, #31
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43da      	mvns	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	400a      	ands	r2, r1
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	b29b      	uxth	r3, r3
 80018be:	4618      	mov	r0, r3
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	3b23      	subs	r3, #35	; 0x23
 80018cc:	fa00 f203 	lsl.w	r2, r0, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	631a      	str	r2, [r3, #48]	; 0x30
 80018d8:	e023      	b.n	8001922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685a      	ldr	r2, [r3, #4]
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	3b41      	subs	r3, #65	; 0x41
 80018ec:	221f      	movs	r2, #31
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	400a      	ands	r2, r1
 80018fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	b29b      	uxth	r3, r3
 8001908:	4618      	mov	r0, r3
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685a      	ldr	r2, [r3, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	3b41      	subs	r3, #65	; 0x41
 8001916:	fa00 f203 	lsl.w	r2, r0, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	430a      	orrs	r2, r1
 8001920:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001922:	4b29      	ldr	r3, [pc, #164]	; (80019c8 <HAL_ADC_ConfigChannel+0x250>)
 8001924:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a28      	ldr	r2, [pc, #160]	; (80019cc <HAL_ADC_ConfigChannel+0x254>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d10f      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x1d8>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b12      	cmp	r3, #18
 8001936:	d10b      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a1d      	ldr	r2, [pc, #116]	; (80019cc <HAL_ADC_ConfigChannel+0x254>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d12b      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a1c      	ldr	r2, [pc, #112]	; (80019d0 <HAL_ADC_ConfigChannel+0x258>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d003      	beq.n	800196c <HAL_ADC_ConfigChannel+0x1f4>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b11      	cmp	r3, #17
 800196a:	d122      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a11      	ldr	r2, [pc, #68]	; (80019d0 <HAL_ADC_ConfigChannel+0x258>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d111      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800198e:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <HAL_ADC_ConfigChannel+0x25c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a11      	ldr	r2, [pc, #68]	; (80019d8 <HAL_ADC_ConfigChannel+0x260>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	0c9a      	lsrs	r2, r3, #18
 800199a:	4613      	mov	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	4413      	add	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019a4:	e002      	b.n	80019ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f9      	bne.n	80019a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	40012300 	.word	0x40012300
 80019cc:	40012000 	.word	0x40012000
 80019d0:	10000012 	.word	0x10000012
 80019d4:	20000118 	.word	0x20000118
 80019d8:	431bde83 	.word	0x431bde83

080019dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019e4:	4b79      	ldr	r3, [pc, #484]	; (8001bcc <ADC_Init+0x1f0>)
 80019e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	431a      	orrs	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6859      	ldr	r1, [r3, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	021a      	lsls	r2, r3, #8
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6859      	ldr	r1, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	430a      	orrs	r2, r1
 8001a46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689a      	ldr	r2, [r3, #8]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6899      	ldr	r1, [r3, #8]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6e:	4a58      	ldr	r2, [pc, #352]	; (8001bd0 <ADC_Init+0x1f4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d022      	beq.n	8001aba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6899      	ldr	r1, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001aa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6899      	ldr	r1, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	e00f      	b.n	8001ada <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ac8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ad8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0202 	bic.w	r2, r2, #2
 8001ae8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6899      	ldr	r1, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7e1b      	ldrb	r3, [r3, #24]
 8001af4:	005a      	lsls	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	430a      	orrs	r2, r1
 8001afc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d01b      	beq.n	8001b40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b16:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6859      	ldr	r1, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b32:	3b01      	subs	r3, #1
 8001b34:	035a      	lsls	r2, r3, #13
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	e007      	b.n	8001b50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	051a      	lsls	r2, r3, #20
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6899      	ldr	r1, [r3, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b92:	025a      	lsls	r2, r3, #9
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001baa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6899      	ldr	r1, [r3, #8]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	029a      	lsls	r2, r3, #10
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	609a      	str	r2, [r3, #8]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40012300 	.word	0x40012300
 8001bd0:	0f000001 	.word	0x0f000001

08001bd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c04:	4013      	ands	r3, r2
 8001c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	60d3      	str	r3, [r2, #12]
}
 8001c20:	bf00      	nop
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <__NVIC_GetPriorityGrouping+0x18>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	0a1b      	lsrs	r3, r3, #8
 8001c3a:	f003 0307 	and.w	r3, r3, #7
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db0b      	blt.n	8001c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	f003 021f 	and.w	r2, r3, #31
 8001c64:	4907      	ldr	r1, [pc, #28]	; (8001c84 <__NVIC_EnableIRQ+0x38>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	095b      	lsrs	r3, r3, #5
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000e100 	.word	0xe000e100

08001c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	6039      	str	r1, [r7, #0]
 8001c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0a      	blt.n	8001cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <__NVIC_SetPriority+0x4c>)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	0112      	lsls	r2, r2, #4
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	440b      	add	r3, r1
 8001cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb0:	e00a      	b.n	8001cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4908      	ldr	r1, [pc, #32]	; (8001cd8 <__NVIC_SetPriority+0x50>)
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	3b04      	subs	r3, #4
 8001cc0:	0112      	lsls	r2, r2, #4
 8001cc2:	b2d2      	uxtb	r2, r2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	761a      	strb	r2, [r3, #24]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000e100 	.word	0xe000e100
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	; 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f1c3 0307 	rsb	r3, r3, #7
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	bf28      	it	cs
 8001cfa:	2304      	movcs	r3, #4
 8001cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3304      	adds	r3, #4
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d902      	bls.n	8001d0c <NVIC_EncodePriority+0x30>
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3b03      	subs	r3, #3
 8001d0a:	e000      	b.n	8001d0e <NVIC_EncodePriority+0x32>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d10:	f04f 32ff 	mov.w	r2, #4294967295
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	401a      	ands	r2, r3
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d24:	f04f 31ff 	mov.w	r1, #4294967295
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	43d9      	mvns	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d34:	4313      	orrs	r3, r2
         );
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3724      	adds	r7, #36	; 0x24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d54:	d301      	bcc.n	8001d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d56:	2301      	movs	r3, #1
 8001d58:	e00f      	b.n	8001d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <SysTick_Config+0x40>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d62:	210f      	movs	r1, #15
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295
 8001d68:	f7ff ff8e 	bl	8001c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <SysTick_Config+0x40>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d72:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <SysTick_Config+0x40>)
 8001d74:	2207      	movs	r2, #7
 8001d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	e000e010 	.word	0xe000e010

08001d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ff29 	bl	8001be8 <__NVIC_SetPriorityGrouping>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b086      	sub	sp, #24
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	4603      	mov	r3, r0
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db0:	f7ff ff3e 	bl	8001c30 <__NVIC_GetPriorityGrouping>
 8001db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	6978      	ldr	r0, [r7, #20]
 8001dbc:	f7ff ff8e 	bl	8001cdc <NVIC_EncodePriority>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff5d 	bl	8001c88 <__NVIC_SetPriority>
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff31 	bl	8001c4c <__NVIC_EnableIRQ>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ffa2 	bl	8001d44 <SysTick_Config>
 8001e00:	4603      	mov	r3, r0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff fa10 	bl	800123c <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e099      	b.n	8001f5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0201 	bic.w	r2, r2, #1
 8001e46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e48:	e00f      	b.n	8001e6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e4a:	f7ff f9f7 	bl	800123c <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b05      	cmp	r3, #5
 8001e56:	d908      	bls.n	8001e6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2203      	movs	r2, #3
 8001e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e078      	b.n	8001f5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1e8      	bne.n	8001e4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	4b38      	ldr	r3, [pc, #224]	; (8001f64 <HAL_DMA_Init+0x158>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d107      	bne.n	8001ed4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f023 0307 	bic.w	r3, r3, #7
 8001eea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d117      	bne.n	8001f2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	697a      	ldr	r2, [r7, #20]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00e      	beq.n	8001f2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 fa19 	bl	8002348 <DMA_CheckFifoParam>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2240      	movs	r2, #64	; 0x40
 8001f20:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e016      	b.n	8001f5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f9d0 	bl	80022dc <DMA_CalcBaseAndBitshift>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f44:	223f      	movs	r2, #63	; 0x3f
 8001f46:	409a      	lsls	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	f010803f 	.word	0xf010803f

08001f68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d004      	beq.n	8001f86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2280      	movs	r2, #128	; 0x80
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00c      	b.n	8001fa0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2205      	movs	r2, #5
 8001f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0201 	bic.w	r2, r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fb8:	4b92      	ldr	r3, [pc, #584]	; (8002204 <HAL_DMA_IRQHandler+0x258>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a92      	ldr	r2, [pc, #584]	; (8002208 <HAL_DMA_IRQHandler+0x25c>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	0a9b      	lsrs	r3, r3, #10
 8001fc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd6:	2208      	movs	r2, #8
 8001fd8:	409a      	lsls	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d01a      	beq.n	8002018 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d013      	beq.n	8002018 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0204 	bic.w	r2, r2, #4
 8001ffe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002004:	2208      	movs	r2, #8
 8002006:	409a      	lsls	r2, r3
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	f043 0201 	orr.w	r2, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800201c:	2201      	movs	r2, #1
 800201e:	409a      	lsls	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4013      	ands	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d012      	beq.n	800204e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	2201      	movs	r2, #1
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002046:	f043 0202 	orr.w	r2, r3, #2
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002052:	2204      	movs	r2, #4
 8002054:	409a      	lsls	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4013      	ands	r3, r2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00b      	beq.n	8002084 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002070:	2204      	movs	r2, #4
 8002072:	409a      	lsls	r2, r3
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207c:	f043 0204 	orr.w	r2, r3, #4
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002088:	2210      	movs	r2, #16
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d043      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d03c      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a6:	2210      	movs	r2, #16
 80020a8:	409a      	lsls	r2, r3
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d018      	beq.n	80020ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d108      	bne.n	80020dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d024      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	4798      	blx	r3
 80020da:	e01f      	b.n	800211c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01b      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
 80020ec:	e016      	b.n	800211c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d107      	bne.n	800210c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0208 	bic.w	r2, r2, #8
 800210a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002120:	2220      	movs	r2, #32
 8002122:	409a      	lsls	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4013      	ands	r3, r2
 8002128:	2b00      	cmp	r3, #0
 800212a:	f000 808e 	beq.w	800224a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0310 	and.w	r3, r3, #16
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 8086 	beq.w	800224a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002142:	2220      	movs	r2, #32
 8002144:	409a      	lsls	r2, r3
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b05      	cmp	r3, #5
 8002154:	d136      	bne.n	80021c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0216 	bic.w	r2, r2, #22
 8002164:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	695a      	ldr	r2, [r3, #20]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002174:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	2b00      	cmp	r3, #0
 800217c:	d103      	bne.n	8002186 <HAL_DMA_IRQHandler+0x1da>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002182:	2b00      	cmp	r3, #0
 8002184:	d007      	beq.n	8002196 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0208 	bic.w	r2, r2, #8
 8002194:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219a:	223f      	movs	r2, #63	; 0x3f
 800219c:	409a      	lsls	r2, r3
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d07d      	beq.n	80022b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	4798      	blx	r3
        }
        return;
 80021c2:	e078      	b.n	80022b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01c      	beq.n	800220c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d108      	bne.n	80021f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d030      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4798      	blx	r3
 80021f0:	e02b      	b.n	800224a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d027      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	4798      	blx	r3
 8002202:	e022      	b.n	800224a <HAL_DMA_IRQHandler+0x29e>
 8002204:	20000118 	.word	0x20000118
 8002208:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10f      	bne.n	800223a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0210 	bic.w	r2, r2, #16
 8002228:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2201      	movs	r2, #1
 800222e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224e:	2b00      	cmp	r3, #0
 8002250:	d032      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d022      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2205      	movs	r2, #5
 8002262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0201 	bic.w	r2, r2, #1
 8002274:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3301      	adds	r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	429a      	cmp	r2, r3
 8002280:	d307      	bcc.n	8002292 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f2      	bne.n	8002276 <HAL_DMA_IRQHandler+0x2ca>
 8002290:	e000      	b.n	8002294 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002292:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
 80022b4:	e000      	b.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80022b6:	bf00      	nop
    }
  }
}
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop

080022c0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022ce:	b2db      	uxtb	r3, r3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	3b10      	subs	r3, #16
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <DMA_CalcBaseAndBitshift+0x64>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022f6:	4a13      	ldr	r2, [pc, #76]	; (8002344 <DMA_CalcBaseAndBitshift+0x68>)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d909      	bls.n	800231e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	1d1a      	adds	r2, r3, #4
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	659a      	str	r2, [r3, #88]	; 0x58
 800231c:	e007      	b.n	800232e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002332:	4618      	mov	r0, r3
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	aaaaaaab 	.word	0xaaaaaaab
 8002344:	08010c04 	.word	0x08010c04

08002348 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002358:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d11f      	bne.n	80023a2 <DMA_CheckFifoParam+0x5a>
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b03      	cmp	r3, #3
 8002366:	d856      	bhi.n	8002416 <DMA_CheckFifoParam+0xce>
 8002368:	a201      	add	r2, pc, #4	; (adr r2, 8002370 <DMA_CheckFifoParam+0x28>)
 800236a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236e:	bf00      	nop
 8002370:	08002381 	.word	0x08002381
 8002374:	08002393 	.word	0x08002393
 8002378:	08002381 	.word	0x08002381
 800237c:	08002417 	.word	0x08002417
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002384:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d046      	beq.n	800241a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002390:	e043      	b.n	800241a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002396:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800239a:	d140      	bne.n	800241e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023a0:	e03d      	b.n	800241e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023aa:	d121      	bne.n	80023f0 <DMA_CheckFifoParam+0xa8>
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2b03      	cmp	r3, #3
 80023b0:	d837      	bhi.n	8002422 <DMA_CheckFifoParam+0xda>
 80023b2:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <DMA_CheckFifoParam+0x70>)
 80023b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b8:	080023c9 	.word	0x080023c9
 80023bc:	080023cf 	.word	0x080023cf
 80023c0:	080023c9 	.word	0x080023c9
 80023c4:	080023e1 	.word	0x080023e1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	73fb      	strb	r3, [r7, #15]
      break;
 80023cc:	e030      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d025      	beq.n	8002426 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023de:	e022      	b.n	8002426 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023e8:	d11f      	bne.n	800242a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023ee:	e01c      	b.n	800242a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d903      	bls.n	80023fe <DMA_CheckFifoParam+0xb6>
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d003      	beq.n	8002404 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023fc:	e018      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	73fb      	strb	r3, [r7, #15]
      break;
 8002402:	e015      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00e      	beq.n	800242e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
      break;
 8002414:	e00b      	b.n	800242e <DMA_CheckFifoParam+0xe6>
      break;
 8002416:	bf00      	nop
 8002418:	e00a      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800241a:	bf00      	nop
 800241c:	e008      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800241e:	bf00      	nop
 8002420:	e006      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 8002422:	bf00      	nop
 8002424:	e004      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 8002426:	bf00      	nop
 8002428:	e002      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;   
 800242a:	bf00      	nop
 800242c:	e000      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800242e:	bf00      	nop
    }
  } 
  
  return status; 
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop

08002440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002440:	b480      	push	{r7}
 8002442:	b089      	sub	sp, #36	; 0x24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002452:	2300      	movs	r3, #0
 8002454:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	e159      	b.n	8002710 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800245c:	2201      	movs	r2, #1
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	429a      	cmp	r2, r3
 8002476:	f040 8148 	bne.w	800270a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d005      	beq.n	8002492 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800248e:	2b02      	cmp	r3, #2
 8002490:	d130      	bne.n	80024f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c8:	2201      	movs	r2, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 0201 	and.w	r2, r3, #1
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d017      	beq.n	8002530 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	2203      	movs	r2, #3
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d123      	bne.n	8002584 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	08da      	lsrs	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3208      	adds	r2, #8
 8002544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002548:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	220f      	movs	r2, #15
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	08da      	lsrs	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3208      	adds	r2, #8
 800257e:	69b9      	ldr	r1, [r7, #24]
 8002580:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	2203      	movs	r2, #3
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0203 	and.w	r2, r3, #3
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80a2 	beq.w	800270a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	4b57      	ldr	r3, [pc, #348]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	4a56      	ldr	r2, [pc, #344]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d4:	6453      	str	r3, [r2, #68]	; 0x44
 80025d6:	4b54      	ldr	r3, [pc, #336]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025e2:	4a52      	ldr	r2, [pc, #328]	; (800272c <HAL_GPIO_Init+0x2ec>)
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	089b      	lsrs	r3, r3, #2
 80025e8:	3302      	adds	r3, #2
 80025ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	4013      	ands	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a49      	ldr	r2, [pc, #292]	; (8002730 <HAL_GPIO_Init+0x2f0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d019      	beq.n	8002642 <HAL_GPIO_Init+0x202>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a48      	ldr	r2, [pc, #288]	; (8002734 <HAL_GPIO_Init+0x2f4>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d013      	beq.n	800263e <HAL_GPIO_Init+0x1fe>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a47      	ldr	r2, [pc, #284]	; (8002738 <HAL_GPIO_Init+0x2f8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d00d      	beq.n	800263a <HAL_GPIO_Init+0x1fa>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a46      	ldr	r2, [pc, #280]	; (800273c <HAL_GPIO_Init+0x2fc>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d007      	beq.n	8002636 <HAL_GPIO_Init+0x1f6>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a45      	ldr	r2, [pc, #276]	; (8002740 <HAL_GPIO_Init+0x300>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d101      	bne.n	8002632 <HAL_GPIO_Init+0x1f2>
 800262e:	2304      	movs	r3, #4
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002632:	2307      	movs	r3, #7
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x204>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x204>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002642:	2300      	movs	r3, #0
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002654:	4935      	ldr	r1, [pc, #212]	; (800272c <HAL_GPIO_Init+0x2ec>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002662:	4b38      	ldr	r3, [pc, #224]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002686:	4a2f      	ldr	r2, [pc, #188]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <HAL_GPIO_Init+0x304>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b0:	4a24      	ldr	r2, [pc, #144]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b6:	4b23      	ldr	r3, [pc, #140]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026da:	4a1a      	ldr	r2, [pc, #104]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e0:	4b18      	ldr	r3, [pc, #96]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002704:	4a0f      	ldr	r2, [pc, #60]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	f67f aea2 	bls.w	800245c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800
 8002730:	40020000 	.word	0x40020000
 8002734:	40020400 	.word	0x40020400
 8002738:	40020800 	.word	0x40020800
 800273c:	40020c00 	.word	0x40020c00
 8002740:	40021000 	.word	0x40021000
 8002744:	40013c00 	.word	0x40013c00

08002748 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	887b      	ldrh	r3, [r7, #2]
 800275a:	4013      	ands	r3, r2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
 8002764:	e001      	b.n	800276a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002766:	2300      	movs	r3, #0
 8002768:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800276a:	7bfb      	ldrb	r3, [r7, #15]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	807b      	strh	r3, [r7, #2]
 8002784:	4613      	mov	r3, r2
 8002786:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002788:	787b      	ldrb	r3, [r7, #1]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800278e:	887a      	ldrh	r2, [r7, #2]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002794:	e003      	b.n	800279e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002796:	887b      	ldrh	r3, [r7, #2]
 8002798:	041a      	lsls	r2, r3, #16
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	619a      	str	r2, [r3, #24]
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b085      	sub	sp, #20
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
 80027b2:	460b      	mov	r3, r1
 80027b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027bc:	887a      	ldrh	r2, [r7, #2]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4013      	ands	r3, r2
 80027c2:	041a      	lsls	r2, r3, #16
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	887b      	ldrh	r3, [r7, #2]
 80027ca:	400b      	ands	r3, r1
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	619a      	str	r2, [r3, #24]
}
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027ea:	4b08      	ldr	r3, [pc, #32]	; (800280c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027ec:	695a      	ldr	r2, [r3, #20]
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d006      	beq.n	8002804 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027f6:	4a05      	ldr	r2, [pc, #20]	; (800280c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f806 	bl	8002810 <HAL_GPIO_EXTI_Callback>
  }
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40013c00 	.word	0x40013c00

08002810 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e12b      	b.n	8002a92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f00a faa6 	bl	800cda0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2224      	movs	r2, #36	; 0x24
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0201 	bic.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800287a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800288a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800288c:	f003 fb2c 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 8002890:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4a81      	ldr	r2, [pc, #516]	; (8002a9c <HAL_I2C_Init+0x274>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d807      	bhi.n	80028ac <HAL_I2C_Init+0x84>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4a80      	ldr	r2, [pc, #512]	; (8002aa0 <HAL_I2C_Init+0x278>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	bf94      	ite	ls
 80028a4:	2301      	movls	r3, #1
 80028a6:	2300      	movhi	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	e006      	b.n	80028ba <HAL_I2C_Init+0x92>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4a7d      	ldr	r2, [pc, #500]	; (8002aa4 <HAL_I2C_Init+0x27c>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	bf94      	ite	ls
 80028b4:	2301      	movls	r3, #1
 80028b6:	2300      	movhi	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e0e7      	b.n	8002a92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4a78      	ldr	r2, [pc, #480]	; (8002aa8 <HAL_I2C_Init+0x280>)
 80028c6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ca:	0c9b      	lsrs	r3, r3, #18
 80028cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	430a      	orrs	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	4a6a      	ldr	r2, [pc, #424]	; (8002a9c <HAL_I2C_Init+0x274>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d802      	bhi.n	80028fc <HAL_I2C_Init+0xd4>
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	3301      	adds	r3, #1
 80028fa:	e009      	b.n	8002910 <HAL_I2C_Init+0xe8>
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002902:	fb02 f303 	mul.w	r3, r2, r3
 8002906:	4a69      	ldr	r2, [pc, #420]	; (8002aac <HAL_I2C_Init+0x284>)
 8002908:	fba2 2303 	umull	r2, r3, r2, r3
 800290c:	099b      	lsrs	r3, r3, #6
 800290e:	3301      	adds	r3, #1
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6812      	ldr	r2, [r2, #0]
 8002914:	430b      	orrs	r3, r1
 8002916:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002922:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	495c      	ldr	r1, [pc, #368]	; (8002a9c <HAL_I2C_Init+0x274>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d819      	bhi.n	8002964 <HAL_I2C_Init+0x13c>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	1e59      	subs	r1, r3, #1
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	fbb1 f3f3 	udiv	r3, r1, r3
 800293e:	1c59      	adds	r1, r3, #1
 8002940:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002944:	400b      	ands	r3, r1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00a      	beq.n	8002960 <HAL_I2C_Init+0x138>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1e59      	subs	r1, r3, #1
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fbb1 f3f3 	udiv	r3, r1, r3
 8002958:	3301      	adds	r3, #1
 800295a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295e:	e051      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 8002960:	2304      	movs	r3, #4
 8002962:	e04f      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d111      	bne.n	8002990 <HAL_I2C_Init+0x168>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	1e58      	subs	r0, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6859      	ldr	r1, [r3, #4]
 8002974:	460b      	mov	r3, r1
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	440b      	add	r3, r1
 800297a:	fbb0 f3f3 	udiv	r3, r0, r3
 800297e:	3301      	adds	r3, #1
 8002980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	e012      	b.n	80029b6 <HAL_I2C_Init+0x18e>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1e58      	subs	r0, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	0099      	lsls	r1, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a6:	3301      	adds	r3, #1
 80029a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	bf0c      	ite	eq
 80029b0:	2301      	moveq	r3, #1
 80029b2:	2300      	movne	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_I2C_Init+0x196>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e022      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10e      	bne.n	80029e4 <HAL_I2C_Init+0x1bc>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1e58      	subs	r0, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6859      	ldr	r1, [r3, #4]
 80029ce:	460b      	mov	r3, r1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	440b      	add	r3, r1
 80029d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d8:	3301      	adds	r3, #1
 80029da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029e2:	e00f      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	1e58      	subs	r0, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6859      	ldr	r1, [r3, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	0099      	lsls	r1, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fa:	3301      	adds	r3, #1
 80029fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	6809      	ldr	r1, [r1, #0]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6911      	ldr	r1, [r2, #16]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	68d2      	ldr	r2, [r2, #12]
 8002a3e:	4311      	orrs	r1, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695a      	ldr	r2, [r3, #20]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	000186a0 	.word	0x000186a0
 8002aa0:	001e847f 	.word	0x001e847f
 8002aa4:	003d08ff 	.word	0x003d08ff
 8002aa8:	431bde83 	.word	0x431bde83
 8002aac:	10624dd3 	.word	0x10624dd3

08002ab0 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4603      	mov	r3, r0
 8002ac0:	817b      	strh	r3, [r7, #10]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	813b      	strh	r3, [r7, #8]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	f040 809a 	bne.w	8002c10 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002adc:	4b50      	ldr	r3, [pc, #320]	; (8002c20 <HAL_I2C_Mem_Read_IT+0x170>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	08db      	lsrs	r3, r3, #3
 8002ae2:	4a50      	ldr	r2, [pc, #320]	; (8002c24 <HAL_I2C_Mem_Read_IT+0x174>)
 8002ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae8:	0a1a      	lsrs	r2, r3, #8
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	009a      	lsls	r2, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d116      	bne.n	8002b30 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f043 0220 	orr.w	r2, r3, #32
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e070      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d0db      	beq.n	8002af6 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_I2C_Mem_Read_IT+0x9c>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e062      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d007      	beq.n	8002b72 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0201 	orr.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b80:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2222      	movs	r2, #34	; 0x22
 8002b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2240      	movs	r2, #64	; 0x40
 8002b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a3a      	ldr	r2, [r7, #32]
 8002b9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <HAL_I2C_Mem_Read_IT+0x178>)
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002bb4:	897a      	ldrh	r2, [r7, #10]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8002bba:	893a      	ldrh	r2, [r7, #8]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002bc0:	88fa      	ldrh	r2, [r7, #6]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002bda:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bea:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d007      	beq.n	8002c0c <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002c0a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e000      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000118 	.word	0x20000118
 8002c24:	14f8b589 	.word	0x14f8b589
 8002c28:	ffff0000 	.word	0xffff0000

08002c2c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c44:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c4c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c54:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
 8002c58:	2b10      	cmp	r3, #16
 8002c5a:	d003      	beq.n	8002c64 <HAL_I2C_EV_IRQHandler+0x38>
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	2b40      	cmp	r3, #64	; 0x40
 8002c60:	f040 80c1 	bne.w	8002de6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10d      	bne.n	8002c9a <HAL_I2C_EV_IRQHandler+0x6e>
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002c84:	d003      	beq.n	8002c8e <HAL_I2C_EV_IRQHandler+0x62>
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002c8c:	d101      	bne.n	8002c92 <HAL_I2C_EV_IRQHandler+0x66>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_I2C_EV_IRQHandler+0x68>
 8002c92:	2300      	movs	r3, #0
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	f000 8132 	beq.w	8002efe <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00c      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x92>
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	0a5b      	lsrs	r3, r3, #9
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f001 fb51 	bl	8004358 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fcc8 	bl	800364c <I2C_Master_SB>
 8002cbc:	e092      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	08db      	lsrs	r3, r3, #3
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d009      	beq.n	8002cde <HAL_I2C_EV_IRQHandler+0xb2>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	0a5b      	lsrs	r3, r3, #9
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fd3e 	bl	8003758 <I2C_Master_ADD10>
 8002cdc:	e082      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0xd2>
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	0a5b      	lsrs	r3, r3, #9
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fd58 	bl	80037ac <I2C_Master_ADDR>
 8002cfc:	e072      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d03b      	beq.n	8002d82 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d18:	f000 80f3 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	09db      	lsrs	r3, r3, #7
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00f      	beq.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	0a9b      	lsrs	r3, r3, #10
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d009      	beq.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	089b      	lsrs	r3, r3, #2
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d103      	bne.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f942 	bl	8002fca <I2C_MasterTransmit_TXE>
 8002d46:	e04d      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80d6 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	0a5b      	lsrs	r3, r3, #9
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80cf 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002d64:	7bbb      	ldrb	r3, [r7, #14]
 8002d66:	2b21      	cmp	r3, #33	; 0x21
 8002d68:	d103      	bne.n	8002d72 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f9c9 	bl	8003102 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d70:	e0c7      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	2b40      	cmp	r3, #64	; 0x40
 8002d76:	f040 80c4 	bne.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fa37 	bl	80031ee <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d80:	e0bf      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d90:	f000 80b7 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	099b      	lsrs	r3, r3, #6
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00f      	beq.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	0a9b      	lsrs	r3, r3, #10
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d009      	beq.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d103      	bne.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 faac 	bl	8003316 <I2C_MasterReceive_RXNE>
 8002dbe:	e011      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 809a 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	0a5b      	lsrs	r3, r3, #9
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 8093 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fb4b 	bl	8003478 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002de2:	e08e      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002de4:	e08d      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d004      	beq.n	8002df8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	e007      	b.n	8002e08 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d012      	beq.n	8002e3a <HAL_I2C_EV_IRQHandler+0x20e>
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	0a5b      	lsrs	r3, r3, #9
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00c      	beq.n	8002e3a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002e30:	69b9      	ldr	r1, [r7, #24]
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 ff09 	bl	8003c4a <I2C_Slave_ADDR>
 8002e38:	e066      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d009      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x22e>
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	0a5b      	lsrs	r3, r3, #9
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 ff44 	bl	8003ce0 <I2C_Slave_STOPF>
 8002e58:	e056      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002e5a:	7bbb      	ldrb	r3, [r7, #14]
 8002e5c:	2b21      	cmp	r3, #33	; 0x21
 8002e5e:	d002      	beq.n	8002e66 <HAL_I2C_EV_IRQHandler+0x23a>
 8002e60:	7bbb      	ldrb	r3, [r7, #14]
 8002e62:	2b29      	cmp	r3, #41	; 0x29
 8002e64:	d125      	bne.n	8002eb2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	09db      	lsrs	r3, r3, #7
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00f      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	0a9b      	lsrs	r3, r3, #10
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d009      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	089b      	lsrs	r3, r3, #2
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fe1f 	bl	8003ace <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e90:	e039      	b.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	089b      	lsrs	r3, r3, #2
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d033      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	0a5b      	lsrs	r3, r3, #9
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d02d      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 fe4c 	bl	8003b48 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eb0:	e029      	b.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	099b      	lsrs	r3, r3, #6
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00f      	beq.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	0a9b      	lsrs	r3, r3, #10
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fe57 	bl	8003b8a <I2C_SlaveReceive_RXNE>
 8002edc:	e014      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	089b      	lsrs	r3, r3, #2
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00e      	beq.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	0a5b      	lsrs	r3, r3, #9
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d008      	beq.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 fe85 	bl	8003c06 <I2C_SlaveReceive_BTF>
 8002efc:	e004      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002efe:	bf00      	nop
 8002f00:	e002      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f02:	bf00      	nop
 8002f04:	e000      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f06:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002f08:	3720      	adds	r7, #32
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
 8002f66:	460b      	mov	r3, r1
 8002f68:	70fb      	strb	r3, [r7, #3]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b084      	sub	sp, #16
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fe0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d150      	bne.n	8003092 <I2C_MasterTransmit_TXE+0xc8>
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	2b21      	cmp	r3, #33	; 0x21
 8002ff4:	d14d      	bne.n	8003092 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d01d      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b20      	cmp	r3, #32
 8003000:	d01a      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003008:	d016      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003018:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2211      	movs	r2, #17
 800301e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff6c 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003036:	e060      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003046:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003056:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b40      	cmp	r3, #64	; 0x40
 8003070:	d107      	bne.n	8003082 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ff87 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003080:	e03b      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff ff3f 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003090:	e033      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	2b21      	cmp	r3, #33	; 0x21
 8003096:	d005      	beq.n	80030a4 <I2C_MasterTransmit_TXE+0xda>
 8003098:	7bbb      	ldrb	r3, [r7, #14]
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d12d      	bne.n	80030fa <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800309e:	7bfb      	ldrb	r3, [r7, #15]
 80030a0:	2b22      	cmp	r3, #34	; 0x22
 80030a2:	d12a      	bne.n	80030fa <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d108      	bne.n	80030c0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030bc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80030be:	e01c      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	d103      	bne.n	80030d4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 f88e 	bl	80031ee <I2C_MemoryTransmit_TXE_BTF>
}
 80030d2:	e012      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	781a      	ldrb	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80030f8:	e7ff      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b21      	cmp	r3, #33	; 0x21
 800311a:	d164      	bne.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d012      	beq.n	800314c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800314a:	e04c      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b08      	cmp	r3, #8
 8003150:	d01d      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b20      	cmp	r3, #32
 8003156:	d01a      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800315e:	d016      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800316e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2211      	movs	r2, #17
 8003174:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2220      	movs	r2, #32
 8003182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fec1 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
}
 800318c:	e02b      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800319c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ac:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d107      	bne.n	80031d8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fedc 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
}
 80031d6:	e006      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff fe94 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
}
 80031e6:	bf00      	nop
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b084      	sub	sp, #16
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11d      	bne.n	8003242 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d10b      	bne.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003212:	b2da      	uxtb	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800321e:	1c9a      	adds	r2, r3, #2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003224:	e073      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800322a:	b29b      	uxth	r3, r3
 800322c:	121b      	asrs	r3, r3, #8
 800322e:	b2da      	uxtb	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800323a:	1c5a      	adds	r2, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003240:	e065      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003246:	2b01      	cmp	r3, #1
 8003248:	d10b      	bne.n	8003262 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800324e:	b2da      	uxtb	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003260:	e055      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003266:	2b02      	cmp	r3, #2
 8003268:	d151      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	2b22      	cmp	r3, #34	; 0x22
 800326e:	d10d      	bne.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800327e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	651a      	str	r2, [r3, #80]	; 0x50
}
 800328a:	e040      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d015      	beq.n	80032c2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	2b21      	cmp	r3, #33	; 0x21
 800329a:	d112      	bne.n	80032c2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80032c0:	e025      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d120      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b21      	cmp	r3, #33	; 0x21
 80032d0:	d11d      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032e0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff fe40 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b22      	cmp	r3, #34	; 0x22
 8003328:	f040 80a2 	bne.w	8003470 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d921      	bls.n	800337e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691a      	ldr	r2, [r3, #16]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	1c5a      	adds	r2, r3, #1
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	2b03      	cmp	r3, #3
 8003368:	f040 8082 	bne.w	8003470 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800337a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800337c:	e078      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003382:	2b02      	cmp	r3, #2
 8003384:	d074      	beq.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d002      	beq.n	8003392 <I2C_MasterReceive_RXNE+0x7c>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d16e      	bne.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 ffae 	bl	80042f4 <I2C_WaitOnSTOPRequestThroughIT>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d142      	bne.n	8003424 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033bc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	b2d2      	uxtb	r2, r2
 80033ca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d10a      	bne.n	800340e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f009 ff42 	bl	800d290 <HAL_I2C_MemRxCpltCallback>
}
 800340c:	e030      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2212      	movs	r2, #18
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff fd80 	bl	8002f22 <HAL_I2C_MasterRxCpltCallback>
}
 8003422:	e025      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685a      	ldr	r2, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003432:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691a      	ldr	r2, [r3, #16]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2220      	movs	r2, #32
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff fd99 	bl	8002fa2 <HAL_I2C_ErrorCallback>
}
 8003470:	bf00      	nop
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	2b04      	cmp	r3, #4
 800348e:	d11b      	bne.n	80034c8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	691a      	ldr	r2, [r3, #16]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80034c6:	e0bd      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d129      	bne.n	8003526 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d00a      	beq.n	80034fe <I2C_MasterReceive_BTF+0x86>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d007      	beq.n	80034fe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003524:	e08e      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d176      	bne.n	800361e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d002      	beq.n	800353c <I2C_MasterReceive_BTF+0xc4>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b10      	cmp	r3, #16
 800353a:	d108      	bne.n	800354e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e019      	b.n	8003582 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b04      	cmp	r3, #4
 8003552:	d002      	beq.n	800355a <I2C_MasterReceive_BTF+0xe2>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d108      	bne.n	800356c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	e00a      	b.n	8003582 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2b10      	cmp	r3, #16
 8003570:	d007      	beq.n	8003582 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003580:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80035dc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b40      	cmp	r3, #64	; 0x40
 80035f0:	d10a      	bne.n	8003608 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f009 fe45 	bl	800d290 <HAL_I2C_MemRxCpltCallback>
}
 8003606:	e01d      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2212      	movs	r2, #18
 8003614:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fc83 	bl	8002f22 <HAL_I2C_MasterRxCpltCallback>
}
 800361c:	e012      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691a      	ldr	r2, [r3, #16]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	1c5a      	adds	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363a:	b29b      	uxth	r3, r3
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003644:	bf00      	nop
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b40      	cmp	r3, #64	; 0x40
 800365e:	d117      	bne.n	8003690 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366c:	b2db      	uxtb	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003678:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800367a:	e067      	b.n	800374c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003680:	b2db      	uxtb	r3, r3
 8003682:	f043 0301 	orr.w	r3, r3, #1
 8003686:	b2da      	uxtb	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	611a      	str	r2, [r3, #16]
}
 800368e:	e05d      	b.n	800374c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003698:	d133      	bne.n	8003702 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b21      	cmp	r3, #33	; 0x21
 80036a4:	d109      	bne.n	80036ba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036b6:	611a      	str	r2, [r3, #16]
 80036b8:	e008      	b.n	80036cc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d004      	beq.n	80036de <I2C_Master_SB+0x92>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d108      	bne.n	80036f0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d032      	beq.n	800374c <I2C_Master_SB+0x100>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02d      	beq.n	800374c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036fe:	605a      	str	r2, [r3, #4]
}
 8003700:	e024      	b.n	800374c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10e      	bne.n	8003728 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	b29b      	uxth	r3, r3
 8003710:	11db      	asrs	r3, r3, #7
 8003712:	b2db      	uxtb	r3, r3
 8003714:	f003 0306 	and.w	r3, r3, #6
 8003718:	b2db      	uxtb	r3, r3
 800371a:	f063 030f 	orn	r3, r3, #15
 800371e:	b2da      	uxtb	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	611a      	str	r2, [r3, #16]
}
 8003726:	e011      	b.n	800374c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10d      	bne.n	800374c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003734:	b29b      	uxth	r3, r3
 8003736:	11db      	asrs	r3, r3, #7
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f003 0306 	and.w	r3, r3, #6
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f063 030e 	orn	r3, r3, #14
 8003744:	b2da      	uxtb	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	611a      	str	r2, [r3, #16]
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003764:	b2da      	uxtb	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003770:	2b00      	cmp	r3, #0
 8003772:	d004      	beq.n	800377e <I2C_Master_ADD10+0x26>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377a:	2b00      	cmp	r3, #0
 800377c:	d108      	bne.n	8003790 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00c      	beq.n	80037a0 <I2C_Master_ADD10+0x48>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378c:	2b00      	cmp	r3, #0
 800378e:	d007      	beq.n	80037a0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379e:	605a      	str	r2, [r3, #4]
  }
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b091      	sub	sp, #68	; 0x44
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b22      	cmp	r3, #34	; 0x22
 80037d4:	f040 8169 	bne.w	8003aaa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10f      	bne.n	8003800 <I2C_Master_ADDR+0x54>
 80037e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80037e4:	2b40      	cmp	r3, #64	; 0x40
 80037e6:	d10b      	bne.n	8003800 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e8:	2300      	movs	r3, #0
 80037ea:	633b      	str	r3, [r7, #48]	; 0x30
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	633b      	str	r3, [r7, #48]	; 0x30
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	633b      	str	r3, [r7, #48]	; 0x30
 80037fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fe:	e160      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d11d      	bne.n	8003844 <I2C_Master_ADDR+0x98>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003810:	d118      	bne.n	8003844 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003812:	2300      	movs	r3, #0
 8003814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003826:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003836:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	651a      	str	r2, [r3, #80]	; 0x50
 8003842:	e13e      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d113      	bne.n	8003876 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384e:	2300      	movs	r3, #0
 8003850:	62bb      	str	r3, [r7, #40]	; 0x28
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	62bb      	str	r3, [r7, #40]	; 0x28
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	62bb      	str	r3, [r7, #40]	; 0x28
 8003862:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	e115      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	f040 808a 	bne.w	8003996 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003884:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003888:	d137      	bne.n	80038fa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003898:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a8:	d113      	bne.n	80038d2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ba:	2300      	movs	r3, #0
 80038bc:	627b      	str	r3, [r7, #36]	; 0x24
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	627b      	str	r3, [r7, #36]	; 0x24
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	e0e7      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	623b      	str	r3, [r7, #32]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	623b      	str	r3, [r7, #32]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	623b      	str	r3, [r7, #32]
 80038e6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	e0d3      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80038fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d02e      	beq.n	800395e <I2C_Master_ADDR+0x1b2>
 8003900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003902:	2b20      	cmp	r3, #32
 8003904:	d02b      	beq.n	800395e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003908:	2b12      	cmp	r3, #18
 800390a:	d102      	bne.n	8003912 <I2C_Master_ADDR+0x166>
 800390c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390e:	2b01      	cmp	r3, #1
 8003910:	d125      	bne.n	800395e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003914:	2b04      	cmp	r3, #4
 8003916:	d00e      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
 8003918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391a:	2b02      	cmp	r3, #2
 800391c:	d00b      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
 800391e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003920:	2b10      	cmp	r3, #16
 8003922:	d008      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e007      	b.n	8003946 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003944:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	e0a1      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	e085      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d14d      	bne.n	8003a3c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80039a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d016      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
 80039a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d013      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
 80039ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d010      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039c0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e007      	b.n	80039e4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039e2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f2:	d117      	bne.n	8003a24 <I2C_Master_ADDR+0x278>
 80039f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039fa:	d00b      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 80039fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d008      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d005      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d002      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a10:	2b20      	cmp	r3, #32
 8003a12:	d107      	bne.n	8003a24 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a22:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	e032      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a4a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a5a:	d117      	bne.n	8003a8c <I2C_Master_ADDR+0x2e0>
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a62:	d00b      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d008      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d005      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a72:	2b10      	cmp	r3, #16
 8003a74:	d002      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d107      	bne.n	8003a8c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a8a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003aa8:	e00b      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	68fb      	ldr	r3, [r7, #12]
}
 8003ac0:	e7ff      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
 8003ac2:	bf00      	nop
 8003ac4:	3744      	adds	r7, #68	; 0x44
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003adc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d02b      	beq.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	781a      	ldrb	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d114      	bne.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	2b29      	cmp	r3, #41	; 0x29
 8003b1a:	d111      	bne.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2221      	movs	r2, #33	; 0x21
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2228      	movs	r2, #40	; 0x28
 8003b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7ff f9fb 	bl	8002f36 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b40:	bf00      	nop
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d011      	beq.n	8003b7e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	781a      	ldrb	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b084      	sub	sp, #16
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02c      	beq.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d114      	bne.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8003bd8:	d111      	bne.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2222      	movs	r2, #34	; 0x22
 8003bee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2228      	movs	r2, #40	; 0x28
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff f9a6 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003bfe:	bf00      	nop
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d012      	beq.n	8003c3e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
 8003c52:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c64:	2b28      	cmp	r3, #40	; 0x28
 8003c66:	d127      	bne.n	8003cb8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c76:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	09db      	lsrs	r3, r3, #7
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d103      	bne.n	8003c9c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	81bb      	strh	r3, [r7, #12]
 8003c9a:	e002      	b.n	8003ca2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003caa:	89ba      	ldrh	r2, [r7, #12]
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff f954 	bl	8002f5e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cb6:	e00e      	b.n	8003cd6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60bb      	str	r3, [r7, #8]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cee:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cfe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003d00:	2300      	movs	r3, #0
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d2c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d3c:	d172      	bne.n	8003e24 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
 8003d40:	2b22      	cmp	r3, #34	; 0x22
 8003d42:	d002      	beq.n	8003d4a <I2C_Slave_STOPF+0x6a>
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b2a      	cmp	r3, #42	; 0x2a
 8003d48:	d135      	bne.n	8003db6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f043 0204 	orr.w	r2, r3, #4
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d7c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe fa9c 	bl	80022c0 <HAL_DMA_GetState>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d049      	beq.n	8003e22 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	4a69      	ldr	r2, [pc, #420]	; (8003f38 <I2C_Slave_STOPF+0x258>)
 8003d94:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe f8e4 	bl	8001f68 <HAL_DMA_Abort_IT>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d03d      	beq.n	8003e22 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003db0:	4610      	mov	r0, r2
 8003db2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003db4:	e035      	b.n	8003e22 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f043 0204 	orr.w	r2, r3, #4
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003de8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe fa66 	bl	80022c0 <HAL_DMA_GetState>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d014      	beq.n	8003e24 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfe:	4a4e      	ldr	r2, [pc, #312]	; (8003f38 <I2C_Slave_STOPF+0x258>)
 8003e00:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe f8ae 	bl	8001f68 <HAL_DMA_Abort_IT>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4798      	blx	r3
 8003e20:	e000      	b.n	8003e24 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e22:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d03e      	beq.n	8003eac <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d112      	bne.n	8003e62 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6c:	2b40      	cmp	r3, #64	; 0x40
 8003e6e:	d112      	bne.n	8003e96 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	691a      	ldr	r2, [r3, #16]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	f043 0204 	orr.w	r2, r3, #4
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f843 	bl	8003f40 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003eba:	e039      	b.n	8003f30 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	2b2a      	cmp	r3, #42	; 0x2a
 8003ec0:	d109      	bne.n	8003ed6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2228      	movs	r2, #40	; 0x28
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff f83a 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b28      	cmp	r3, #40	; 0x28
 8003ee0:	d111      	bne.n	8003f06 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a15      	ldr	r2, [pc, #84]	; (8003f3c <I2C_Slave_STOPF+0x25c>)
 8003ee6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7ff f83b 	bl	8002f7a <HAL_I2C_ListenCpltCallback>
}
 8003f04:	e014      	b.n	8003f30 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0a:	2b22      	cmp	r3, #34	; 0x22
 8003f0c:	d002      	beq.n	8003f14 <I2C_Slave_STOPF+0x234>
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	2b22      	cmp	r3, #34	; 0x22
 8003f12:	d10d      	bne.n	8003f30 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff f80d 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
}
 8003f30:	bf00      	nop
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	080041a5 	.word	0x080041a5
 8003f3c:	ffff0000 	.word	0xffff0000

08003f40 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f56:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f58:	7bbb      	ldrb	r3, [r7, #14]
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d002      	beq.n	8003f64 <I2C_ITError+0x24>
 8003f5e:	7bbb      	ldrb	r3, [r7, #14]
 8003f60:	2b40      	cmp	r3, #64	; 0x40
 8003f62:	d10a      	bne.n	8003f7a <I2C_ITError+0x3a>
 8003f64:	7bfb      	ldrb	r3, [r7, #15]
 8003f66:	2b22      	cmp	r3, #34	; 0x22
 8003f68:	d107      	bne.n	8003f7a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f78:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f80:	2b28      	cmp	r3, #40	; 0x28
 8003f82:	d107      	bne.n	8003f94 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2228      	movs	r2, #40	; 0x28
 8003f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003f92:	e015      	b.n	8003fc0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa2:	d00a      	beq.n	8003fba <I2C_ITError+0x7a>
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	2b60      	cmp	r3, #96	; 0x60
 8003fa8:	d007      	beq.n	8003fba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fce:	d162      	bne.n	8004096 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fde:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d020      	beq.n	8004030 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff2:	4a6a      	ldr	r2, [pc, #424]	; (800419c <I2C_ITError+0x25c>)
 8003ff4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fd ffb4 	bl	8001f68 <HAL_DMA_Abort_IT>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 8089 	beq.w	800411a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800402a:	4610      	mov	r0, r2
 800402c:	4798      	blx	r3
 800402e:	e074      	b.n	800411a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004034:	4a59      	ldr	r2, [pc, #356]	; (800419c <I2C_ITError+0x25c>)
 8004036:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800403c:	4618      	mov	r0, r3
 800403e:	f7fd ff93 	bl	8001f68 <HAL_DMA_Abort_IT>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d068      	beq.n	800411a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004052:	2b40      	cmp	r3, #64	; 0x40
 8004054:	d10b      	bne.n	800406e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	691a      	ldr	r2, [r3, #16]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	b2d2      	uxtb	r2, r2
 8004062:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	1c5a      	adds	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004090:	4610      	mov	r0, r2
 8004092:	4798      	blx	r3
 8004094:	e041      	b.n	800411a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b60      	cmp	r3, #96	; 0x60
 80040a0:	d125      	bne.n	80040ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2220      	movs	r2, #32
 80040a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d10b      	bne.n	80040d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	691a      	ldr	r2, [r3, #16]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fe ff65 	bl	8002fb6 <HAL_I2C_AbortCpltCallback>
 80040ec:	e015      	b.n	800411a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f8:	2b40      	cmp	r3, #64	; 0x40
 80040fa:	d10b      	bne.n	8004114 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f7fe ff44 	bl	8002fa2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10e      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800413a:	2b00      	cmp	r3, #0
 800413c:	d104      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004156:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800415e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b04      	cmp	r3, #4
 800416a:	d113      	bne.n	8004194 <I2C_ITError+0x254>
 800416c:	7bfb      	ldrb	r3, [r7, #15]
 800416e:	2b28      	cmp	r3, #40	; 0x28
 8004170:	d110      	bne.n	8004194 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <I2C_ITError+0x260>)
 8004176:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7fe fef3 	bl	8002f7a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004194:	bf00      	nop
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	080041a5 	.word	0x080041a5
 80041a0:	ffff0000 	.word	0xffff0000

080041a4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041bc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80041be:	4b4b      	ldr	r3, [pc, #300]	; (80042ec <I2C_DMAAbort+0x148>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	08db      	lsrs	r3, r3, #3
 80041c4:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <I2C_DMAAbort+0x14c>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	0a1a      	lsrs	r2, r3, #8
 80041cc:	4613      	mov	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	00da      	lsls	r2, r3, #3
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d106      	bne.n	80041ec <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f043 0220 	orr.w	r2, r3, #32
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80041ea:	e00a      	b.n	8004202 <I2C_DMAAbort+0x5e>
    }
    count--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004200:	d0ea      	beq.n	80041d8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420e:	2200      	movs	r2, #0
 8004210:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421e:	2200      	movs	r2, #0
 8004220:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004230:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004244:	2200      	movs	r2, #0
 8004246:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004254:	2200      	movs	r2, #0
 8004256:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0201 	bic.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b60      	cmp	r3, #96	; 0x60
 8004272:	d10e      	bne.n	8004292 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	2200      	movs	r2, #0
 8004288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800428a:	6978      	ldr	r0, [r7, #20]
 800428c:	f7fe fe93 	bl	8002fb6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004290:	e027      	b.n	80042e2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004292:	7cfb      	ldrb	r3, [r7, #19]
 8004294:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004298:	2b28      	cmp	r3, #40	; 0x28
 800429a:	d117      	bne.n	80042cc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042ba:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2200      	movs	r2, #0
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2228      	movs	r2, #40	; 0x28
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80042ca:	e007      	b.n	80042dc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80042dc:	6978      	ldr	r0, [r7, #20]
 80042de:	f7fe fe60 	bl	8002fa2 <HAL_I2C_ErrorCallback>
}
 80042e2:	bf00      	nop
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000118 	.word	0x20000118
 80042f0:	14f8b589 	.word	0x14f8b589

080042f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004300:	4b13      	ldr	r3, [pc, #76]	; (8004350 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	08db      	lsrs	r3, r3, #3
 8004306:	4a13      	ldr	r2, [pc, #76]	; (8004354 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004308:	fba2 2303 	umull	r2, r3, r2, r3
 800430c:	0a1a      	lsrs	r2, r3, #8
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3b01      	subs	r3, #1
 800431a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	f043 0220 	orr.w	r2, r3, #32
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e008      	b.n	8004344 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800433c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004340:	d0e9      	beq.n	8004316 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	20000118 	.word	0x20000118
 8004354:	14f8b589 	.word	0x14f8b589

08004358 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004364:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004368:	d103      	bne.n	8004372 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004370:	e007      	b.n	8004382 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004376:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800437a:	d102      	bne.n	8004382 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2208      	movs	r2, #8
 8004380:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800438e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004390:	b08f      	sub	sp, #60	; 0x3c
 8004392:	af0a      	add	r7, sp, #40	; 0x28
 8004394:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e10f      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f009 f88e 	bl	800d4dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2203      	movs	r2, #3
 80043c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f004 fb9f 	bl	8008b22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	687e      	ldr	r6, [r7, #4]
 80043ec:	466d      	mov	r5, sp
 80043ee:	f106 0410 	add.w	r4, r6, #16
 80043f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004402:	1d33      	adds	r3, r6, #4
 8004404:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004406:	6838      	ldr	r0, [r7, #0]
 8004408:	f004 fa76 	bl	80088f8 <USB_CoreInit>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d005      	beq.n	800441e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2202      	movs	r2, #2
 8004416:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e0d0      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2100      	movs	r1, #0
 8004424:	4618      	mov	r0, r3
 8004426:	f004 fb8d 	bl	8008b44 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800442a:	2300      	movs	r3, #0
 800442c:	73fb      	strb	r3, [r7, #15]
 800442e:	e04a      	b.n	80044c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004430:	7bfa      	ldrb	r2, [r7, #15]
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	4613      	mov	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	440b      	add	r3, r1
 800443e:	333d      	adds	r3, #61	; 0x3d
 8004440:	2201      	movs	r2, #1
 8004442:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004444:	7bfa      	ldrb	r2, [r7, #15]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	333c      	adds	r3, #60	; 0x3c
 8004454:	7bfa      	ldrb	r2, [r7, #15]
 8004456:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004458:	7bfa      	ldrb	r2, [r7, #15]
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	b298      	uxth	r0, r3
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	4613      	mov	r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	440b      	add	r3, r1
 800446a:	3342      	adds	r3, #66	; 0x42
 800446c:	4602      	mov	r2, r0
 800446e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004470:	7bfa      	ldrb	r2, [r7, #15]
 8004472:	6879      	ldr	r1, [r7, #4]
 8004474:	4613      	mov	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	333f      	adds	r3, #63	; 0x3f
 8004480:	2200      	movs	r2, #0
 8004482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004484:	7bfa      	ldrb	r2, [r7, #15]
 8004486:	6879      	ldr	r1, [r7, #4]
 8004488:	4613      	mov	r3, r2
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	3344      	adds	r3, #68	; 0x44
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	3348      	adds	r3, #72	; 0x48
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	1a9b      	subs	r3, r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3350      	adds	r3, #80	; 0x50
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	3301      	adds	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
 80044c6:	7bfa      	ldrb	r2, [r7, #15]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d3af      	bcc.n	8004430 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044d0:	2300      	movs	r3, #0
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e044      	b.n	8004560 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044d6:	7bfa      	ldrb	r2, [r7, #15]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	4613      	mov	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044ec:	7bfa      	ldrb	r2, [r7, #15]
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	4613      	mov	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004502:	7bfa      	ldrb	r2, [r7, #15]
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004514:	2200      	movs	r2, #0
 8004516:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004518:	7bfa      	ldrb	r2, [r7, #15]
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	6879      	ldr	r1, [r7, #4]
 8004532:	4613      	mov	r3, r2
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	1a9b      	subs	r3, r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004556:	2200      	movs	r2, #0
 8004558:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	3301      	adds	r3, #1
 800455e:	73fb      	strb	r3, [r7, #15]
 8004560:	7bfa      	ldrb	r2, [r7, #15]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	429a      	cmp	r2, r3
 8004568:	d3b5      	bcc.n	80044d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	603b      	str	r3, [r7, #0]
 8004570:	687e      	ldr	r6, [r7, #4]
 8004572:	466d      	mov	r5, sp
 8004574:	f106 0410 	add.w	r4, r6, #16
 8004578:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800457a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800457c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800457e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004580:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004584:	e885 0003 	stmia.w	r5, {r0, r1}
 8004588:	1d33      	adds	r3, r6, #4
 800458a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800458c:	6838      	ldr	r0, [r7, #0]
 800458e:	f004 fb25 	bl	8008bdc <USB_DevInit>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d005      	beq.n	80045a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e00d      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f005 fba1 	bl	8009d00 <USB_DevDisconnect>

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_PCD_Start+0x1c>
 80045e0:	2302      	movs	r3, #2
 80045e2:	e020      	b.n	8004626 <HAL_PCD_Start+0x5e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d109      	bne.n	8004608 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d005      	beq.n	8004608 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004600:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f004 fa77 	bl	8008b00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f005 fb51 	bl	8009cbe <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800462e:	b590      	push	{r4, r7, lr}
 8004630:	b08d      	sub	sp, #52	; 0x34
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f005 fc0f 	bl	8009e68 <USB_GetMode>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	f040 839d 	bne.w	8004d8c <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f005 fb73 	bl	8009d42 <USB_ReadInterrupts>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	f000 8393 	beq.w	8004d8a <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f005 fb6a 	bl	8009d42 <USB_ReadInterrupts>
 800466e:	4603      	mov	r3, r0
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b02      	cmp	r3, #2
 8004676:	d107      	bne.n	8004688 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f002 0202 	and.w	r2, r2, #2
 8004686:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4618      	mov	r0, r3
 800468e:	f005 fb58 	bl	8009d42 <USB_ReadInterrupts>
 8004692:	4603      	mov	r3, r0
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d161      	bne.n	8004760 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0210 	bic.w	r2, r2, #16
 80046aa:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f003 020f 	and.w	r2, r3, #15
 80046b8:	4613      	mov	r3, r2
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	4413      	add	r3, r2
 80046c8:	3304      	adds	r3, #4
 80046ca:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	0c5b      	lsrs	r3, r3, #17
 80046d0:	f003 030f 	and.w	r3, r3, #15
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d124      	bne.n	8004722 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80046de:	4013      	ands	r3, r2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d035      	beq.n	8004750 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	091b      	lsrs	r3, r3, #4
 80046ec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	6a38      	ldr	r0, [r7, #32]
 80046f8:	f005 f98f 	bl	8009a1a <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	091b      	lsrs	r3, r3, #4
 8004704:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004708:	441a      	add	r2, r3
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	699a      	ldr	r2, [r3, #24]
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800471a:	441a      	add	r2, r3
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	619a      	str	r2, [r3, #24]
 8004720:	e016      	b.n	8004750 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	0c5b      	lsrs	r3, r3, #17
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	2b06      	cmp	r3, #6
 800472c:	d110      	bne.n	8004750 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004734:	2208      	movs	r2, #8
 8004736:	4619      	mov	r1, r3
 8004738:	6a38      	ldr	r0, [r7, #32]
 800473a:	f005 f96e 	bl	8009a1a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	091b      	lsrs	r3, r3, #4
 8004746:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800474a:	441a      	add	r2, r3
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699a      	ldr	r2, [r3, #24]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0210 	orr.w	r2, r2, #16
 800475e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f005 faec 	bl	8009d42 <USB_ReadInterrupts>
 800476a:	4603      	mov	r3, r0
 800476c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004770:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004774:	d16e      	bne.n	8004854 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f005 faf2 	bl	8009d68 <USB_ReadDevAllOutEpInterrupt>
 8004784:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004786:	e062      	b.n	800484e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d057      	beq.n	8004842 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	4611      	mov	r1, r2
 800479c:	4618      	mov	r0, r3
 800479e:	f005 fb17 	bl	8009dd0 <USB_ReadDevOutEPInterrupt>
 80047a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	015a      	lsls	r2, r3, #5
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	4413      	add	r3, r2
 80047b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ba:	461a      	mov	r2, r3
 80047bc:	2301      	movs	r3, #1
 80047be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fdb0 	bl	8005328 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	015a      	lsls	r2, r3, #5
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	4413      	add	r3, r2
 80047da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047de:	461a      	mov	r2, r3
 80047e0:	2308      	movs	r3, #8
 80047e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80047e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 feaa 	bl	8005540 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f003 0310 	and.w	r3, r3, #16
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d008      	beq.n	8004808 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004802:	461a      	mov	r2, r3
 8004804:	2310      	movs	r3, #16
 8004806:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d008      	beq.n	8004824 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004814:	015a      	lsls	r2, r3, #5
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	4413      	add	r3, r2
 800481a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800481e:	461a      	mov	r2, r3
 8004820:	2320      	movs	r3, #32
 8004822:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d009      	beq.n	8004842 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	015a      	lsls	r2, r3, #5
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	4413      	add	r3, r2
 8004836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800483a:	461a      	mov	r2, r3
 800483c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004840:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	3301      	adds	r3, #1
 8004846:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	2b00      	cmp	r3, #0
 8004852:	d199      	bne.n	8004788 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f005 fa72 	bl	8009d42 <USB_ReadInterrupts>
 800485e:	4603      	mov	r3, r0
 8004860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004864:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004868:	f040 80c0 	bne.w	80049ec <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f005 fa93 	bl	8009d9c <USB_ReadDevAllInEpInterrupt>
 8004876:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800487c:	e0b2      	b.n	80049e4 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 80a7 	beq.w	80049d8 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	4611      	mov	r1, r2
 8004894:	4618      	mov	r0, r3
 8004896:	f005 fab9 	bl	8009e0c <USB_ReadDevInEPInterrupt>
 800489a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d057      	beq.n	8004956 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	f003 030f 	and.w	r3, r3, #15
 80048ac:	2201      	movs	r2, #1
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	43db      	mvns	r3, r3
 80048c0:	69f9      	ldr	r1, [r7, #28]
 80048c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048c6:	4013      	ands	r3, r2
 80048c8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	015a      	lsls	r2, r3, #5
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d6:	461a      	mov	r2, r3
 80048d8:	2301      	movs	r3, #1
 80048da:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d132      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	1a9b      	subs	r3, r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	3348      	adds	r3, #72	; 0x48
 80048f4:	6819      	ldr	r1, [r3, #0]
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4403      	add	r3, r0
 8004904:	3344      	adds	r3, #68	; 0x44
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4419      	add	r1, r3
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490e:	4613      	mov	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4403      	add	r3, r0
 8004918:	3348      	adds	r3, #72	; 0x48
 800491a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	2b00      	cmp	r3, #0
 8004920:	d113      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004926:	4613      	mov	r3, r2
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	3350      	adds	r3, #80	; 0x50
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d108      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6818      	ldr	r0, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004942:	461a      	mov	r2, r3
 8004944:	2101      	movs	r1, #1
 8004946:	f005 fac1 	bl	8009ecc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	b2db      	uxtb	r3, r3
 800494e:	4619      	mov	r1, r3
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f008 fe44 	bl	800d5de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	4413      	add	r3, r2
 8004968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496c:	461a      	mov	r2, r3
 800496e:	2308      	movs	r3, #8
 8004970:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f003 0310 	and.w	r3, r3, #16
 8004978:	2b00      	cmp	r3, #0
 800497a:	d008      	beq.n	800498e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800497c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	4413      	add	r3, r2
 8004984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004988:	461a      	mov	r2, r3
 800498a:	2310      	movs	r3, #16
 800498c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004994:	2b00      	cmp	r3, #0
 8004996:	d008      	beq.n	80049aa <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a4:	461a      	mov	r2, r3
 80049a6:	2340      	movs	r3, #64	; 0x40
 80049a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80049b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049c0:	461a      	mov	r2, r3
 80049c2:	2302      	movs	r3, #2
 80049c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80049d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fc1b 	bl	800520e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	3301      	adds	r3, #1
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e0:	085b      	lsrs	r3, r3, #1
 80049e2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f47f af49 	bne.w	800487e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4618      	mov	r0, r3
 80049f2:	f005 f9a6 	bl	8009d42 <USB_ReadInterrupts>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a00:	d122      	bne.n	8004a48 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a10:	f023 0301 	bic.w	r3, r3, #1
 8004a14:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d108      	bne.n	8004a32 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a28:	2100      	movs	r1, #0
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fe26 	bl	800567c <HAL_PCDEx_LPM_Callback>
 8004a30:	e002      	b.n	8004a38 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f008 fe40 	bl	800d6b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695a      	ldr	r2, [r3, #20]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004a46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f005 f978 	bl	8009d42 <USB_ReadInterrupts>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a5c:	d112      	bne.n	8004a84 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d102      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f008 fdfc 	bl	800d66c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695a      	ldr	r2, [r3, #20]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004a82:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f005 f95a 	bl	8009d42 <USB_ReadInterrupts>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a98:	f040 80c7 	bne.w	8004c2a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004aaa:	f023 0301 	bic.w	r3, r3, #1
 8004aae:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2110      	movs	r1, #16
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f004 f9f4 	bl	8008ea4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004abc:	2300      	movs	r3, #0
 8004abe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ac0:	e056      	b.n	8004b70 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ad4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ae6:	0151      	lsls	r1, r2, #5
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	440a      	add	r2, r1
 8004aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004af4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b06:	0151      	lsls	r1, r2, #5
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	440a      	add	r2, r1
 8004b0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b22:	461a      	mov	r2, r3
 8004b24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b28:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b3a:	0151      	lsls	r1, r2, #5
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	440a      	add	r2, r1
 8004b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b48:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	015a      	lsls	r2, r3, #5
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4413      	add	r3, r2
 8004b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5a:	0151      	lsls	r1, r2, #5
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	440a      	add	r2, r1
 8004b60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b68:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d3a3      	bcc.n	8004ac2 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b88:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004b8c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d016      	beq.n	8004bc4 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ba6:	f043 030b 	orr.w	r3, r3, #11
 8004baa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bbc:	f043 030b 	orr.w	r3, r3, #11
 8004bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8004bc2:	e015      	b.n	8004bf0 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bd6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004bda:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	69fa      	ldr	r2, [r7, #28]
 8004be6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bea:	f043 030b 	orr.w	r3, r3, #11
 8004bee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69fa      	ldr	r2, [r7, #28]
 8004bfa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bfe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c02:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6818      	ldr	r0, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c14:	461a      	mov	r2, r3
 8004c16:	f005 f959 	bl	8009ecc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f005 f887 	bl	8009d42 <USB_ReadInterrupts>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c3e:	d124      	bne.n	8004c8a <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f005 f91d 	bl	8009e84 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f004 f985 	bl	8008f5e <USB_GetDevSpeed>
 8004c54:	4603      	mov	r3, r0
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681c      	ldr	r4, [r3, #0]
 8004c60:	f001 f936 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8004c64:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f003 fea4 	bl	80089bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f008 fcda 	bl	800d62e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695a      	ldr	r2, [r3, #20]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004c88:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f005 f857 	bl	8009d42 <USB_ReadInterrupts>
 8004c94:	4603      	mov	r3, r0
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d10a      	bne.n	8004cb4 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f008 fcb7 	bl	800d612 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695a      	ldr	r2, [r3, #20]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f002 0208 	and.w	r2, r2, #8
 8004cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f005 f842 	bl	8009d42 <USB_ReadInterrupts>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cc8:	d10f      	bne.n	8004cea <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f008 fd0f 	bl	800d6f8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004ce8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f005 f827 	bl	8009d42 <USB_ReadInterrupts>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cfa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004cfe:	d10f      	bne.n	8004d20 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	4619      	mov	r1, r3
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f008 fce2 	bl	800d6d4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695a      	ldr	r2, [r3, #20]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004d1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f005 f80c 	bl	8009d42 <USB_ReadInterrupts>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d34:	d10a      	bne.n	8004d4c <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f008 fcf0 	bl	800d71c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	695a      	ldr	r2, [r3, #20]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f004 fff6 	bl	8009d42 <USB_ReadInterrupts>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d115      	bne.n	8004d8c <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f008 fce0 	bl	800d738 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	605a      	str	r2, [r3, #4]
 8004d88:	e000      	b.n	8004d8c <HAL_PCD_IRQHandler+0x75e>
      return;
 8004d8a:	bf00      	nop
    }
  }
}
 8004d8c:	3734      	adds	r7, #52	; 0x34
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd90      	pop	{r4, r7, pc}

08004d92 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b082      	sub	sp, #8
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_PCD_SetAddress+0x1a>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e013      	b.n	8004dd4 <HAL_PCD_SetAddress+0x42>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	78fa      	ldrb	r2, [r7, #3]
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f004 ff54 	bl	8009c72 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	4608      	mov	r0, r1
 8004de6:	4611      	mov	r1, r2
 8004de8:	461a      	mov	r2, r3
 8004dea:	4603      	mov	r3, r0
 8004dec:	70fb      	strb	r3, [r7, #3]
 8004dee:	460b      	mov	r3, r1
 8004df0:	803b      	strh	r3, [r7, #0]
 8004df2:	4613      	mov	r3, r2
 8004df4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	da0f      	bge.n	8004e22 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e02:	78fb      	ldrb	r3, [r7, #3]
 8004e04:	f003 020f 	and.w	r2, r3, #15
 8004e08:	4613      	mov	r3, r2
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	3338      	adds	r3, #56	; 0x38
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	4413      	add	r3, r2
 8004e16:	3304      	adds	r3, #4
 8004e18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	705a      	strb	r2, [r3, #1]
 8004e20:	e00f      	b.n	8004e42 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	f003 020f 	and.w	r2, r3, #15
 8004e28:	4613      	mov	r3, r2
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	4413      	add	r3, r2
 8004e38:	3304      	adds	r3, #4
 8004e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e42:	78fb      	ldrb	r3, [r7, #3]
 8004e44:	f003 030f 	and.w	r3, r3, #15
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e4e:	883a      	ldrh	r2, [r7, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	78ba      	ldrb	r2, [r7, #2]
 8004e58:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	785b      	ldrb	r3, [r3, #1]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d004      	beq.n	8004e6c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e6c:	78bb      	ldrb	r3, [r7, #2]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d102      	bne.n	8004e78 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_PCD_EP_Open+0xaa>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e00e      	b.n	8004ea4 <HAL_PCD_EP_Open+0xc8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68f9      	ldr	r1, [r7, #12]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f004 f887 	bl	8008fa8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004ea2:	7afb      	ldrb	r3, [r7, #11]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004eb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	da0f      	bge.n	8004ee0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	f003 020f 	and.w	r2, r3, #15
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	3338      	adds	r3, #56	; 0x38
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2201      	movs	r2, #1
 8004edc:	705a      	strb	r2, [r3, #1]
 8004ede:	e00f      	b.n	8004f00 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	f003 020f 	and.w	r2, r3, #15
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	1a9b      	subs	r3, r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_PCD_EP_Close+0x6e>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e00e      	b.n	8004f38 <HAL_PCD_EP_Close+0x8c>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68f9      	ldr	r1, [r7, #12]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f004 f8c5 	bl	80090b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	607a      	str	r2, [r7, #4]
 8004f4a:	603b      	str	r3, [r7, #0]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f50:	7afb      	ldrb	r3, [r7, #11]
 8004f52:	f003 020f 	and.w	r2, r3, #15
 8004f56:	4613      	mov	r3, r2
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4413      	add	r3, r2
 8004f66:	3304      	adds	r3, #4
 8004f68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f82:	7afb      	ldrb	r3, [r7, #11]
 8004f84:	f003 030f 	and.w	r3, r3, #15
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d102      	bne.n	8004f9c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f9c:	7afb      	ldrb	r3, [r7, #11]
 8004f9e:	f003 030f 	and.w	r3, r3, #15
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	6979      	ldr	r1, [r7, #20]
 8004fb4:	f004 fba0 	bl	80096f8 <USB_EP0StartXfer>
 8004fb8:	e008      	b.n	8004fcc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6818      	ldr	r0, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	6979      	ldr	r1, [r7, #20]
 8004fc8:	f004 f952 	bl	8009270 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	460b      	mov	r3, r1
 8004fe0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004fe2:	78fb      	ldrb	r3, [r7, #3]
 8004fe4:	f003 020f 	and.w	r2, r3, #15
 8004fe8:	6879      	ldr	r1, [r7, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	1a9b      	subs	r3, r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	440b      	add	r3, r1
 8004ff4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004ff8:	681b      	ldr	r3, [r3, #0]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	370c      	adds	r7, #12
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr

08005006 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b086      	sub	sp, #24
 800500a:	af00      	add	r7, sp, #0
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	603b      	str	r3, [r7, #0]
 8005012:	460b      	mov	r3, r1
 8005014:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005016:	7afb      	ldrb	r3, [r7, #11]
 8005018:	f003 020f 	and.w	r2, r3, #15
 800501c:	4613      	mov	r3, r2
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	3338      	adds	r3, #56	; 0x38
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	4413      	add	r3, r2
 800502a:	3304      	adds	r3, #4
 800502c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2200      	movs	r2, #0
 800503e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2201      	movs	r2, #1
 8005044:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005046:	7afb      	ldrb	r3, [r7, #11]
 8005048:	f003 030f 	and.w	r3, r3, #15
 800504c:	b2da      	uxtb	r2, r3
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d102      	bne.n	8005060 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005060:	7afb      	ldrb	r3, [r7, #11]
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	6979      	ldr	r1, [r7, #20]
 8005078:	f004 fb3e 	bl	80096f8 <USB_EP0StartXfer>
 800507c:	e008      	b.n	8005090 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6818      	ldr	r0, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	b2db      	uxtb	r3, r3
 8005088:	461a      	mov	r2, r3
 800508a:	6979      	ldr	r1, [r7, #20]
 800508c:	f004 f8f0 	bl	8009270 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3718      	adds	r7, #24
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	460b      	mov	r3, r1
 80050a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	f003 020f 	and.w	r2, r3, #15
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d901      	bls.n	80050b8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e050      	b.n	800515a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	da0f      	bge.n	80050e0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	f003 020f 	and.w	r2, r3, #15
 80050c6:	4613      	mov	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	3338      	adds	r3, #56	; 0x38
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	4413      	add	r3, r2
 80050d4:	3304      	adds	r3, #4
 80050d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2201      	movs	r2, #1
 80050dc:	705a      	strb	r2, [r3, #1]
 80050de:	e00d      	b.n	80050fc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050e0:	78fa      	ldrb	r2, [r7, #3]
 80050e2:	4613      	mov	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	1a9b      	subs	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	4413      	add	r3, r2
 80050f2:	3304      	adds	r3, #4
 80050f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	b2da      	uxtb	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_PCD_EP_SetStall+0x82>
 8005118:	2302      	movs	r3, #2
 800511a:	e01e      	b.n	800515a <HAL_PCD_EP_SetStall+0xc0>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68f9      	ldr	r1, [r7, #12]
 800512a:	4618      	mov	r0, r3
 800512c:	f004 fccd 	bl	8009aca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005130:	78fb      	ldrb	r3, [r7, #3]
 8005132:	f003 030f 	and.w	r3, r3, #15
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10a      	bne.n	8005150 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	b2d9      	uxtb	r1, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800514a:	461a      	mov	r2, r3
 800514c:	f004 febe 	bl	8009ecc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b084      	sub	sp, #16
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	460b      	mov	r3, r1
 800516c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	f003 020f 	and.w	r2, r3, #15
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	d901      	bls.n	8005180 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e042      	b.n	8005206 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005180:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005184:	2b00      	cmp	r3, #0
 8005186:	da0f      	bge.n	80051a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005188:	78fb      	ldrb	r3, [r7, #3]
 800518a:	f003 020f 	and.w	r2, r3, #15
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	3338      	adds	r3, #56	; 0x38
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	4413      	add	r3, r2
 800519c:	3304      	adds	r3, #4
 800519e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	705a      	strb	r2, [r3, #1]
 80051a6:	e00f      	b.n	80051c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	f003 020f 	and.w	r2, r3, #15
 80051ae:	4613      	mov	r3, r2
 80051b0:	00db      	lsls	r3, r3, #3
 80051b2:	1a9b      	subs	r3, r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	4413      	add	r3, r2
 80051be:	3304      	adds	r3, #4
 80051c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_PCD_EP_ClrStall+0x86>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e00e      	b.n	8005206 <HAL_PCD_EP_ClrStall+0xa4>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68f9      	ldr	r1, [r7, #12]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f004 fcd5 	bl	8009ba6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b08a      	sub	sp, #40	; 0x28
 8005212:	af02      	add	r7, sp, #8
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	3338      	adds	r3, #56	; 0x38
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	3304      	adds	r3, #4
 8005234:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	699a      	ldr	r2, [r3, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	429a      	cmp	r2, r3
 8005240:	d901      	bls.n	8005246 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e06c      	b.n	8005320 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	695a      	ldr	r2, [r3, #20]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	429a      	cmp	r2, r3
 800525a:	d902      	bls.n	8005262 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	3303      	adds	r3, #3
 8005266:	089b      	lsrs	r3, r3, #2
 8005268:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800526a:	e02b      	b.n	80052c4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	69fa      	ldr	r2, [r7, #28]
 800527e:	429a      	cmp	r2, r3
 8005280:	d902      	bls.n	8005288 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	3303      	adds	r3, #3
 800528c:	089b      	lsrs	r3, r3, #2
 800528e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68d9      	ldr	r1, [r3, #12]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	b2da      	uxtb	r2, r3
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	4603      	mov	r3, r0
 80052a6:	6978      	ldr	r0, [r7, #20]
 80052a8:	f004 fb79 	bl	800999e <USB_WritePacket>

    ep->xfer_buff  += len;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	68da      	ldr	r2, [r3, #12]
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	441a      	add	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	699a      	ldr	r2, [r3, #24]
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	441a      	add	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	015a      	lsls	r2, r3, #5
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	4413      	add	r3, r2
 80052cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d809      	bhi.n	80052ee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d203      	bcs.n	80052ee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1be      	bne.n	800526c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	695a      	ldr	r2, [r3, #20]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d811      	bhi.n	800531e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	2201      	movs	r2, #1
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800530e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	43db      	mvns	r3, r3
 8005314:	6939      	ldr	r1, [r7, #16]
 8005316:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800531a:	4013      	ands	r3, r2
 800531c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	333c      	adds	r3, #60	; 0x3c
 8005340:	3304      	adds	r3, #4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	015a      	lsls	r2, r3, #5
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	4413      	add	r3, r2
 800534e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	2b01      	cmp	r3, #1
 800535c:	f040 80a0 	bne.w	80054a0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d015      	beq.n	8005396 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	4a72      	ldr	r2, [pc, #456]	; (8005538 <PCD_EP_OutXfrComplete_int+0x210>)
 800536e:	4293      	cmp	r3, r2
 8005370:	f240 80dd 	bls.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 80d7 	beq.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	4413      	add	r3, r2
 8005388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800538c:	461a      	mov	r2, r3
 800538e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005392:	6093      	str	r3, [r2, #8]
 8005394:	e0cb      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d009      	beq.n	80053b4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ac:	461a      	mov	r2, r3
 80053ae:	2320      	movs	r3, #32
 80053b0:	6093      	str	r3, [r2, #8]
 80053b2:	e0bc      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 80b7 	bne.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4a5d      	ldr	r2, [pc, #372]	; (8005538 <PCD_EP_OutXfrComplete_int+0x210>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d90f      	bls.n	80053e8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053de:	461a      	mov	r2, r3
 80053e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053e4:	6093      	str	r3, [r2, #8]
 80053e6:	e0a2      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	4613      	mov	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80053fa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	0159      	lsls	r1, r3, #5
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	440b      	add	r3, r1
 8005404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800540e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	4613      	mov	r3, r2
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	1a9b      	subs	r3, r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4403      	add	r3, r0
 800541e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005422:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005424:	6879      	ldr	r1, [r7, #4]
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	4613      	mov	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	1a9b      	subs	r3, r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005436:	6819      	ldr	r1, [r3, #0]
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	683a      	ldr	r2, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	00db      	lsls	r3, r3, #3
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4403      	add	r3, r0
 8005446:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4419      	add	r1, r3
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	4613      	mov	r3, r2
 8005454:	00db      	lsls	r3, r3, #3
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4403      	add	r3, r0
 800545c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005460:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d114      	bne.n	8005492 <PCD_EP_OutXfrComplete_int+0x16a>
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	4613      	mov	r3, r2
 800546e:	00db      	lsls	r3, r3, #3
 8005470:	1a9b      	subs	r3, r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	440b      	add	r3, r1
 8005476:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d108      	bne.n	8005492 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6818      	ldr	r0, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800548a:	461a      	mov	r2, r3
 800548c:	2101      	movs	r1, #1
 800548e:	f004 fd1d 	bl	8009ecc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	b2db      	uxtb	r3, r3
 8005496:	4619      	mov	r1, r3
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f008 f885 	bl	800d5a8 <HAL_PCD_DataOutStageCallback>
 800549e:	e046      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4a26      	ldr	r2, [pc, #152]	; (800553c <PCD_EP_OutXfrComplete_int+0x214>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d124      	bne.n	80054f2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054be:	461a      	mov	r2, r3
 80054c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054c4:	6093      	str	r3, [r2, #8]
 80054c6:	e032      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d008      	beq.n	80054e4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054de:	461a      	mov	r2, r3
 80054e0:	2320      	movs	r3, #32
 80054e2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	4619      	mov	r1, r3
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f008 f85c 	bl	800d5a8 <HAL_PCD_DataOutStageCallback>
 80054f0:	e01d      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d114      	bne.n	8005522 <PCD_EP_OutXfrComplete_int+0x1fa>
 80054f8:	6879      	ldr	r1, [r7, #4]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d108      	bne.n	8005522 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800551a:	461a      	mov	r2, r3
 800551c:	2100      	movs	r1, #0
 800551e:	f004 fcd5 	bl	8009ecc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	4619      	mov	r1, r3
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f008 f83d 	bl	800d5a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	4f54300a 	.word	0x4f54300a
 800553c:	4f54310a 	.word	0x4f54310a

08005540 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	333c      	adds	r3, #60	; 0x3c
 8005558:	3304      	adds	r3, #4
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4413      	add	r3, r2
 8005566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	4a15      	ldr	r2, [pc, #84]	; (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d90e      	bls.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800557c:	2b00      	cmp	r3, #0
 800557e:	d009      	beq.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558c:	461a      	mov	r2, r3
 800558e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005592:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f007 fff5 	bl	800d584 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4a0a      	ldr	r2, [pc, #40]	; (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d90c      	bls.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d108      	bne.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055b4:	461a      	mov	r2, r3
 80055b6:	2101      	movs	r1, #1
 80055b8:	f004 fc88 	bl	8009ecc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	4f54300a 	.word	0x4f54300a

080055cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	460b      	mov	r3, r1
 80055d6:	70fb      	strb	r3, [r7, #3]
 80055d8:	4613      	mov	r3, r2
 80055da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80055e4:	78fb      	ldrb	r3, [r7, #3]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d107      	bne.n	80055fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80055ea:	883b      	ldrh	r3, [r7, #0]
 80055ec:	0419      	lsls	r1, r3, #16
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28
 80055f8:	e028      	b.n	800564c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	0c1b      	lsrs	r3, r3, #16
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	4413      	add	r3, r2
 8005606:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005608:	2300      	movs	r3, #0
 800560a:	73fb      	strb	r3, [r7, #15]
 800560c:	e00d      	b.n	800562a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	3340      	adds	r3, #64	; 0x40
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	0c1b      	lsrs	r3, r3, #16
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	3301      	adds	r3, #1
 8005628:	73fb      	strb	r3, [r7, #15]
 800562a:	7bfa      	ldrb	r2, [r7, #15]
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	3b01      	subs	r3, #1
 8005630:	429a      	cmp	r2, r3
 8005632:	d3ec      	bcc.n	800560e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005634:	883b      	ldrh	r3, [r7, #0]
 8005636:	0418      	lsls	r0, r3, #16
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6819      	ldr	r1, [r3, #0]
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	3b01      	subs	r3, #1
 8005640:	68ba      	ldr	r2, [r7, #8]
 8005642:	4302      	orrs	r2, r0
 8005644:	3340      	adds	r3, #64	; 0x40
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	460b      	mov	r3, r1
 8005664:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	887a      	ldrh	r2, [r7, #2]
 800566c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e262      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d075      	beq.n	800579e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056b2:	4ba3      	ldr	r3, [pc, #652]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 030c 	and.w	r3, r3, #12
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d00c      	beq.n	80056d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056be:	4ba0      	ldr	r3, [pc, #640]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d112      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ca:	4b9d      	ldr	r3, [pc, #628]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056d6:	d10b      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d8:	4b99      	ldr	r3, [pc, #612]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d05b      	beq.n	800579c <HAL_RCC_OscConfig+0x108>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d157      	bne.n	800579c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e23d      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f8:	d106      	bne.n	8005708 <HAL_RCC_OscConfig+0x74>
 80056fa:	4b91      	ldr	r3, [pc, #580]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a90      	ldr	r2, [pc, #576]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e01d      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005710:	d10c      	bne.n	800572c <HAL_RCC_OscConfig+0x98>
 8005712:	4b8b      	ldr	r3, [pc, #556]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a8a      	ldr	r2, [pc, #552]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	4b88      	ldr	r3, [pc, #544]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a87      	ldr	r2, [pc, #540]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e00b      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 800572c:	4b84      	ldr	r3, [pc, #528]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a83      	ldr	r2, [pc, #524]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b81      	ldr	r3, [pc, #516]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a80      	ldr	r2, [pc, #512]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800573e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d013      	beq.n	8005774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574c:	f7fb fd76 	bl	800123c <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005754:	f7fb fd72 	bl	800123c <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b64      	cmp	r3, #100	; 0x64
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e202      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005766:	4b76      	ldr	r3, [pc, #472]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f0      	beq.n	8005754 <HAL_RCC_OscConfig+0xc0>
 8005772:	e014      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fb fd62 	bl	800123c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800577c:	f7fb fd5e 	bl	800123c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	; 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e1ee      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800578e:	4b6c      	ldr	r3, [pc, #432]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1f0      	bne.n	800577c <HAL_RCC_OscConfig+0xe8>
 800579a:	e000      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d063      	beq.n	8005872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057aa:	4b65      	ldr	r3, [pc, #404]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 030c 	and.w	r3, r3, #12
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00b      	beq.n	80057ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057b6:	4b62      	ldr	r3, [pc, #392]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d11c      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057c2:	4b5f      	ldr	r3, [pc, #380]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d116      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ce:	4b5c      	ldr	r3, [pc, #368]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e1c2      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	4b56      	ldr	r3, [pc, #344]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	4952      	ldr	r1, [pc, #328]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fa:	e03a      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d020      	beq.n	8005846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005804:	4b4f      	ldr	r3, [pc, #316]	; (8005944 <HAL_RCC_OscConfig+0x2b0>)
 8005806:	2201      	movs	r2, #1
 8005808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fb fd17 	bl	800123c <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005812:	f7fb fd13 	bl	800123c <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e1a3      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005824:	4b46      	ldr	r3, [pc, #280]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4940      	ldr	r1, [pc, #256]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
 8005844:	e015      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005846:	4b3f      	ldr	r3, [pc, #252]	; (8005944 <HAL_RCC_OscConfig+0x2b0>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fb fcf6 	bl	800123c <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005854:	f7fb fcf2 	bl	800123c <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e182      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005866:	4b36      	ldr	r3, [pc, #216]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d030      	beq.n	80058e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d016      	beq.n	80058b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005886:	4b30      	ldr	r3, [pc, #192]	; (8005948 <HAL_RCC_OscConfig+0x2b4>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588c:	f7fb fcd6 	bl	800123c <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005894:	f7fb fcd2 	bl	800123c <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e162      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a6:	4b26      	ldr	r3, [pc, #152]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x200>
 80058b2:	e015      	b.n	80058e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058b4:	4b24      	ldr	r3, [pc, #144]	; (8005948 <HAL_RCC_OscConfig+0x2b4>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fb fcbf 	bl	800123c <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c0:	e008      	b.n	80058d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058c2:	f7fb fcbb 	bl	800123c <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e14b      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058d4:	4b1a      	ldr	r3, [pc, #104]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058d8:	f003 0302 	and.w	r3, r3, #2
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1f0      	bne.n	80058c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 809e 	beq.w	8005a2a <HAL_RCC_OscConfig+0x396>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ee:	2300      	movs	r3, #0
 80058f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058f2:	4b13      	ldr	r3, [pc, #76]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10f      	bne.n	800591e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058fe:	2300      	movs	r3, #0
 8005900:	60bb      	str	r3, [r7, #8]
 8005902:	4b0f      	ldr	r3, [pc, #60]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	4a0e      	ldr	r2, [pc, #56]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800590c:	6413      	str	r3, [r2, #64]	; 0x40
 800590e:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005916:	60bb      	str	r3, [r7, #8]
 8005918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800591a:	2301      	movs	r3, #1
 800591c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591e:	4b0b      	ldr	r3, [pc, #44]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005926:	2b00      	cmp	r3, #0
 8005928:	d121      	bne.n	800596e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800592a:	4b08      	ldr	r3, [pc, #32]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a07      	ldr	r2, [pc, #28]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 8005930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005936:	f7fb fc81 	bl	800123c <HAL_GetTick>
 800593a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800593c:	e011      	b.n	8005962 <HAL_RCC_OscConfig+0x2ce>
 800593e:	bf00      	nop
 8005940:	40023800 	.word	0x40023800
 8005944:	42470000 	.word	0x42470000
 8005948:	42470e80 	.word	0x42470e80
 800594c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005950:	f7fb fc74 	bl	800123c <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b02      	cmp	r3, #2
 800595c:	d901      	bls.n	8005962 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e104      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005962:	4b84      	ldr	r3, [pc, #528]	; (8005b74 <HAL_RCC_OscConfig+0x4e0>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0f0      	beq.n	8005950 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d106      	bne.n	8005984 <HAL_RCC_OscConfig+0x2f0>
 8005976:	4b80      	ldr	r3, [pc, #512]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800597a:	4a7f      	ldr	r2, [pc, #508]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	6713      	str	r3, [r2, #112]	; 0x70
 8005982:	e01c      	b.n	80059be <HAL_RCC_OscConfig+0x32a>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b05      	cmp	r3, #5
 800598a:	d10c      	bne.n	80059a6 <HAL_RCC_OscConfig+0x312>
 800598c:	4b7a      	ldr	r3, [pc, #488]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005990:	4a79      	ldr	r2, [pc, #484]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005992:	f043 0304 	orr.w	r3, r3, #4
 8005996:	6713      	str	r3, [r2, #112]	; 0x70
 8005998:	4b77      	ldr	r3, [pc, #476]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800599a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800599c:	4a76      	ldr	r2, [pc, #472]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800599e:	f043 0301 	orr.w	r3, r3, #1
 80059a2:	6713      	str	r3, [r2, #112]	; 0x70
 80059a4:	e00b      	b.n	80059be <HAL_RCC_OscConfig+0x32a>
 80059a6:	4b74      	ldr	r3, [pc, #464]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059aa:	4a73      	ldr	r2, [pc, #460]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	6713      	str	r3, [r2, #112]	; 0x70
 80059b2:	4b71      	ldr	r3, [pc, #452]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b6:	4a70      	ldr	r2, [pc, #448]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059b8:	f023 0304 	bic.w	r3, r3, #4
 80059bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d014      	beq.n	80059f0 <HAL_RCC_OscConfig+0x35c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fb fc39 	bl	800123c <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059cc:	e009      	b.n	80059e2 <HAL_RCC_OscConfig+0x34e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7fb fc35 	bl	800123c <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80059dc:	d901      	bls.n	80059e2 <HAL_RCC_OscConfig+0x34e>
        {
          return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e0c4      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e2:	4b65      	ldr	r3, [pc, #404]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0ef      	beq.n	80059ce <HAL_RCC_OscConfig+0x33a>
 80059ee:	e013      	b.n	8005a18 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059f0:	f7fb fc24 	bl	800123c <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f6:	e009      	b.n	8005a0c <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f8:	f7fb fc20 	bl	800123c <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e0af      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0c:	4b5a      	ldr	r3, [pc, #360]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1ef      	bne.n	80059f8 <HAL_RCC_OscConfig+0x364>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a18:	7dfb      	ldrb	r3, [r7, #23]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d105      	bne.n	8005a2a <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1e:	4b56      	ldr	r3, [pc, #344]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	4a55      	ldr	r2, [pc, #340]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 809b 	beq.w	8005b6a <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a34:	4b50      	ldr	r3, [pc, #320]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f003 030c 	and.w	r3, r3, #12
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d05c      	beq.n	8005afa <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d141      	bne.n	8005acc <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a48:	4b4c      	ldr	r3, [pc, #304]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4e:	f7fb fbf5 	bl	800123c <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x3d4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a56:	f7fb fbf1 	bl	800123c <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x3d4>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e081      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a68:	4b43      	ldr	r3, [pc, #268]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f0      	bne.n	8005a56 <HAL_RCC_OscConfig+0x3c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69da      	ldr	r2, [r3, #28]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	019b      	lsls	r3, r3, #6
 8005a84:	431a      	orrs	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	041b      	lsls	r3, r3, #16
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a96:	061b      	lsls	r3, r3, #24
 8005a98:	4937      	ldr	r1, [pc, #220]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9e:	4b37      	ldr	r3, [pc, #220]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fb fbca 	bl	800123c <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aac:	f7fb fbc6 	bl	800123c <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e056      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abe:	4b2e      	ldr	r3, [pc, #184]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0x418>
 8005aca:	e04e      	b.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005acc:	4b2b      	ldr	r3, [pc, #172]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad2:	f7fb fbb3 	bl	800123c <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ada:	f7fb fbaf 	bl	800123c <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e03f      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aec:	4b22      	ldr	r3, [pc, #136]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f0      	bne.n	8005ada <HAL_RCC_OscConfig+0x446>
 8005af8:	e037      	b.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_OscConfig+0x472>
      {
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e032      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b06:	4b1c      	ldr	r3, [pc, #112]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d028      	beq.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d121      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d11a      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b36:	4013      	ands	r3, r2
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4c:	085b      	lsrs	r3, r3, #1
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d107      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d001      	beq.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
#endif
        {
          return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        }
      }
    }
  }
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3718      	adds	r7, #24
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	40007000 	.word	0x40007000
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	42470060 	.word	0x42470060

08005b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0cc      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b94:	4b68      	ldr	r3, [pc, #416]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d90c      	bls.n	8005bbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba2:	4b65      	ldr	r3, [pc, #404]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	b2d2      	uxtb	r2, r2
 8005ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005baa:	4b63      	ldr	r3, [pc, #396]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d001      	beq.n	8005bbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0b8      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d020      	beq.n	8005c0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bd4:	4b59      	ldr	r3, [pc, #356]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	4a58      	ldr	r2, [pc, #352]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0308 	and.w	r3, r3, #8
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bec:	4b53      	ldr	r3, [pc, #332]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	4a52      	ldr	r2, [pc, #328]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005bf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bf8:	4b50      	ldr	r3, [pc, #320]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	494d      	ldr	r1, [pc, #308]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d044      	beq.n	8005ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d107      	bne.n	8005c2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c1e:	4b47      	ldr	r3, [pc, #284]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d119      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e07f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d003      	beq.n	8005c3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d107      	bne.n	8005c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c3e:	4b3f      	ldr	r3, [pc, #252]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d109      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e06f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c4e:	4b3b      	ldr	r3, [pc, #236]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e067      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c5e:	4b37      	ldr	r3, [pc, #220]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f023 0203 	bic.w	r2, r3, #3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	4934      	ldr	r1, [pc, #208]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c70:	f7fb fae4 	bl	800123c <HAL_GetTick>
 8005c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c76:	e00a      	b.n	8005c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c78:	f7fb fae0 	bl	800123c <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e04f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c8e:	4b2b      	ldr	r3, [pc, #172]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 020c 	and.w	r2, r3, #12
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d1eb      	bne.n	8005c78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ca0:	4b25      	ldr	r3, [pc, #148]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d20c      	bcs.n	8005cc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cae:	4b22      	ldr	r3, [pc, #136]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cb6:	4b20      	ldr	r3, [pc, #128]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0307 	and.w	r3, r3, #7
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d001      	beq.n	8005cc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e032      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd4:	4b19      	ldr	r3, [pc, #100]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	4916      	ldr	r1, [pc, #88]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d009      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf2:	4b12      	ldr	r3, [pc, #72]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	490e      	ldr	r1, [pc, #56]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d06:	f000 f82d 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	4b0b      	ldr	r3, [pc, #44]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	091b      	lsrs	r3, r3, #4
 8005d12:	f003 030f 	and.w	r3, r3, #15
 8005d16:	490a      	ldr	r1, [pc, #40]	; (8005d40 <HAL_RCC_ClockConfig+0x1c0>)
 8005d18:	5ccb      	ldrb	r3, [r1, r3]
 8005d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d1e:	4a09      	ldr	r2, [pc, #36]	; (8005d44 <HAL_RCC_ClockConfig+0x1c4>)
 8005d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d22:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <HAL_RCC_ClockConfig+0x1c8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fb fa44 	bl	80011b4 <HAL_InitTick>

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	40023c00 	.word	0x40023c00
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	08010c0c 	.word	0x08010c0c
 8005d44:	20000118 	.word	0x20000118
 8005d48:	20000000 	.word	0x20000000

08005d4c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005d50:	4b03      	ldr	r3, [pc, #12]	; (8005d60 <HAL_RCC_EnableCSS+0x14>)
 8005d52:	2201      	movs	r2, #1
 8005d54:	601a      	str	r2, [r3, #0]
}
 8005d56:	bf00      	nop
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	4247004c 	.word	0x4247004c

08005d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d64:	b5b0      	push	{r4, r5, r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	6079      	str	r1, [r7, #4]
 8005d6e:	2100      	movs	r1, #0
 8005d70:	60f9      	str	r1, [r7, #12]
 8005d72:	2100      	movs	r1, #0
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d76:	2100      	movs	r1, #0
 8005d78:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d7a:	4952      	ldr	r1, [pc, #328]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d7c:	6889      	ldr	r1, [r1, #8]
 8005d7e:	f001 010c 	and.w	r1, r1, #12
 8005d82:	2908      	cmp	r1, #8
 8005d84:	d00d      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x3e>
 8005d86:	2908      	cmp	r1, #8
 8005d88:	f200 8094 	bhi.w	8005eb4 <HAL_RCC_GetSysClockFreq+0x150>
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	d002      	beq.n	8005d96 <HAL_RCC_GetSysClockFreq+0x32>
 8005d90:	2904      	cmp	r1, #4
 8005d92:	d003      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x38>
 8005d94:	e08e      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d96:	4b4c      	ldr	r3, [pc, #304]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005d98:	60bb      	str	r3, [r7, #8]
       break;
 8005d9a:	e08e      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d9c:	4b4b      	ldr	r3, [pc, #300]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005d9e:	60bb      	str	r3, [r7, #8]
      break;
 8005da0:	e08b      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005da2:	4948      	ldr	r1, [pc, #288]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005da4:	6849      	ldr	r1, [r1, #4]
 8005da6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005daa:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dac:	4945      	ldr	r1, [pc, #276]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dae:	6849      	ldr	r1, [r1, #4]
 8005db0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005db4:	2900      	cmp	r1, #0
 8005db6:	d024      	beq.n	8005e02 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005db8:	4942      	ldr	r1, [pc, #264]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dba:	6849      	ldr	r1, [r1, #4]
 8005dbc:	0989      	lsrs	r1, r1, #6
 8005dbe:	4608      	mov	r0, r1
 8005dc0:	f04f 0100 	mov.w	r1, #0
 8005dc4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005dc8:	f04f 0500 	mov.w	r5, #0
 8005dcc:	ea00 0204 	and.w	r2, r0, r4
 8005dd0:	ea01 0305 	and.w	r3, r1, r5
 8005dd4:	493d      	ldr	r1, [pc, #244]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005dd6:	fb01 f003 	mul.w	r0, r1, r3
 8005dda:	2100      	movs	r1, #0
 8005ddc:	fb01 f102 	mul.w	r1, r1, r2
 8005de0:	1844      	adds	r4, r0, r1
 8005de2:	493a      	ldr	r1, [pc, #232]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005de4:	fba2 0101 	umull	r0, r1, r2, r1
 8005de8:	1863      	adds	r3, r4, r1
 8005dea:	4619      	mov	r1, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	461a      	mov	r2, r3
 8005df0:	f04f 0300 	mov.w	r3, #0
 8005df4:	f7fa fee0 	bl	8000bb8 <__aeabi_uldivmod>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
 8005e00:	e04a      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e02:	4b30      	ldr	r3, [pc, #192]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	099b      	lsrs	r3, r3, #6
 8005e08:	461a      	mov	r2, r3
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005e12:	f04f 0100 	mov.w	r1, #0
 8005e16:	ea02 0400 	and.w	r4, r2, r0
 8005e1a:	ea03 0501 	and.w	r5, r3, r1
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4629      	mov	r1, r5
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	f04f 0300 	mov.w	r3, #0
 8005e2a:	014b      	lsls	r3, r1, #5
 8005e2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005e30:	0142      	lsls	r2, r0, #5
 8005e32:	4610      	mov	r0, r2
 8005e34:	4619      	mov	r1, r3
 8005e36:	1b00      	subs	r0, r0, r4
 8005e38:	eb61 0105 	sbc.w	r1, r1, r5
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	018b      	lsls	r3, r1, #6
 8005e46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e4a:	0182      	lsls	r2, r0, #6
 8005e4c:	1a12      	subs	r2, r2, r0
 8005e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8005e52:	f04f 0000 	mov.w	r0, #0
 8005e56:	f04f 0100 	mov.w	r1, #0
 8005e5a:	00d9      	lsls	r1, r3, #3
 8005e5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e60:	00d0      	lsls	r0, r2, #3
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	1912      	adds	r2, r2, r4
 8005e68:	eb45 0303 	adc.w	r3, r5, r3
 8005e6c:	f04f 0000 	mov.w	r0, #0
 8005e70:	f04f 0100 	mov.w	r1, #0
 8005e74:	0299      	lsls	r1, r3, #10
 8005e76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005e7a:	0290      	lsls	r0, r2, #10
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4610      	mov	r0, r2
 8005e82:	4619      	mov	r1, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	f7fa fe94 	bl	8000bb8 <__aeabi_uldivmod>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	4613      	mov	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	0c1b      	lsrs	r3, r3, #16
 8005e9e:	f003 0303 	and.w	r3, r3, #3
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb0:	60bb      	str	r3, [r7, #8]
      break;
 8005eb2:	e002      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eb4:	4b04      	ldr	r3, [pc, #16]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005eb6:	60bb      	str	r3, [r7, #8]
      break;
 8005eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eba:	68bb      	ldr	r3, [r7, #8]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	00f42400 	.word	0x00f42400
 8005ecc:	016e3600 	.word	0x016e3600

08005ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed4:	4b03      	ldr	r3, [pc, #12]	; (8005ee4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	20000118 	.word	0x20000118

08005ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005eec:	f7ff fff0 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	0a9b      	lsrs	r3, r3, #10
 8005ef8:	f003 0307 	and.w	r3, r3, #7
 8005efc:	4903      	ldr	r1, [pc, #12]	; (8005f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005efe:	5ccb      	ldrb	r3, [r1, r3]
 8005f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	40023800 	.word	0x40023800
 8005f0c:	08010c1c 	.word	0x08010c1c

08005f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f14:	f7ff ffdc 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	4b05      	ldr	r3, [pc, #20]	; (8005f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	0b5b      	lsrs	r3, r3, #13
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	4903      	ldr	r1, [pc, #12]	; (8005f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f26:	5ccb      	ldrb	r3, [r1, r3]
 8005f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40023800 	.word	0x40023800
 8005f34:	08010c1c 	.word	0x08010c1c

08005f38 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005f3c:	4b06      	ldr	r3, [pc, #24]	; (8005f58 <HAL_RCC_NMI_IRQHandler+0x20>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f44:	2b80      	cmp	r3, #128	; 0x80
 8005f46:	d104      	bne.n	8005f52 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005f48:	f000 f80a 	bl	8005f60 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005f4c:	4b03      	ldr	r3, [pc, #12]	; (8005f5c <HAL_RCC_NMI_IRQHandler+0x24>)
 8005f4e:	2280      	movs	r2, #128	; 0x80
 8005f50:	701a      	strb	r2, [r3, #0]
  }
}
 8005f52:	bf00      	nop
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	4002380e 	.word	0x4002380e

08005f60 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8005f64:	bf00      	nop
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
	...

08005f70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d105      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d038      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005f98:	4b68      	ldr	r3, [pc, #416]	; (800613c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f9e:	f7fb f94d 	bl	800123c <HAL_GetTick>
 8005fa2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fa4:	e008      	b.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005fa6:	f7fb f949 	bl	800123c <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d901      	bls.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e0bc      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fb8:	4b61      	ldr	r3, [pc, #388]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1f0      	bne.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	019b      	lsls	r3, r3, #6
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	071b      	lsls	r3, r3, #28
 8005fd6:	495a      	ldr	r1, [pc, #360]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005fde:	4b57      	ldr	r3, [pc, #348]	; (800613c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fe4:	f7fb f92a 	bl	800123c <HAL_GetTick>
 8005fe8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005fec:	f7fb f926 	bl	800123c <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e099      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ffe:	4b50      	ldr	r3, [pc, #320]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0f0      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 8082 	beq.w	800611c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006018:	2300      	movs	r3, #0
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	4b48      	ldr	r3, [pc, #288]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800601e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006020:	4a47      	ldr	r2, [pc, #284]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006026:	6413      	str	r3, [r2, #64]	; 0x40
 8006028:	4b45      	ldr	r3, [pc, #276]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800602a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006034:	4b43      	ldr	r3, [pc, #268]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a42      	ldr	r2, [pc, #264]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800603a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800603e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006040:	f7fb f8fc 	bl	800123c <HAL_GetTick>
 8006044:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006046:	e008      	b.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006048:	f7fb f8f8 	bl	800123c <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e06b      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800605a:	4b3a      	ldr	r3, [pc, #232]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0f0      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006066:	4b36      	ldr	r3, [pc, #216]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800606e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d02e      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	429a      	cmp	r2, r3
 8006082:	d027      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006084:	4b2e      	ldr	r3, [pc, #184]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800608e:	4b2e      	ldr	r3, [pc, #184]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006090:	2201      	movs	r2, #1
 8006092:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006094:	4b2c      	ldr	r3, [pc, #176]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006096:	2200      	movs	r2, #0
 8006098:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800609a:	4a29      	ldr	r2, [pc, #164]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060a0:	4b27      	ldr	r3, [pc, #156]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d113      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060ac:	f7fb f8c6 	bl	800123c <HAL_GetTick>
 80060b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b2:	e009      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060b4:	f7fb f8c2 	bl	800123c <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80060c2:	d901      	bls.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
          {
            return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e034      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060c8:	4b1d      	ldr	r3, [pc, #116]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0ef      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060e0:	d10d      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80060e2:	4b17      	ldr	r3, [pc, #92]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80060f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060f6:	4912      	ldr	r1, [pc, #72]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	608b      	str	r3, [r1, #8]
 80060fc:	e005      	b.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x19a>
 80060fe:	4b10      	ldr	r3, [pc, #64]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	4a0f      	ldr	r2, [pc, #60]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006104:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006108:	6093      	str	r3, [r2, #8]
 800610a:	4b0d      	ldr	r3, [pc, #52]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800610c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006116:	490a      	ldr	r1, [pc, #40]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006118:	4313      	orrs	r3, r2
 800611a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0308 	and.w	r3, r3, #8
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	7d1a      	ldrb	r2, [r3, #20]
 800612c:	4b07      	ldr	r3, [pc, #28]	; (800614c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800612e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	42470068 	.word	0x42470068
 8006140:	40023800 	.word	0x40023800
 8006144:	40007000 	.word	0x40007000
 8006148:	42470e40 	.word	0x42470e40
 800614c:	424711e0 	.word	0x424711e0

08006150 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e083      	b.n	800626a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	7f5b      	ldrb	r3, [r3, #29]
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	d105      	bne.n	8006178 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f006 fee2 	bl	800cf3c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	22ca      	movs	r2, #202	; 0xca
 8006184:	625a      	str	r2, [r3, #36]	; 0x24
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2253      	movs	r2, #83	; 0x53
 800618c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f897 	bl	80062c2 <RTC_EnterInitMode>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d008      	beq.n	80061ac <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	22ff      	movs	r2, #255	; 0xff
 80061a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2204      	movs	r2, #4
 80061a6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e05e      	b.n	800626a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	6812      	ldr	r2, [r2, #0]
 80061b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80061ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061be:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6899      	ldr	r1, [r3, #8]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	431a      	orrs	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	68d2      	ldr	r2, [r2, #12]
 80061e6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6919      	ldr	r1, [r3, #16]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	041a      	lsls	r2, r3, #16
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800620a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10e      	bne.n	8006238 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 f829 	bl	8006272 <HAL_RTC_WaitForSynchro>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d008      	beq.n	8006238 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	22ff      	movs	r2, #255	; 0xff
 800622c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2204      	movs	r2, #4
 8006232:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e018      	b.n	800626a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006246:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699a      	ldr	r2, [r3, #24]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	430a      	orrs	r2, r1
 8006258:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	22ff      	movs	r2, #255	; 0xff
 8006260:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006268:	2300      	movs	r3, #0
  }
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b084      	sub	sp, #16
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800627a:	2300      	movs	r3, #0
 800627c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800628c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800628e:	f7fa ffd5 	bl	800123c <HAL_GetTick>
 8006292:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006294:	e009      	b.n	80062aa <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006296:	f7fa ffd1 	bl	800123c <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062a4:	d901      	bls.n	80062aa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e007      	b.n	80062ba <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	f003 0320 	and.w	r3, r3, #32
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d0ee      	beq.n	8006296 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d119      	bne.n	8006310 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f04f 32ff 	mov.w	r2, #4294967295
 80062e4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062e6:	f7fa ffa9 	bl	800123c <HAL_GetTick>
 80062ea:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80062ec:	e009      	b.n	8006302 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80062ee:	f7fa ffa5 	bl	800123c <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062fc:	d901      	bls.n	8006302 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e007      	b.n	8006312 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630c:	2b00      	cmp	r3, #0
 800630e:	d0ee      	beq.n	80062ee <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b082      	sub	sp, #8
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e022      	b.n	8006372 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d105      	bne.n	8006344 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f006 fe28 	bl	800cf94 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2203      	movs	r2, #3
 8006348:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 f815 	bl	800637c <HAL_SD_InitCard>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d001      	beq.n	800635c <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e00a      	b.n	8006372 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
	...

0800637c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800637c:	b5b0      	push	{r4, r5, r7, lr}
 800637e:	b08e      	sub	sp, #56	; 0x38
 8006380:	af04      	add	r7, sp, #16
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006384:	2300      	movs	r3, #0
 8006386:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006388:	2300      	movs	r3, #0
 800638a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800638c:	2300      	movs	r3, #0
 800638e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006390:	2300      	movs	r3, #0
 8006392:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006394:	2300      	movs	r3, #0
 8006396:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006398:	2376      	movs	r3, #118	; 0x76
 800639a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681d      	ldr	r5, [r3, #0]
 80063a0:	466c      	mov	r4, sp
 80063a2:	f107 0314 	add.w	r3, r7, #20
 80063a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80063aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80063ae:	f107 0308 	add.w	r3, r7, #8
 80063b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80063b4:	4628      	mov	r0, r5
 80063b6:	f001 fe07 	bl	8007fc8 <SDIO_Init>
 80063ba:	4603      	mov	r3, r0
 80063bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80063c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e04c      	b.n	8006466 <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80063cc:	4b28      	ldr	r3, [pc, #160]	; (8006470 <HAL_SD_InitCard+0xf4>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f001 fe2e 	bl	8008038 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80063dc:	4b24      	ldr	r3, [pc, #144]	; (8006470 <HAL_SD_InitCard+0xf4>)
 80063de:	2201      	movs	r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fb52 	bl	8006a8c <SD_PowerON>
 80063e8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00b      	beq.n	8006408 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e02e      	b.n	8006466 <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fa73 	bl	80068f4 <SD_InitCard>
 800640e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006410:	6a3b      	ldr	r3, [r7, #32]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00b      	beq.n	800642e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	431a      	orrs	r2, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e01b      	b.n	8006466 <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006436:	4618      	mov	r0, r3
 8006438:	f001 fe91 	bl	800815e <SDMMC_CmdBlockLength>
 800643c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00f      	beq.n	8006464 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a0a      	ldr	r2, [pc, #40]	; (8006474 <HAL_SD_InitCard+0xf8>)
 800644a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	431a      	orrs	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e000      	b.n	8006466 <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3728      	adds	r7, #40	; 0x28
 800646a:	46bd      	mov	sp, r7
 800646c:	bdb0      	pop	{r4, r5, r7, pc}
 800646e:	bf00      	nop
 8006470:	422580a0 	.word	0x422580a0
 8006474:	004005ff 	.word	0x004005ff

08006478 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006486:	0f9b      	lsrs	r3, r3, #30
 8006488:	b2da      	uxtb	r2, r3
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006492:	0e9b      	lsrs	r3, r3, #26
 8006494:	b2db      	uxtb	r3, r3
 8006496:	f003 030f 	and.w	r3, r3, #15
 800649a:	b2da      	uxtb	r2, r3
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064a4:	0e1b      	lsrs	r3, r3, #24
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	f003 0303 	and.w	r3, r3, #3
 80064ac:	b2da      	uxtb	r2, r3
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064b6:	0c1b      	lsrs	r3, r3, #16
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064c2:	0a1b      	lsrs	r3, r3, #8
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ce:	b2da      	uxtb	r2, r3
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064d8:	0d1b      	lsrs	r3, r3, #20
 80064da:	b29a      	uxth	r2, r3
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064e4:	0c1b      	lsrs	r3, r3, #16
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	f003 030f 	and.w	r3, r3, #15
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064f6:	0bdb      	lsrs	r3, r3, #15
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006508:	0b9b      	lsrs	r3, r3, #14
 800650a:	b2db      	uxtb	r3, r3
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	b2da      	uxtb	r2, r3
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800651a:	0b5b      	lsrs	r3, r3, #13
 800651c:	b2db      	uxtb	r3, r3
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	b2da      	uxtb	r2, r3
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800652c:	0b1b      	lsrs	r3, r3, #12
 800652e:	b2db      	uxtb	r3, r3
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	b2da      	uxtb	r2, r3
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2200      	movs	r2, #0
 800653e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006544:	2b00      	cmp	r3, #0
 8006546:	d163      	bne.n	8006610 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800654c:	009a      	lsls	r2, r3, #2
 800654e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006552:	4013      	ands	r3, r2
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006558:	0f92      	lsrs	r2, r2, #30
 800655a:	431a      	orrs	r2, r3
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006564:	0edb      	lsrs	r3, r3, #27
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	b2da      	uxtb	r2, r3
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006576:	0e1b      	lsrs	r3, r3, #24
 8006578:	b2db      	uxtb	r3, r3
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	b2da      	uxtb	r2, r3
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006588:	0d5b      	lsrs	r3, r3, #21
 800658a:	b2db      	uxtb	r3, r3
 800658c:	f003 0307 	and.w	r3, r3, #7
 8006590:	b2da      	uxtb	r2, r3
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800659a:	0c9b      	lsrs	r3, r3, #18
 800659c:	b2db      	uxtb	r3, r3
 800659e:	f003 0307 	and.w	r3, r3, #7
 80065a2:	b2da      	uxtb	r2, r3
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065ac:	0bdb      	lsrs	r3, r3, #15
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	f003 0307 	and.w	r3, r3, #7
 80065b4:	b2da      	uxtb	r2, r3
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	7e1b      	ldrb	r3, [r3, #24]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	f003 0307 	and.w	r3, r3, #7
 80065ce:	3302      	adds	r3, #2
 80065d0:	2201      	movs	r2, #1
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80065da:	fb02 f203 	mul.w	r2, r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	7a1b      	ldrb	r3, [r3, #8]
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	f003 030f 	and.w	r3, r3, #15
 80065ec:	2201      	movs	r2, #1
 80065ee:	409a      	lsls	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80065fc:	0a52      	lsrs	r2, r2, #9
 80065fe:	fb02 f203 	mul.w	r2, r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800660c:	661a      	str	r2, [r3, #96]	; 0x60
 800660e:	e031      	b.n	8006674 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006614:	2b01      	cmp	r3, #1
 8006616:	d11d      	bne.n	8006654 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800661c:	041b      	lsls	r3, r3, #16
 800661e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006626:	0c1b      	lsrs	r3, r3, #16
 8006628:	431a      	orrs	r2, r3
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	3301      	adds	r3, #1
 8006634:	029a      	lsls	r2, r3, #10
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006648:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	661a      	str	r2, [r3, #96]	; 0x60
 8006652:	e00f      	b.n	8006674 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a58      	ldr	r2, [pc, #352]	; (80067bc <HAL_SD_GetCardCSD+0x344>)
 800665a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e09d      	b.n	80067b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006678:	0b9b      	lsrs	r3, r3, #14
 800667a:	b2db      	uxtb	r3, r3
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	b2da      	uxtb	r2, r3
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800668a:	09db      	lsrs	r3, r3, #7
 800668c:	b2db      	uxtb	r3, r3
 800668e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006692:	b2da      	uxtb	r2, r3
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800669c:	b2db      	uxtb	r3, r3
 800669e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ac:	0fdb      	lsrs	r3, r3, #31
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b8:	0f5b      	lsrs	r3, r3, #29
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	f003 0303 	and.w	r3, r3, #3
 80066c0:	b2da      	uxtb	r2, r3
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ca:	0e9b      	lsrs	r3, r3, #26
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	f003 0307 	and.w	r3, r3, #7
 80066d2:	b2da      	uxtb	r2, r3
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066dc:	0d9b      	lsrs	r3, r3, #22
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	b2da      	uxtb	r2, r3
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ee:	0d5b      	lsrs	r3, r3, #21
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	b2da      	uxtb	r2, r3
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670a:	0c1b      	lsrs	r3, r3, #16
 800670c:	b2db      	uxtb	r3, r3
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	b2da      	uxtb	r2, r3
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800671e:	0bdb      	lsrs	r3, r3, #15
 8006720:	b2db      	uxtb	r3, r3
 8006722:	f003 0301 	and.w	r3, r3, #1
 8006726:	b2da      	uxtb	r2, r3
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006732:	0b9b      	lsrs	r3, r3, #14
 8006734:	b2db      	uxtb	r3, r3
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	b2da      	uxtb	r2, r3
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006746:	0b5b      	lsrs	r3, r3, #13
 8006748:	b2db      	uxtb	r3, r3
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	b2da      	uxtb	r2, r3
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675a:	0b1b      	lsrs	r3, r3, #12
 800675c:	b2db      	uxtb	r3, r3
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	b2da      	uxtb	r2, r3
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676e:	0a9b      	lsrs	r3, r3, #10
 8006770:	b2db      	uxtb	r3, r3
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	b2da      	uxtb	r2, r3
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006782:	0a1b      	lsrs	r3, r3, #8
 8006784:	b2db      	uxtb	r3, r3
 8006786:	f003 0303 	and.w	r3, r3, #3
 800678a:	b2da      	uxtb	r2, r3
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006796:	085b      	lsrs	r3, r3, #1
 8006798:	b2db      	uxtb	r3, r3
 800679a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	004005ff 	.word	0x004005ff

080067c0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80067c0:	b5b0      	push	{r4, r5, r7, lr}
 80067c2:	b08e      	sub	sp, #56	; 0x38
 80067c4:	af04      	add	r7, sp, #16
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80067ca:	2300      	movs	r3, #0
 80067cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2203      	movs	r2, #3
 80067d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067dc:	2b03      	cmp	r3, #3
 80067de:	d02e      	beq.n	800683e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e6:	d106      	bne.n	80067f6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	639a      	str	r2, [r3, #56]	; 0x38
 80067f4:	e029      	b.n	800684a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067fc:	d10a      	bne.n	8006814 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 f9d2 	bl	8006ba8 <SD_WideBus_Enable>
 8006804:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800680a:	6a3b      	ldr	r3, [r7, #32]
 800680c:	431a      	orrs	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	639a      	str	r2, [r3, #56]	; 0x38
 8006812:	e01a      	b.n	800684a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10a      	bne.n	8006830 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fa0f 	bl	8006c3e <SD_WideBus_Disable>
 8006820:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	431a      	orrs	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	639a      	str	r2, [r3, #56]	; 0x38
 800682e:	e00c      	b.n	800684a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006834:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	639a      	str	r2, [r3, #56]	; 0x38
 800683c:	e005      	b.n	800684a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006842:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00b      	beq.n	800686a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a26      	ldr	r2, [pc, #152]	; (80068f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8006858:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006868:	e01f      	b.n	80068aa <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681d      	ldr	r5, [r3, #0]
 8006890:	466c      	mov	r4, sp
 8006892:	f107 0314 	add.w	r3, r7, #20
 8006896:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800689a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800689e:	f107 0308 	add.w	r3, r7, #8
 80068a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068a4:	4628      	mov	r0, r5
 80068a6:	f001 fb8f 	bl	8007fc8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80068b2:	4618      	mov	r0, r3
 80068b4:	f001 fc53 	bl	800815e <SDMMC_CmdBlockLength>
 80068b8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00c      	beq.n	80068da <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a0a      	ldr	r2, [pc, #40]	; (80068f0 <HAL_SD_ConfigWideBusOperation+0x130>)
 80068c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80068e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3728      	adds	r7, #40	; 0x28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bdb0      	pop	{r4, r5, r7, pc}
 80068ee:	bf00      	nop
 80068f0:	004005ff 	.word	0x004005ff

080068f4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80068f4:	b5b0      	push	{r4, r5, r7, lr}
 80068f6:	b094      	sub	sp, #80	; 0x50
 80068f8:	af04      	add	r7, sp, #16
 80068fa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80068fc:	2301      	movs	r3, #1
 80068fe:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4618      	mov	r0, r3
 8006906:	f001 fba6 	bl	8008056 <SDIO_GetPowerState>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d102      	bne.n	8006916 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006910:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006914:	e0b6      	b.n	8006a84 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691a:	2b03      	cmp	r3, #3
 800691c:	d02f      	beq.n	800697e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4618      	mov	r0, r3
 8006924:	f001 fd25 	bl	8008372 <SDMMC_CmdSendCID>
 8006928:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800692a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d001      	beq.n	8006934 <SD_InitCard+0x40>
    {
      return errorstate;
 8006930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006932:	e0a7      	b.n	8006a84 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2100      	movs	r1, #0
 800693a:	4618      	mov	r0, r3
 800693c:	f001 fbd0 	bl	80080e0 <SDIO_GetResponse>
 8006940:	4602      	mov	r2, r0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2104      	movs	r1, #4
 800694c:	4618      	mov	r0, r3
 800694e:	f001 fbc7 	bl	80080e0 <SDIO_GetResponse>
 8006952:	4602      	mov	r2, r0
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2108      	movs	r1, #8
 800695e:	4618      	mov	r0, r3
 8006960:	f001 fbbe 	bl	80080e0 <SDIO_GetResponse>
 8006964:	4602      	mov	r2, r0
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	210c      	movs	r1, #12
 8006970:	4618      	mov	r0, r3
 8006972:	f001 fbb5 	bl	80080e0 <SDIO_GetResponse>
 8006976:	4602      	mov	r2, r0
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006982:	2b03      	cmp	r3, #3
 8006984:	d00d      	beq.n	80069a2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f107 020e 	add.w	r2, r7, #14
 800698e:	4611      	mov	r1, r2
 8006990:	4618      	mov	r0, r3
 8006992:	f001 fd2b 	bl	80083ec <SDMMC_CmdSetRelAdd>
 8006996:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <SD_InitCard+0xae>
    {
      return errorstate;
 800699e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a0:	e070      	b.n	8006a84 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d036      	beq.n	8006a18 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80069aa:	89fb      	ldrh	r3, [r7, #14]
 80069ac:	461a      	mov	r2, r3
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ba:	041b      	lsls	r3, r3, #16
 80069bc:	4619      	mov	r1, r3
 80069be:	4610      	mov	r0, r2
 80069c0:	f001 fcf5 	bl	80083ae <SDMMC_CmdSendCSD>
 80069c4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80069c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80069cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ce:	e059      	b.n	8006a84 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2100      	movs	r1, #0
 80069d6:	4618      	mov	r0, r3
 80069d8:	f001 fb82 	bl	80080e0 <SDIO_GetResponse>
 80069dc:	4602      	mov	r2, r0
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2104      	movs	r1, #4
 80069e8:	4618      	mov	r0, r3
 80069ea:	f001 fb79 	bl	80080e0 <SDIO_GetResponse>
 80069ee:	4602      	mov	r2, r0
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2108      	movs	r1, #8
 80069fa:	4618      	mov	r0, r3
 80069fc:	f001 fb70 	bl	80080e0 <SDIO_GetResponse>
 8006a00:	4602      	mov	r2, r0
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	210c      	movs	r1, #12
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f001 fb67 	bl	80080e0 <SDIO_GetResponse>
 8006a12:	4602      	mov	r2, r0
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2104      	movs	r1, #4
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f001 fb5e 	bl	80080e0 <SDIO_GetResponse>
 8006a24:	4603      	mov	r3, r0
 8006a26:	0d1a      	lsrs	r2, r3, #20
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006a2c:	f107 0310 	add.w	r3, r7, #16
 8006a30:	4619      	mov	r1, r3
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f7ff fd20 	bl	8006478 <HAL_SD_GetCardCSD>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d002      	beq.n	8006a44 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006a3e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006a42:	e01f      	b.n	8006a84 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6819      	ldr	r1, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a4c:	041b      	lsls	r3, r3, #16
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f04f 0300 	mov.w	r3, #0
 8006a54:	4608      	mov	r0, r1
 8006a56:	f001 fba4 	bl	80081a2 <SDMMC_CmdSelDesel>
 8006a5a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <SD_InitCard+0x172>
  {
    return errorstate;
 8006a62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a64:	e00e      	b.n	8006a84 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681d      	ldr	r5, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	466c      	mov	r4, sp
 8006a6e:	f103 0210 	add.w	r2, r3, #16
 8006a72:	ca07      	ldmia	r2, {r0, r1, r2}
 8006a74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a78:	3304      	adds	r3, #4
 8006a7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f001 faa3 	bl	8007fc8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3740      	adds	r7, #64	; 0x40
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bdb0      	pop	{r4, r5, r7, pc}

08006a8c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	617b      	str	r3, [r7, #20]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f001 fb9f 	bl	80081e8 <SDMMC_CmdGoIdleState>
 8006aaa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <SD_PowerON+0x2a>
  {
    return errorstate;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	e072      	b.n	8006b9c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4618      	mov	r0, r3
 8006abc:	f001 fbb2 	bl	8008224 <SDMMC_CmdOperCond>
 8006ac0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00d      	beq.n	8006ae4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f001 fb88 	bl	80081e8 <SDMMC_CmdGoIdleState>
 8006ad8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d004      	beq.n	8006aea <SD_PowerON+0x5e>
    {
      return errorstate;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	e05b      	b.n	8006b9c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d137      	bne.n	8006b62 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2100      	movs	r1, #0
 8006af8:	4618      	mov	r0, r3
 8006afa:	f001 fbb2 	bl	8008262 <SDMMC_CmdAppCommand>
 8006afe:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d02d      	beq.n	8006b62 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006b0a:	e047      	b.n	8006b9c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2100      	movs	r1, #0
 8006b12:	4618      	mov	r0, r3
 8006b14:	f001 fba5 	bl	8008262 <SDMMC_CmdAppCommand>
 8006b18:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <SD_PowerON+0x98>
    {
      return errorstate;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	e03b      	b.n	8006b9c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	491e      	ldr	r1, [pc, #120]	; (8006ba4 <SD_PowerON+0x118>)
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f001 fbbb 	bl	80082a6 <SDMMC_CmdAppOperCommand>
 8006b30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006b3c:	e02e      	b.n	8006b9c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2100      	movs	r1, #0
 8006b44:	4618      	mov	r0, r3
 8006b46:	f001 facb 	bl	80080e0 <SDIO_GetResponse>
 8006b4a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	0fdb      	lsrs	r3, r3, #31
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d101      	bne.n	8006b58 <SD_PowerON+0xcc>
 8006b54:	2301      	movs	r3, #1
 8006b56:	e000      	b.n	8006b5a <SD_PowerON+0xce>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	613b      	str	r3, [r7, #16]

    count++;
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d802      	bhi.n	8006b72 <SD_PowerON+0xe6>
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0cc      	beq.n	8006b0c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d902      	bls.n	8006b82 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006b7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b80:	e00c      	b.n	8006b9c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	645a      	str	r2, [r3, #68]	; 0x44
 8006b92:	e002      	b.n	8006b9a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	c1100000 	.word	0xc1100000

08006ba8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f001 fa8e 	bl	80080e0 <SDIO_GetResponse>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006bce:	d102      	bne.n	8006bd6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006bd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006bd4:	e02f      	b.n	8006c36 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006bd6:	f107 030c 	add.w	r3, r7, #12
 8006bda:	4619      	mov	r1, r3
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f879 	bl	8006cd4 <SD_FindSCR>
 8006be2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	e023      	b.n	8006c36 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d01c      	beq.n	8006c32 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c00:	041b      	lsls	r3, r3, #16
 8006c02:	4619      	mov	r1, r3
 8006c04:	4610      	mov	r0, r2
 8006c06:	f001 fb2c 	bl	8008262 <SDMMC_CmdAppCommand>
 8006c0a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	e00f      	b.n	8006c36 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2102      	movs	r1, #2
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f001 fb65 	bl	80082ec <SDMMC_CmdBusWidth>
 8006c22:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	e003      	b.n	8006c36 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e001      	b.n	8006c36 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006c32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b086      	sub	sp, #24
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006c46:	2300      	movs	r3, #0
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2100      	movs	r1, #0
 8006c54:	4618      	mov	r0, r3
 8006c56:	f001 fa43 	bl	80080e0 <SDIO_GetResponse>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c64:	d102      	bne.n	8006c6c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006c66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c6a:	e02f      	b.n	8006ccc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006c6c:	f107 030c 	add.w	r3, r7, #12
 8006c70:	4619      	mov	r1, r3
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f82e 	bl	8006cd4 <SD_FindSCR>
 8006c78:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	e023      	b.n	8006ccc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d01c      	beq.n	8006cc8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c96:	041b      	lsls	r3, r3, #16
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4610      	mov	r0, r2
 8006c9c:	f001 fae1 	bl	8008262 <SDMMC_CmdAppCommand>
 8006ca0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	e00f      	b.n	8006ccc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f001 fb1a 	bl	80082ec <SDMMC_CmdBusWidth>
 8006cb8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d001      	beq.n	8006cc4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	e003      	b.n	8006ccc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	e001      	b.n	8006ccc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006cc8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3718      	adds	r7, #24
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006cd4:	b590      	push	{r4, r7, lr}
 8006cd6:	b08f      	sub	sp, #60	; 0x3c
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006cde:	f7fa faad 	bl	800123c <HAL_GetTick>
 8006ce2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006ce8:	2300      	movs	r3, #0
 8006cea:	60bb      	str	r3, [r7, #8]
 8006cec:	2300      	movs	r3, #0
 8006cee:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2108      	movs	r1, #8
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f001 fa2f 	bl	800815e <SDMMC_CmdBlockLength>
 8006d00:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d001      	beq.n	8006d0c <SD_FindSCR+0x38>
  {
    return errorstate;
 8006d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0a:	e0b2      	b.n	8006e72 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d14:	041b      	lsls	r3, r3, #16
 8006d16:	4619      	mov	r1, r3
 8006d18:	4610      	mov	r0, r2
 8006d1a:	f001 faa2 	bl	8008262 <SDMMC_CmdAppCommand>
 8006d1e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <SD_FindSCR+0x56>
  {
    return errorstate;
 8006d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d28:	e0a3      	b.n	8006e72 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d2e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006d30:	2308      	movs	r3, #8
 8006d32:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006d34:	2330      	movs	r3, #48	; 0x30
 8006d36:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006d40:	2301      	movs	r3, #1
 8006d42:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f107 0210 	add.w	r2, r7, #16
 8006d4c:	4611      	mov	r1, r2
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f001 f9d9 	bl	8008106 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f001 fae9 	bl	8008330 <SDMMC_CmdSendSCR>
 8006d5e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d02a      	beq.n	8006dbc <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d68:	e083      	b.n	8006e72 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00f      	beq.n	8006d98 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6819      	ldr	r1, [r3, #0]
 8006d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	f107 0208 	add.w	r2, r7, #8
 8006d84:	18d4      	adds	r4, r2, r3
 8006d86:	4608      	mov	r0, r1
 8006d88:	f001 f949 	bl	800801e <SDIO_ReadFIFO>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	6023      	str	r3, [r4, #0]
      index++;
 8006d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d92:	3301      	adds	r3, #1
 8006d94:	637b      	str	r3, [r7, #52]	; 0x34
 8006d96:	e006      	b.n	8006da6 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d012      	beq.n	8006dcc <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006da6:	f7fa fa49 	bl	800123c <HAL_GetTick>
 8006daa:	4602      	mov	r2, r0
 8006dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db4:	d102      	bne.n	8006dbc <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006db6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006dba:	e05a      	b.n	8006e72 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dc2:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d0cf      	beq.n	8006d6a <SD_FindSCR+0x96>
 8006dca:	e000      	b.n	8006dce <SD_FindSCR+0xfa>
      break;
 8006dcc:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dd4:	f003 0308 	and.w	r3, r3, #8
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d005      	beq.n	8006de8 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2208      	movs	r2, #8
 8006de2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006de4:	2308      	movs	r3, #8
 8006de6:	e044      	b.n	8006e72 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d005      	beq.n	8006e02 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006dfe:	2302      	movs	r3, #2
 8006e00:	e037      	b.n	8006e72 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e08:	f003 0320 	and.w	r3, r3, #32
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2220      	movs	r2, #32
 8006e16:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006e18:	2320      	movs	r3, #32
 8006e1a:	e02a      	b.n	8006e72 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f240 523a 	movw	r2, #1338	; 0x53a
 8006e24:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	061a      	lsls	r2, r3, #24
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	021b      	lsls	r3, r3, #8
 8006e2e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006e32:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	0a1b      	lsrs	r3, r3, #8
 8006e38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006e3c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	0e1b      	lsrs	r3, r3, #24
 8006e42:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e46:	601a      	str	r2, [r3, #0]
    scr++;
 8006e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e4a:	3304      	adds	r3, #4
 8006e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	061a      	lsls	r2, r3, #24
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	021b      	lsls	r3, r3, #8
 8006e56:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006e5a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	0a1b      	lsrs	r3, r3, #8
 8006e60:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006e64:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	0e1b      	lsrs	r3, r3, #24
 8006e6a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e6e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	373c      	adds	r7, #60	; 0x3c
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd90      	pop	{r4, r7, pc}

08006e7a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b082      	sub	sp, #8
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d101      	bne.n	8006e8c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e041      	b.n	8006f10 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d106      	bne.n	8006ea6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f006 f901 	bl	800d0a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	4610      	mov	r0, r2
 8006eba:	f000 fb47 	bl	800754c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d001      	beq.n	8006f30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e044      	b.n	8006fba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68da      	ldr	r2, [r3, #12]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f042 0201 	orr.w	r2, r2, #1
 8006f46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a1e      	ldr	r2, [pc, #120]	; (8006fc8 <HAL_TIM_Base_Start_IT+0xb0>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d018      	beq.n	8006f84 <HAL_TIM_Base_Start_IT+0x6c>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f5a:	d013      	beq.n	8006f84 <HAL_TIM_Base_Start_IT+0x6c>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a1a      	ldr	r2, [pc, #104]	; (8006fcc <HAL_TIM_Base_Start_IT+0xb4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d00e      	beq.n	8006f84 <HAL_TIM_Base_Start_IT+0x6c>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a19      	ldr	r2, [pc, #100]	; (8006fd0 <HAL_TIM_Base_Start_IT+0xb8>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d009      	beq.n	8006f84 <HAL_TIM_Base_Start_IT+0x6c>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a17      	ldr	r2, [pc, #92]	; (8006fd4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d004      	beq.n	8006f84 <HAL_TIM_Base_Start_IT+0x6c>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a16      	ldr	r2, [pc, #88]	; (8006fd8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d111      	bne.n	8006fa8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 0307 	and.w	r3, r3, #7
 8006f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b06      	cmp	r3, #6
 8006f94:	d010      	beq.n	8006fb8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f042 0201 	orr.w	r2, r2, #1
 8006fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fa6:	e007      	b.n	8006fb8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f042 0201 	orr.w	r2, r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40000400 	.word	0x40000400
 8006fd0:	40000800 	.word	0x40000800
 8006fd4:	40000c00 	.word	0x40000c00
 8006fd8:	40014000 	.word	0x40014000

08006fdc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e041      	b.n	8007072 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f839 	bl	800707a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	3304      	adds	r3, #4
 8007018:	4619      	mov	r1, r3
 800701a:	4610      	mov	r0, r2
 800701c:	f000 fa96 	bl	800754c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3708      	adds	r7, #8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007082:	bf00      	nop
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr

0800708e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800708e:	b580      	push	{r7, lr}
 8007090:	b082      	sub	sp, #8
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	691b      	ldr	r3, [r3, #16]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d122      	bne.n	80070ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f003 0302 	and.w	r3, r3, #2
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d11b      	bne.n	80070ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f06f 0202 	mvn.w	r2, #2
 80070ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	f003 0303 	and.w	r3, r3, #3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 fa1c 	bl	800750e <HAL_TIM_IC_CaptureCallback>
 80070d6:	e005      	b.n	80070e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fa0e 	bl	80074fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 fa1f 	bl	8007522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	691b      	ldr	r3, [r3, #16]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b04      	cmp	r3, #4
 80070f6:	d122      	bne.n	800713e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b04      	cmp	r3, #4
 8007104:	d11b      	bne.n	800713e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f06f 0204 	mvn.w	r2, #4
 800710e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007120:	2b00      	cmp	r3, #0
 8007122:	d003      	beq.n	800712c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 f9f2 	bl	800750e <HAL_TIM_IC_CaptureCallback>
 800712a:	e005      	b.n	8007138 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 f9e4 	bl	80074fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 f9f5 	bl	8007522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	f003 0308 	and.w	r3, r3, #8
 8007148:	2b08      	cmp	r3, #8
 800714a:	d122      	bne.n	8007192 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	f003 0308 	and.w	r3, r3, #8
 8007156:	2b08      	cmp	r3, #8
 8007158:	d11b      	bne.n	8007192 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f06f 0208 	mvn.w	r2, #8
 8007162:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2204      	movs	r2, #4
 8007168:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69db      	ldr	r3, [r3, #28]
 8007170:	f003 0303 	and.w	r3, r3, #3
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 f9c8 	bl	800750e <HAL_TIM_IC_CaptureCallback>
 800717e:	e005      	b.n	800718c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f9ba 	bl	80074fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f9cb 	bl	8007522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	f003 0310 	and.w	r3, r3, #16
 800719c:	2b10      	cmp	r3, #16
 800719e:	d122      	bne.n	80071e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	f003 0310 	and.w	r3, r3, #16
 80071aa:	2b10      	cmp	r3, #16
 80071ac:	d11b      	bne.n	80071e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f06f 0210 	mvn.w	r2, #16
 80071b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2208      	movs	r2, #8
 80071bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d003      	beq.n	80071d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f99e 	bl	800750e <HAL_TIM_IC_CaptureCallback>
 80071d2:	e005      	b.n	80071e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f990 	bl	80074fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f9a1 	bl	8007522 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d10e      	bne.n	8007212 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d107      	bne.n	8007212 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f06f 0201 	mvn.w	r2, #1
 800720a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 f96a 	bl	80074e6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800721c:	2b80      	cmp	r3, #128	; 0x80
 800721e:	d10e      	bne.n	800723e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800722a:	2b80      	cmp	r3, #128	; 0x80
 800722c:	d107      	bne.n	800723e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fca5 	bl	8007b88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	691b      	ldr	r3, [r3, #16]
 8007244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007248:	2b40      	cmp	r3, #64	; 0x40
 800724a:	d10e      	bne.n	800726a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007256:	2b40      	cmp	r3, #64	; 0x40
 8007258:	d107      	bne.n	800726a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f966 	bl	8007536 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	f003 0320 	and.w	r3, r3, #32
 8007274:	2b20      	cmp	r3, #32
 8007276:	d10e      	bne.n	8007296 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b20      	cmp	r3, #32
 8007284:	d107      	bne.n	8007296 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f06f 0220 	mvn.w	r2, #32
 800728e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 fc6f 	bl	8007b74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
	...

080072a0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b086      	sub	sp, #24
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072ac:	2300      	movs	r3, #0
 80072ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d101      	bne.n	80072be <HAL_TIM_OC_ConfigChannel+0x1e>
 80072ba:	2302      	movs	r3, #2
 80072bc:	e048      	b.n	8007350 <HAL_TIM_OC_ConfigChannel+0xb0>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2b0c      	cmp	r3, #12
 80072ca:	d839      	bhi.n	8007340 <HAL_TIM_OC_ConfigChannel+0xa0>
 80072cc:	a201      	add	r2, pc, #4	; (adr r2, 80072d4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80072ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d2:	bf00      	nop
 80072d4:	08007309 	.word	0x08007309
 80072d8:	08007341 	.word	0x08007341
 80072dc:	08007341 	.word	0x08007341
 80072e0:	08007341 	.word	0x08007341
 80072e4:	08007317 	.word	0x08007317
 80072e8:	08007341 	.word	0x08007341
 80072ec:	08007341 	.word	0x08007341
 80072f0:	08007341 	.word	0x08007341
 80072f4:	08007325 	.word	0x08007325
 80072f8:	08007341 	.word	0x08007341
 80072fc:	08007341 	.word	0x08007341
 8007300:	08007341 	.word	0x08007341
 8007304:	08007333 	.word	0x08007333
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68b9      	ldr	r1, [r7, #8]
 800730e:	4618      	mov	r0, r3
 8007310:	f000 f99c 	bl	800764c <TIM_OC1_SetConfig>
      break;
 8007314:	e017      	b.n	8007346 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	4618      	mov	r0, r3
 800731e:	f000 f9fb 	bl	8007718 <TIM_OC2_SetConfig>
      break;
 8007322:	e010      	b.n	8007346 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68b9      	ldr	r1, [r7, #8]
 800732a:	4618      	mov	r0, r3
 800732c:	f000 fa60 	bl	80077f0 <TIM_OC3_SetConfig>
      break;
 8007330:	e009      	b.n	8007346 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68b9      	ldr	r1, [r7, #8]
 8007338:	4618      	mov	r0, r3
 800733a:	f000 fac3 	bl	80078c4 <TIM_OC4_SetConfig>
      break;
 800733e:	e002      	b.n	8007346 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	75fb      	strb	r3, [r7, #23]
      break;
 8007344:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800734e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007350:	4618      	mov	r0, r3
 8007352:	3718      	adds	r7, #24
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007362:	2300      	movs	r3, #0
 8007364:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800736c:	2b01      	cmp	r3, #1
 800736e:	d101      	bne.n	8007374 <HAL_TIM_ConfigClockSource+0x1c>
 8007370:	2302      	movs	r3, #2
 8007372:	e0b4      	b.n	80074de <HAL_TIM_ConfigClockSource+0x186>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800739a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073ac:	d03e      	beq.n	800742c <HAL_TIM_ConfigClockSource+0xd4>
 80073ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073b2:	f200 8087 	bhi.w	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ba:	f000 8086 	beq.w	80074ca <HAL_TIM_ConfigClockSource+0x172>
 80073be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073c2:	d87f      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073c4:	2b70      	cmp	r3, #112	; 0x70
 80073c6:	d01a      	beq.n	80073fe <HAL_TIM_ConfigClockSource+0xa6>
 80073c8:	2b70      	cmp	r3, #112	; 0x70
 80073ca:	d87b      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073cc:	2b60      	cmp	r3, #96	; 0x60
 80073ce:	d050      	beq.n	8007472 <HAL_TIM_ConfigClockSource+0x11a>
 80073d0:	2b60      	cmp	r3, #96	; 0x60
 80073d2:	d877      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073d4:	2b50      	cmp	r3, #80	; 0x50
 80073d6:	d03c      	beq.n	8007452 <HAL_TIM_ConfigClockSource+0xfa>
 80073d8:	2b50      	cmp	r3, #80	; 0x50
 80073da:	d873      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073dc:	2b40      	cmp	r3, #64	; 0x40
 80073de:	d058      	beq.n	8007492 <HAL_TIM_ConfigClockSource+0x13a>
 80073e0:	2b40      	cmp	r3, #64	; 0x40
 80073e2:	d86f      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073e4:	2b30      	cmp	r3, #48	; 0x30
 80073e6:	d064      	beq.n	80074b2 <HAL_TIM_ConfigClockSource+0x15a>
 80073e8:	2b30      	cmp	r3, #48	; 0x30
 80073ea:	d86b      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	d060      	beq.n	80074b2 <HAL_TIM_ConfigClockSource+0x15a>
 80073f0:	2b20      	cmp	r3, #32
 80073f2:	d867      	bhi.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d05c      	beq.n	80074b2 <HAL_TIM_ConfigClockSource+0x15a>
 80073f8:	2b10      	cmp	r3, #16
 80073fa:	d05a      	beq.n	80074b2 <HAL_TIM_ConfigClockSource+0x15a>
 80073fc:	e062      	b.n	80074c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	6899      	ldr	r1, [r3, #8]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685a      	ldr	r2, [r3, #4]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	f000 fb23 	bl	8007a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007420:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68ba      	ldr	r2, [r7, #8]
 8007428:	609a      	str	r2, [r3, #8]
      break;
 800742a:	e04f      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6818      	ldr	r0, [r3, #0]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	6899      	ldr	r1, [r3, #8]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f000 fb0c 	bl	8007a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	689a      	ldr	r2, [r3, #8]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800744e:	609a      	str	r2, [r3, #8]
      break;
 8007450:	e03c      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6818      	ldr	r0, [r3, #0]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	6859      	ldr	r1, [r3, #4]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	461a      	mov	r2, r3
 8007460:	f000 fa80 	bl	8007964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2150      	movs	r1, #80	; 0x50
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fad9 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 8007470:	e02c      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6818      	ldr	r0, [r3, #0]
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	6859      	ldr	r1, [r3, #4]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	461a      	mov	r2, r3
 8007480:	f000 fa9f 	bl	80079c2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2160      	movs	r1, #96	; 0x60
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fac9 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 8007490:	e01c      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6818      	ldr	r0, [r3, #0]
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	6859      	ldr	r1, [r3, #4]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	461a      	mov	r2, r3
 80074a0:	f000 fa60 	bl	8007964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2140      	movs	r1, #64	; 0x40
 80074aa:	4618      	mov	r0, r3
 80074ac:	f000 fab9 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 80074b0:	e00c      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4619      	mov	r1, r3
 80074bc:	4610      	mov	r0, r2
 80074be:	f000 fab0 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 80074c2:	e003      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	73fb      	strb	r3, [r7, #15]
      break;
 80074c8:	e000      	b.n	80074cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80074ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074e6:	b480      	push	{r7}
 80074e8:	b083      	sub	sp, #12
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80074ee:	bf00      	nop
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b083      	sub	sp, #12
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007502:	bf00      	nop
 8007504:	370c      	adds	r7, #12
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr

0800750e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800750e:	b480      	push	{r7}
 8007510:	b083      	sub	sp, #12
 8007512:	af00      	add	r7, sp, #0
 8007514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800752a:	bf00      	nop
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr

08007536 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007536:	b480      	push	{r7}
 8007538:	b083      	sub	sp, #12
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800753e:	bf00      	nop
 8007540:	370c      	adds	r7, #12
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
	...

0800754c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a34      	ldr	r2, [pc, #208]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d00f      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800756a:	d00b      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a31      	ldr	r2, [pc, #196]	; (8007634 <TIM_Base_SetConfig+0xe8>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d007      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a30      	ldr	r2, [pc, #192]	; (8007638 <TIM_Base_SetConfig+0xec>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d003      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a2f      	ldr	r2, [pc, #188]	; (800763c <TIM_Base_SetConfig+0xf0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d108      	bne.n	8007596 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800758a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a25      	ldr	r2, [pc, #148]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d01b      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a4:	d017      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a22      	ldr	r2, [pc, #136]	; (8007634 <TIM_Base_SetConfig+0xe8>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d013      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a21      	ldr	r2, [pc, #132]	; (8007638 <TIM_Base_SetConfig+0xec>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d00f      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a20      	ldr	r2, [pc, #128]	; (800763c <TIM_Base_SetConfig+0xf0>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d00b      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a1f      	ldr	r2, [pc, #124]	; (8007640 <TIM_Base_SetConfig+0xf4>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d007      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a1e      	ldr	r2, [pc, #120]	; (8007644 <TIM_Base_SetConfig+0xf8>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d003      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a1d      	ldr	r2, [pc, #116]	; (8007648 <TIM_Base_SetConfig+0xfc>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d108      	bne.n	80075e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	695b      	ldr	r3, [r3, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	689a      	ldr	r2, [r3, #8]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a08      	ldr	r2, [pc, #32]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d103      	bne.n	800761c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	691a      	ldr	r2, [r3, #16]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	615a      	str	r2, [r3, #20]
}
 8007622:	bf00      	nop
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40010000 	.word	0x40010000
 8007634:	40000400 	.word	0x40000400
 8007638:	40000800 	.word	0x40000800
 800763c:	40000c00 	.word	0x40000c00
 8007640:	40014000 	.word	0x40014000
 8007644:	40014400 	.word	0x40014400
 8007648:	40014800 	.word	0x40014800

0800764c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800764c:	b480      	push	{r7}
 800764e:	b087      	sub	sp, #28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	f023 0201 	bic.w	r2, r3, #1
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800767a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f023 0303 	bic.w	r3, r3, #3
 8007682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	f023 0302 	bic.w	r3, r3, #2
 8007694:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	4313      	orrs	r3, r2
 800769e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a1c      	ldr	r2, [pc, #112]	; (8007714 <TIM_OC1_SetConfig+0xc8>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d10c      	bne.n	80076c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	f023 0308 	bic.w	r3, r3, #8
 80076ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	f023 0304 	bic.w	r3, r3, #4
 80076c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a13      	ldr	r2, [pc, #76]	; (8007714 <TIM_OC1_SetConfig+0xc8>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d111      	bne.n	80076ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	693a      	ldr	r2, [r7, #16]
 80076f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	621a      	str	r2, [r3, #32]
}
 8007708:	bf00      	nop
 800770a:	371c      	adds	r7, #28
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	40010000 	.word	0x40010000

08007718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007718:	b480      	push	{r7}
 800771a:	b087      	sub	sp, #28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	f023 0210 	bic.w	r2, r3, #16
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800774e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	021b      	lsls	r3, r3, #8
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f023 0320 	bic.w	r3, r3, #32
 8007762:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	011b      	lsls	r3, r3, #4
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	4313      	orrs	r3, r2
 800776e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a1e      	ldr	r2, [pc, #120]	; (80077ec <TIM_OC2_SetConfig+0xd4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d10d      	bne.n	8007794 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800777e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	011b      	lsls	r3, r3, #4
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	4313      	orrs	r3, r2
 800778a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007792:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a15      	ldr	r2, [pc, #84]	; (80077ec <TIM_OC2_SetConfig+0xd4>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d113      	bne.n	80077c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	621a      	str	r2, [r3, #32]
}
 80077de:	bf00      	nop
 80077e0:	371c      	adds	r7, #28
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	40010000 	.word	0x40010000

080077f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a1b      	ldr	r3, [r3, #32]
 800780a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	4313      	orrs	r3, r2
 8007830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1d      	ldr	r2, [pc, #116]	; (80078c0 <TIM_OC3_SetConfig+0xd0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d10d      	bne.n	800786a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	021b      	lsls	r3, r3, #8
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	4313      	orrs	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007868:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a14      	ldr	r2, [pc, #80]	; (80078c0 <TIM_OC3_SetConfig+0xd0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d113      	bne.n	800789a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	621a      	str	r2, [r3, #32]
}
 80078b4:	bf00      	nop
 80078b6:	371c      	adds	r7, #28
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	40010000 	.word	0x40010000

080078c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800790e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	031b      	lsls	r3, r3, #12
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a10      	ldr	r2, [pc, #64]	; (8007960 <TIM_OC4_SetConfig+0x9c>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d109      	bne.n	8007938 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800792a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	019b      	lsls	r3, r3, #6
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	621a      	str	r2, [r3, #32]
}
 8007952:	bf00      	nop
 8007954:	371c      	adds	r7, #28
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40010000 	.word	0x40010000

08007964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f023 0201 	bic.w	r2, r3, #1
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800798e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	4313      	orrs	r3, r2
 8007998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f023 030a 	bic.w	r3, r3, #10
 80079a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b087      	sub	sp, #28
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	f023 0210 	bic.w	r2, r3, #16
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	031b      	lsls	r3, r3, #12
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr

08007a22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a22:	b480      	push	{r7}
 8007a24:	b085      	sub	sp, #20
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
 8007a2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	f043 0307 	orr.w	r3, r3, #7
 8007a44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68fa      	ldr	r2, [r7, #12]
 8007a4a:	609a      	str	r2, [r3, #8]
}
 8007a4c:	bf00      	nop
 8007a4e:	3714      	adds	r7, #20
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]
 8007a64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	021a      	lsls	r2, r3, #8
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	609a      	str	r2, [r3, #8]
}
 8007a8c:	bf00      	nop
 8007a8e:	371c      	adds	r7, #28
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007aac:	2302      	movs	r3, #2
 8007aae:	e050      	b.n	8007b52 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2202      	movs	r2, #2
 8007abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	; (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d018      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afc:	d013      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a18      	ldr	r2, [pc, #96]	; (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d00e      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a16      	ldr	r2, [pc, #88]	; (8007b68 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d009      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a15      	ldr	r2, [pc, #84]	; (8007b6c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d004      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a13      	ldr	r2, [pc, #76]	; (8007b70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d10c      	bne.n	8007b40 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40014000 	.word	0x40014000

08007b74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e03f      	b.n	8007c2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f005 fa96 	bl	800d0f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2224      	movs	r2, #36	; 0x24
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68da      	ldr	r2, [r3, #12]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007bde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f829 	bl	8007c38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	691a      	ldr	r2, [r3, #16]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	695a      	ldr	r2, [r3, #20]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68da      	ldr	r2, [r3, #12]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2220      	movs	r2, #32
 8007c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
	...

08007c38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c3c:	b09f      	sub	sp, #124	; 0x7c
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007c4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c4e:	68d9      	ldr	r1, [r3, #12]
 8007c50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	ea40 0301 	orr.w	r3, r0, r1
 8007c58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c5c:	689a      	ldr	r2, [r3, #8]
 8007c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	431a      	orrs	r2, r3
 8007c6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007c72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007c7c:	f021 010c 	bic.w	r1, r1, #12
 8007c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c86:	430b      	orrs	r3, r1
 8007c88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	695b      	ldr	r3, [r3, #20]
 8007c90:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007c94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c96:	6999      	ldr	r1, [r3, #24]
 8007c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	ea40 0301 	orr.w	r3, r0, r1
 8007ca0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	4bc5      	ldr	r3, [pc, #788]	; (8007fbc <UART_SetConfig+0x384>)
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d004      	beq.n	8007cb6 <UART_SetConfig+0x7e>
 8007cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	4bc3      	ldr	r3, [pc, #780]	; (8007fc0 <UART_SetConfig+0x388>)
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d103      	bne.n	8007cbe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007cb6:	f7fe f92b 	bl	8005f10 <HAL_RCC_GetPCLK2Freq>
 8007cba:	6778      	str	r0, [r7, #116]	; 0x74
 8007cbc:	e002      	b.n	8007cc4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cbe:	f7fe f913 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 8007cc2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cc6:	69db      	ldr	r3, [r3, #28]
 8007cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ccc:	f040 80b6 	bne.w	8007e3c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007cd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cd2:	461c      	mov	r4, r3
 8007cd4:	f04f 0500 	mov.w	r5, #0
 8007cd8:	4622      	mov	r2, r4
 8007cda:	462b      	mov	r3, r5
 8007cdc:	1891      	adds	r1, r2, r2
 8007cde:	6439      	str	r1, [r7, #64]	; 0x40
 8007ce0:	415b      	adcs	r3, r3
 8007ce2:	647b      	str	r3, [r7, #68]	; 0x44
 8007ce4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ce8:	1912      	adds	r2, r2, r4
 8007cea:	eb45 0303 	adc.w	r3, r5, r3
 8007cee:	f04f 0000 	mov.w	r0, #0
 8007cf2:	f04f 0100 	mov.w	r1, #0
 8007cf6:	00d9      	lsls	r1, r3, #3
 8007cf8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007cfc:	00d0      	lsls	r0, r2, #3
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	1911      	adds	r1, r2, r4
 8007d04:	6639      	str	r1, [r7, #96]	; 0x60
 8007d06:	416b      	adcs	r3, r5
 8007d08:	667b      	str	r3, [r7, #100]	; 0x64
 8007d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f04f 0300 	mov.w	r3, #0
 8007d14:	1891      	adds	r1, r2, r2
 8007d16:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d18:	415b      	adcs	r3, r3
 8007d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007d20:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007d24:	f7f8 ff48 	bl	8000bb8 <__aeabi_uldivmod>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4ba5      	ldr	r3, [pc, #660]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007d2e:	fba3 2302 	umull	r2, r3, r3, r2
 8007d32:	095b      	lsrs	r3, r3, #5
 8007d34:	011e      	lsls	r6, r3, #4
 8007d36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d38:	461c      	mov	r4, r3
 8007d3a:	f04f 0500 	mov.w	r5, #0
 8007d3e:	4622      	mov	r2, r4
 8007d40:	462b      	mov	r3, r5
 8007d42:	1891      	adds	r1, r2, r2
 8007d44:	6339      	str	r1, [r7, #48]	; 0x30
 8007d46:	415b      	adcs	r3, r3
 8007d48:	637b      	str	r3, [r7, #52]	; 0x34
 8007d4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007d4e:	1912      	adds	r2, r2, r4
 8007d50:	eb45 0303 	adc.w	r3, r5, r3
 8007d54:	f04f 0000 	mov.w	r0, #0
 8007d58:	f04f 0100 	mov.w	r1, #0
 8007d5c:	00d9      	lsls	r1, r3, #3
 8007d5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d62:	00d0      	lsls	r0, r2, #3
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	1911      	adds	r1, r2, r4
 8007d6a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007d6c:	416b      	adcs	r3, r5
 8007d6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	461a      	mov	r2, r3
 8007d76:	f04f 0300 	mov.w	r3, #0
 8007d7a:	1891      	adds	r1, r2, r2
 8007d7c:	62b9      	str	r1, [r7, #40]	; 0x28
 8007d7e:	415b      	adcs	r3, r3
 8007d80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007d86:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007d8a:	f7f8 ff15 	bl	8000bb8 <__aeabi_uldivmod>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4b8c      	ldr	r3, [pc, #560]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007d94:	fba3 1302 	umull	r1, r3, r3, r2
 8007d98:	095b      	lsrs	r3, r3, #5
 8007d9a:	2164      	movs	r1, #100	; 0x64
 8007d9c:	fb01 f303 	mul.w	r3, r1, r3
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	00db      	lsls	r3, r3, #3
 8007da4:	3332      	adds	r3, #50	; 0x32
 8007da6:	4a87      	ldr	r2, [pc, #540]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007da8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dac:	095b      	lsrs	r3, r3, #5
 8007dae:	005b      	lsls	r3, r3, #1
 8007db0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007db4:	441e      	add	r6, r3
 8007db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007db8:	4618      	mov	r0, r3
 8007dba:	f04f 0100 	mov.w	r1, #0
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	1894      	adds	r4, r2, r2
 8007dc4:	623c      	str	r4, [r7, #32]
 8007dc6:	415b      	adcs	r3, r3
 8007dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8007dca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007dce:	1812      	adds	r2, r2, r0
 8007dd0:	eb41 0303 	adc.w	r3, r1, r3
 8007dd4:	f04f 0400 	mov.w	r4, #0
 8007dd8:	f04f 0500 	mov.w	r5, #0
 8007ddc:	00dd      	lsls	r5, r3, #3
 8007dde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007de2:	00d4      	lsls	r4, r2, #3
 8007de4:	4622      	mov	r2, r4
 8007de6:	462b      	mov	r3, r5
 8007de8:	1814      	adds	r4, r2, r0
 8007dea:	653c      	str	r4, [r7, #80]	; 0x50
 8007dec:	414b      	adcs	r3, r1
 8007dee:	657b      	str	r3, [r7, #84]	; 0x54
 8007df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	461a      	mov	r2, r3
 8007df6:	f04f 0300 	mov.w	r3, #0
 8007dfa:	1891      	adds	r1, r2, r2
 8007dfc:	61b9      	str	r1, [r7, #24]
 8007dfe:	415b      	adcs	r3, r3
 8007e00:	61fb      	str	r3, [r7, #28]
 8007e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e06:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007e0a:	f7f8 fed5 	bl	8000bb8 <__aeabi_uldivmod>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4b6c      	ldr	r3, [pc, #432]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007e14:	fba3 1302 	umull	r1, r3, r3, r2
 8007e18:	095b      	lsrs	r3, r3, #5
 8007e1a:	2164      	movs	r1, #100	; 0x64
 8007e1c:	fb01 f303 	mul.w	r3, r1, r3
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	00db      	lsls	r3, r3, #3
 8007e24:	3332      	adds	r3, #50	; 0x32
 8007e26:	4a67      	ldr	r2, [pc, #412]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007e28:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2c:	095b      	lsrs	r3, r3, #5
 8007e2e:	f003 0207 	and.w	r2, r3, #7
 8007e32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4432      	add	r2, r6
 8007e38:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e3a:	e0b9      	b.n	8007fb0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e3e:	461c      	mov	r4, r3
 8007e40:	f04f 0500 	mov.w	r5, #0
 8007e44:	4622      	mov	r2, r4
 8007e46:	462b      	mov	r3, r5
 8007e48:	1891      	adds	r1, r2, r2
 8007e4a:	6139      	str	r1, [r7, #16]
 8007e4c:	415b      	adcs	r3, r3
 8007e4e:	617b      	str	r3, [r7, #20]
 8007e50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007e54:	1912      	adds	r2, r2, r4
 8007e56:	eb45 0303 	adc.w	r3, r5, r3
 8007e5a:	f04f 0000 	mov.w	r0, #0
 8007e5e:	f04f 0100 	mov.w	r1, #0
 8007e62:	00d9      	lsls	r1, r3, #3
 8007e64:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e68:	00d0      	lsls	r0, r2, #3
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	eb12 0804 	adds.w	r8, r2, r4
 8007e72:	eb43 0905 	adc.w	r9, r3, r5
 8007e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f04f 0100 	mov.w	r1, #0
 8007e80:	f04f 0200 	mov.w	r2, #0
 8007e84:	f04f 0300 	mov.w	r3, #0
 8007e88:	008b      	lsls	r3, r1, #2
 8007e8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007e8e:	0082      	lsls	r2, r0, #2
 8007e90:	4640      	mov	r0, r8
 8007e92:	4649      	mov	r1, r9
 8007e94:	f7f8 fe90 	bl	8000bb8 <__aeabi_uldivmod>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	4b49      	ldr	r3, [pc, #292]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007e9e:	fba3 2302 	umull	r2, r3, r3, r2
 8007ea2:	095b      	lsrs	r3, r3, #5
 8007ea4:	011e      	lsls	r6, r3, #4
 8007ea6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f04f 0100 	mov.w	r1, #0
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	1894      	adds	r4, r2, r2
 8007eb4:	60bc      	str	r4, [r7, #8]
 8007eb6:	415b      	adcs	r3, r3
 8007eb8:	60fb      	str	r3, [r7, #12]
 8007eba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ebe:	1812      	adds	r2, r2, r0
 8007ec0:	eb41 0303 	adc.w	r3, r1, r3
 8007ec4:	f04f 0400 	mov.w	r4, #0
 8007ec8:	f04f 0500 	mov.w	r5, #0
 8007ecc:	00dd      	lsls	r5, r3, #3
 8007ece:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ed2:	00d4      	lsls	r4, r2, #3
 8007ed4:	4622      	mov	r2, r4
 8007ed6:	462b      	mov	r3, r5
 8007ed8:	1814      	adds	r4, r2, r0
 8007eda:	64bc      	str	r4, [r7, #72]	; 0x48
 8007edc:	414b      	adcs	r3, r1
 8007ede:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f04f 0100 	mov.w	r1, #0
 8007eea:	f04f 0200 	mov.w	r2, #0
 8007eee:	f04f 0300 	mov.w	r3, #0
 8007ef2:	008b      	lsls	r3, r1, #2
 8007ef4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ef8:	0082      	lsls	r2, r0, #2
 8007efa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007efe:	f7f8 fe5b 	bl	8000bb8 <__aeabi_uldivmod>
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	4b2f      	ldr	r3, [pc, #188]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007f08:	fba3 1302 	umull	r1, r3, r3, r2
 8007f0c:	095b      	lsrs	r3, r3, #5
 8007f0e:	2164      	movs	r1, #100	; 0x64
 8007f10:	fb01 f303 	mul.w	r3, r1, r3
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	011b      	lsls	r3, r3, #4
 8007f18:	3332      	adds	r3, #50	; 0x32
 8007f1a:	4a2a      	ldr	r2, [pc, #168]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f20:	095b      	lsrs	r3, r3, #5
 8007f22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f26:	441e      	add	r6, r3
 8007f28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f04f 0100 	mov.w	r1, #0
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	1894      	adds	r4, r2, r2
 8007f36:	603c      	str	r4, [r7, #0]
 8007f38:	415b      	adcs	r3, r3
 8007f3a:	607b      	str	r3, [r7, #4]
 8007f3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f40:	1812      	adds	r2, r2, r0
 8007f42:	eb41 0303 	adc.w	r3, r1, r3
 8007f46:	f04f 0400 	mov.w	r4, #0
 8007f4a:	f04f 0500 	mov.w	r5, #0
 8007f4e:	00dd      	lsls	r5, r3, #3
 8007f50:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f54:	00d4      	lsls	r4, r2, #3
 8007f56:	4622      	mov	r2, r4
 8007f58:	462b      	mov	r3, r5
 8007f5a:	eb12 0a00 	adds.w	sl, r2, r0
 8007f5e:	eb43 0b01 	adc.w	fp, r3, r1
 8007f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f04f 0100 	mov.w	r1, #0
 8007f6c:	f04f 0200 	mov.w	r2, #0
 8007f70:	f04f 0300 	mov.w	r3, #0
 8007f74:	008b      	lsls	r3, r1, #2
 8007f76:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f7a:	0082      	lsls	r2, r0, #2
 8007f7c:	4650      	mov	r0, sl
 8007f7e:	4659      	mov	r1, fp
 8007f80:	f7f8 fe1a 	bl	8000bb8 <__aeabi_uldivmod>
 8007f84:	4602      	mov	r2, r0
 8007f86:	460b      	mov	r3, r1
 8007f88:	4b0e      	ldr	r3, [pc, #56]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007f8a:	fba3 1302 	umull	r1, r3, r3, r2
 8007f8e:	095b      	lsrs	r3, r3, #5
 8007f90:	2164      	movs	r1, #100	; 0x64
 8007f92:	fb01 f303 	mul.w	r3, r1, r3
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	3332      	adds	r3, #50	; 0x32
 8007f9c:	4a09      	ldr	r2, [pc, #36]	; (8007fc4 <UART_SetConfig+0x38c>)
 8007f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa2:	095b      	lsrs	r3, r3, #5
 8007fa4:	f003 020f 	and.w	r2, r3, #15
 8007fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4432      	add	r2, r6
 8007fae:	609a      	str	r2, [r3, #8]
}
 8007fb0:	bf00      	nop
 8007fb2:	377c      	adds	r7, #124	; 0x7c
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fba:	bf00      	nop
 8007fbc:	40011000 	.word	0x40011000
 8007fc0:	40011400 	.word	0x40011400
 8007fc4:	51eb851f 	.word	0x51eb851f

08007fc8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007fc8:	b084      	sub	sp, #16
 8007fca:	b480      	push	{r7}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	f107 001c 	add.w	r0, r7, #28
 8007fd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007fde:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007fe0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007fe2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007fe6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007fea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8007fee:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8007ff2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008002:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	431a      	orrs	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	3714      	adds	r7, #20
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	b004      	add	sp, #16
 800801c:	4770      	bx	lr

0800801e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800801e:	b480      	push	{r7}
 8008020:	b083      	sub	sp, #12
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800802c:	4618      	mov	r0, r3
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2203      	movs	r2, #3
 8008044:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008046:	2002      	movs	r0, #2
 8008048:	f7f9 f904 	bl	8001254 <HAL_Delay>
  
  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008056:	b480      	push	{r7}
 8008058:	b083      	sub	sp, #12
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f003 0303 	and.w	r3, r3, #3
}
 8008066:	4618      	mov	r0, r3
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr

08008072 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008072:	b480      	push	{r7}
 8008074:	b085      	sub	sp, #20
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800807c:	2300      	movs	r3, #0
 800807e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008090:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008096:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800809c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80080ac:	f023 030f 	bic.w	r3, r3, #15
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	431a      	orrs	r2, r3
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3714      	adds	r7, #20
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80080c6:	b480      	push	{r7}
 80080c8:	b083      	sub	sp, #12
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	b2db      	uxtb	r3, r3
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	3314      	adds	r3, #20
 80080ee:	461a      	mov	r2, r3
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	4413      	add	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
}  
 80080fa:	4618      	mov	r0, r3
 80080fc:	3714      	adds	r7, #20
 80080fe:	46bd      	mov	sp, r7
 8008100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008104:	4770      	bx	lr

08008106 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008106:	b480      	push	{r7}
 8008108:	b085      	sub	sp, #20
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
 800810e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008110:	2300      	movs	r3, #0
 8008112:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800812c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008132:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008138:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	4313      	orrs	r3, r2
 800813e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008144:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	431a      	orrs	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008150:	2300      	movs	r3, #0

}
 8008152:	4618      	mov	r0, r3
 8008154:	3714      	adds	r7, #20
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b088      	sub	sp, #32
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800816c:	2310      	movs	r3, #16
 800816e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008170:	2340      	movs	r3, #64	; 0x40
 8008172:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008174:	2300      	movs	r3, #0
 8008176:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800817c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800817e:	f107 0308 	add.w	r3, r7, #8
 8008182:	4619      	mov	r1, r3
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7ff ff74 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800818a:	f241 3288 	movw	r2, #5000	; 0x1388
 800818e:	2110      	movs	r1, #16
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 f979 	bl	8008488 <SDMMC_GetCmdResp1>
 8008196:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008198:	69fb      	ldr	r3, [r7, #28]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3720      	adds	r7, #32
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b08a      	sub	sp, #40	; 0x28
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	60f8      	str	r0, [r7, #12]
 80081aa:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80081b2:	2307      	movs	r3, #7
 80081b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081b6:	2340      	movs	r3, #64	; 0x40
 80081b8:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081ba:	2300      	movs	r3, #0
 80081bc:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081c2:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081c4:	f107 0310 	add.w	r3, r7, #16
 80081c8:	4619      	mov	r1, r3
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f7ff ff51 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80081d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80081d4:	2107      	movs	r1, #7
 80081d6:	68f8      	ldr	r0, [r7, #12]
 80081d8:	f000 f956 	bl	8008488 <SDMMC_GetCmdResp1>
 80081dc:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80081de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3728      	adds	r7, #40	; 0x28
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b088      	sub	sp, #32
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80081f0:	2300      	movs	r3, #0
 80081f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80081f4:	2300      	movs	r3, #0
 80081f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80081f8:	2300      	movs	r3, #0
 80081fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081fc:	2300      	movs	r3, #0
 80081fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008204:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008206:	f107 0308 	add.w	r3, r7, #8
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f7ff ff30 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 f90c 	bl	8008430 <SDMMC_GetCmdError>
 8008218:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800821a:	69fb      	ldr	r3, [r7, #28]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3720      	adds	r7, #32
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b088      	sub	sp, #32
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800822c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008230:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008232:	2308      	movs	r3, #8
 8008234:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008236:	2340      	movs	r3, #64	; 0x40
 8008238:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800823e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008242:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008244:	f107 0308 	add.w	r3, r7, #8
 8008248:	4619      	mov	r1, r3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f7ff ff11 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fb03 	bl	800885c <SDMMC_GetCmdResp7>
 8008256:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008258:	69fb      	ldr	r3, [r7, #28]
}
 800825a:	4618      	mov	r0, r3
 800825c:	3720      	adds	r7, #32
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b088      	sub	sp, #32
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008270:	2337      	movs	r3, #55	; 0x37
 8008272:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008274:	2340      	movs	r3, #64	; 0x40
 8008276:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008278:	2300      	movs	r3, #0
 800827a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800827c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008280:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008282:	f107 0308 	add.w	r3, r7, #8
 8008286:	4619      	mov	r1, r3
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff fef2 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800828e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008292:	2137      	movs	r1, #55	; 0x37
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f8f7 	bl	8008488 <SDMMC_GetCmdResp1>
 800829a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800829c:	69fb      	ldr	r3, [r7, #28]
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3720      	adds	r7, #32
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b088      	sub	sp, #32
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
 80082ae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80082b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80082bc:	2329      	movs	r3, #41	; 0x29
 80082be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082c0:	2340      	movs	r3, #64	; 0x40
 80082c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082c4:	2300      	movs	r3, #0
 80082c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082ce:	f107 0308 	add.w	r3, r7, #8
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7ff fecc 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 fa0a 	bl	80086f4 <SDMMC_GetCmdResp3>
 80082e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082e2:	69fb      	ldr	r3, [r7, #28]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3720      	adds	r7, #32
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80082fa:	2306      	movs	r3, #6
 80082fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082fe:	2340      	movs	r3, #64	; 0x40
 8008300:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008302:	2300      	movs	r3, #0
 8008304:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800830a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800830c:	f107 0308 	add.w	r3, r7, #8
 8008310:	4619      	mov	r1, r3
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f7ff fead 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008318:	f241 3288 	movw	r2, #5000	; 0x1388
 800831c:	2106      	movs	r1, #6
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f8b2 	bl	8008488 <SDMMC_GetCmdResp1>
 8008324:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008326:	69fb      	ldr	r3, [r7, #28]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3720      	adds	r7, #32
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b088      	sub	sp, #32
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008338:	2300      	movs	r3, #0
 800833a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800833c:	2333      	movs	r3, #51	; 0x33
 800833e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008340:	2340      	movs	r3, #64	; 0x40
 8008342:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008344:	2300      	movs	r3, #0
 8008346:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008348:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800834c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800834e:	f107 0308 	add.w	r3, r7, #8
 8008352:	4619      	mov	r1, r3
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff fe8c 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800835a:	f241 3288 	movw	r2, #5000	; 0x1388
 800835e:	2133      	movs	r1, #51	; 0x33
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 f891 	bl	8008488 <SDMMC_GetCmdResp1>
 8008366:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008368:	69fb      	ldr	r3, [r7, #28]
}
 800836a:	4618      	mov	r0, r3
 800836c:	3720      	adds	r7, #32
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b088      	sub	sp, #32
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800837e:	2302      	movs	r3, #2
 8008380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008382:	23c0      	movs	r3, #192	; 0xc0
 8008384:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008386:	2300      	movs	r3, #0
 8008388:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800838a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800838e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008390:	f107 0308 	add.w	r3, r7, #8
 8008394:	4619      	mov	r1, r3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7ff fe6b 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 f961 	bl	8008664 <SDMMC_GetCmdResp2>
 80083a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083a4:	69fb      	ldr	r3, [r7, #28]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3720      	adds	r7, #32
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b088      	sub	sp, #32
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80083bc:	2309      	movs	r3, #9
 80083be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80083c0:	23c0      	movs	r3, #192	; 0xc0
 80083c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083c4:	2300      	movs	r3, #0
 80083c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083ce:	f107 0308 	add.w	r3, r7, #8
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f7ff fe4c 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f942 	bl	8008664 <SDMMC_GetCmdResp2>
 80083e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083e2:	69fb      	ldr	r3, [r7, #28]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3720      	adds	r7, #32
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b088      	sub	sp, #32
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80083f6:	2300      	movs	r3, #0
 80083f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80083fa:	2303      	movs	r3, #3
 80083fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083fe:	2340      	movs	r3, #64	; 0x40
 8008400:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008402:	2300      	movs	r3, #0
 8008404:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800840a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800840c:	f107 0308 	add.w	r3, r7, #8
 8008410:	4619      	mov	r1, r3
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f7ff fe2d 	bl	8008072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008418:	683a      	ldr	r2, [r7, #0]
 800841a:	2103      	movs	r1, #3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f9a7 	bl	8008770 <SDMMC_GetCmdResp6>
 8008422:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008424:	69fb      	ldr	r3, [r7, #28]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3720      	adds	r7, #32
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
	...

08008430 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008438:	4b11      	ldr	r3, [pc, #68]	; (8008480 <SDMMC_GetCmdError+0x50>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a11      	ldr	r2, [pc, #68]	; (8008484 <SDMMC_GetCmdError+0x54>)
 800843e:	fba2 2303 	umull	r2, r3, r2, r3
 8008442:	0a5b      	lsrs	r3, r3, #9
 8008444:	f241 3288 	movw	r2, #5000	; 0x1388
 8008448:	fb02 f303 	mul.w	r3, r2, r3
 800844c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	1e5a      	subs	r2, r3, #1
 8008452:	60fa      	str	r2, [r7, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d102      	bne.n	800845e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008458:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800845c:	e009      	b.n	8008472 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008466:	2b00      	cmp	r3, #0
 8008468:	d0f1      	beq.n	800844e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	22c5      	movs	r2, #197	; 0xc5
 800846e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3714      	adds	r7, #20
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	20000118 	.word	0x20000118
 8008484:	10624dd3 	.word	0x10624dd3

08008488 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b088      	sub	sp, #32
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	460b      	mov	r3, r1
 8008492:	607a      	str	r2, [r7, #4]
 8008494:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008496:	4b70      	ldr	r3, [pc, #448]	; (8008658 <SDMMC_GetCmdResp1+0x1d0>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a70      	ldr	r2, [pc, #448]	; (800865c <SDMMC_GetCmdResp1+0x1d4>)
 800849c:	fba2 2303 	umull	r2, r3, r2, r3
 80084a0:	0a5a      	lsrs	r2, r3, #9
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	fb02 f303 	mul.w	r3, r2, r3
 80084a8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	1e5a      	subs	r2, r3, #1
 80084ae:	61fa      	str	r2, [r7, #28]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d102      	bne.n	80084ba <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80084b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80084b8:	e0c9      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084be:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d0ef      	beq.n	80084aa <SDMMC_GetCmdResp1+0x22>
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1ea      	bne.n	80084aa <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d8:	f003 0304 	and.w	r3, r3, #4
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d004      	beq.n	80084ea <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2204      	movs	r2, #4
 80084e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80084e6:	2304      	movs	r3, #4
 80084e8:	e0b1      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d004      	beq.n	8008500 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e0a6      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	22c5      	movs	r2, #197	; 0xc5
 8008504:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f7ff fddd 	bl	80080c6 <SDIO_GetCommandResponse>
 800850c:	4603      	mov	r3, r0
 800850e:	461a      	mov	r2, r3
 8008510:	7afb      	ldrb	r3, [r7, #11]
 8008512:	4293      	cmp	r3, r2
 8008514:	d001      	beq.n	800851a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008516:	2301      	movs	r3, #1
 8008518:	e099      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800851a:	2100      	movs	r1, #0
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f7ff fddf 	bl	80080e0 <SDIO_GetResponse>
 8008522:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	4b4e      	ldr	r3, [pc, #312]	; (8008660 <SDMMC_GetCmdResp1+0x1d8>)
 8008528:	4013      	ands	r3, r2
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800852e:	2300      	movs	r3, #0
 8008530:	e08d      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	da02      	bge.n	800853e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008538:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800853c:	e087      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008544:	2b00      	cmp	r3, #0
 8008546:	d001      	beq.n	800854c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008548:	2340      	movs	r3, #64	; 0x40
 800854a:	e080      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d001      	beq.n	800855a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008556:	2380      	movs	r3, #128	; 0x80
 8008558:	e079      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008564:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008568:	e071      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008570:	2b00      	cmp	r3, #0
 8008572:	d002      	beq.n	800857a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008574:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008578:	e069      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008588:	e061      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d002      	beq.n	800859a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008598:	e059      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d002      	beq.n	80085aa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80085a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80085a8:	e051      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d002      	beq.n	80085ba <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80085b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80085b8:	e049      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d002      	beq.n	80085ca <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80085c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80085c8:	e041      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80085d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085d8:	e039      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d002      	beq.n	80085ea <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80085e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80085e8:	e031      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d002      	beq.n	80085fa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80085f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80085f8:	e029      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008600:	2b00      	cmp	r3, #0
 8008602:	d002      	beq.n	800860a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008604:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008608:	e021      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008614:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008618:	e019      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d002      	beq.n	800862a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008624:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008628:	e011      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d002      	beq.n	800863a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008634:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008638:	e009      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	f003 0308 	and.w	r3, r3, #8
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008644:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008648:	e001      	b.n	800864e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800864a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800864e:	4618      	mov	r0, r3
 8008650:	3720      	adds	r7, #32
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20000118 	.word	0x20000118
 800865c:	10624dd3 	.word	0x10624dd3
 8008660:	fdffe008 	.word	0xfdffe008

08008664 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800866c:	4b1f      	ldr	r3, [pc, #124]	; (80086ec <SDMMC_GetCmdResp2+0x88>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a1f      	ldr	r2, [pc, #124]	; (80086f0 <SDMMC_GetCmdResp2+0x8c>)
 8008672:	fba2 2303 	umull	r2, r3, r2, r3
 8008676:	0a5b      	lsrs	r3, r3, #9
 8008678:	f241 3288 	movw	r2, #5000	; 0x1388
 800867c:	fb02 f303 	mul.w	r3, r2, r3
 8008680:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	1e5a      	subs	r2, r3, #1
 8008686:	60fa      	str	r2, [r7, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d102      	bne.n	8008692 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800868c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008690:	e026      	b.n	80086e0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008696:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d0ef      	beq.n	8008682 <SDMMC_GetCmdResp2+0x1e>
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1ea      	bne.n	8008682 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d004      	beq.n	80086c2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2204      	movs	r2, #4
 80086bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80086be:	2304      	movs	r3, #4
 80086c0:	e00e      	b.n	80086e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086c6:	f003 0301 	and.w	r3, r3, #1
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d004      	beq.n	80086d8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2201      	movs	r2, #1
 80086d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80086d4:	2301      	movs	r3, #1
 80086d6:	e003      	b.n	80086e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	22c5      	movs	r2, #197	; 0xc5
 80086dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr
 80086ec:	20000118 	.word	0x20000118
 80086f0:	10624dd3 	.word	0x10624dd3

080086f4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80086fc:	4b1a      	ldr	r3, [pc, #104]	; (8008768 <SDMMC_GetCmdResp3+0x74>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a1a      	ldr	r2, [pc, #104]	; (800876c <SDMMC_GetCmdResp3+0x78>)
 8008702:	fba2 2303 	umull	r2, r3, r2, r3
 8008706:	0a5b      	lsrs	r3, r3, #9
 8008708:	f241 3288 	movw	r2, #5000	; 0x1388
 800870c:	fb02 f303 	mul.w	r3, r2, r3
 8008710:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	1e5a      	subs	r2, r3, #1
 8008716:	60fa      	str	r2, [r7, #12]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d102      	bne.n	8008722 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800871c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008720:	e01b      	b.n	800875a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008726:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0ef      	beq.n	8008712 <SDMMC_GetCmdResp3+0x1e>
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1ea      	bne.n	8008712 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008740:	f003 0304 	and.w	r3, r3, #4
 8008744:	2b00      	cmp	r3, #0
 8008746:	d004      	beq.n	8008752 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2204      	movs	r2, #4
 800874c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800874e:	2304      	movs	r3, #4
 8008750:	e003      	b.n	800875a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	22c5      	movs	r2, #197	; 0xc5
 8008756:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3714      	adds	r7, #20
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	20000118 	.word	0x20000118
 800876c:	10624dd3 	.word	0x10624dd3

08008770 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b088      	sub	sp, #32
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	460b      	mov	r3, r1
 800877a:	607a      	str	r2, [r7, #4]
 800877c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800877e:	4b35      	ldr	r3, [pc, #212]	; (8008854 <SDMMC_GetCmdResp6+0xe4>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a35      	ldr	r2, [pc, #212]	; (8008858 <SDMMC_GetCmdResp6+0xe8>)
 8008784:	fba2 2303 	umull	r2, r3, r2, r3
 8008788:	0a5b      	lsrs	r3, r3, #9
 800878a:	f241 3288 	movw	r2, #5000	; 0x1388
 800878e:	fb02 f303 	mul.w	r3, r2, r3
 8008792:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	1e5a      	subs	r2, r3, #1
 8008798:	61fa      	str	r2, [r7, #28]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d102      	bne.n	80087a4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800879e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80087a2:	e052      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d0ef      	beq.n	8008794 <SDMMC_GetCmdResp6+0x24>
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1ea      	bne.n	8008794 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087c2:	f003 0304 	and.w	r3, r3, #4
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d004      	beq.n	80087d4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2204      	movs	r2, #4
 80087ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80087d0:	2304      	movs	r3, #4
 80087d2:	e03a      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d004      	beq.n	80087ea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2201      	movs	r2, #1
 80087e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087e6:	2301      	movs	r3, #1
 80087e8:	e02f      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80087ea:	68f8      	ldr	r0, [r7, #12]
 80087ec:	f7ff fc6b 	bl	80080c6 <SDIO_GetCommandResponse>
 80087f0:	4603      	mov	r3, r0
 80087f2:	461a      	mov	r2, r3
 80087f4:	7afb      	ldrb	r3, [r7, #11]
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d001      	beq.n	80087fe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e025      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	22c5      	movs	r2, #197	; 0xc5
 8008802:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008804:	2100      	movs	r1, #0
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f7ff fc6a 	bl	80080e0 <SDIO_GetResponse>
 800880c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008814:	2b00      	cmp	r3, #0
 8008816:	d106      	bne.n	8008826 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	0c1b      	lsrs	r3, r3, #16
 800881c:	b29a      	uxth	r2, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008822:	2300      	movs	r3, #0
 8008824:	e011      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d002      	beq.n	8008836 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008830:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008834:	e009      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800883c:	2b00      	cmp	r3, #0
 800883e:	d002      	beq.n	8008846 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008844:	e001      	b.n	800884a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008846:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800884a:	4618      	mov	r0, r3
 800884c:	3720      	adds	r7, #32
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	20000118 	.word	0x20000118
 8008858:	10624dd3 	.word	0x10624dd3

0800885c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008864:	4b22      	ldr	r3, [pc, #136]	; (80088f0 <SDMMC_GetCmdResp7+0x94>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a22      	ldr	r2, [pc, #136]	; (80088f4 <SDMMC_GetCmdResp7+0x98>)
 800886a:	fba2 2303 	umull	r2, r3, r2, r3
 800886e:	0a5b      	lsrs	r3, r3, #9
 8008870:	f241 3288 	movw	r2, #5000	; 0x1388
 8008874:	fb02 f303 	mul.w	r3, r2, r3
 8008878:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	1e5a      	subs	r2, r3, #1
 800887e:	60fa      	str	r2, [r7, #12]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d102      	bne.n	800888a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008884:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008888:	e02c      	b.n	80088e4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800888e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0ef      	beq.n	800887a <SDMMC_GetCmdResp7+0x1e>
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d1ea      	bne.n	800887a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088a8:	f003 0304 	and.w	r3, r3, #4
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d004      	beq.n	80088ba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2204      	movs	r2, #4
 80088b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80088b6:	2304      	movs	r3, #4
 80088b8:	e014      	b.n	80088e4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088be:	f003 0301 	and.w	r3, r3, #1
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d004      	beq.n	80088d0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80088cc:	2301      	movs	r3, #1
 80088ce:	e009      	b.n	80088e4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2240      	movs	r2, #64	; 0x40
 80088e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80088e2:	2300      	movs	r3, #0
  
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3714      	adds	r7, #20
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr
 80088f0:	20000118 	.word	0x20000118
 80088f4:	10624dd3 	.word	0x10624dd3

080088f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088f8:	b084      	sub	sp, #16
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
 8008902:	f107 001c 	add.w	r0, r7, #28
 8008906:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800890a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890c:	2b01      	cmp	r3, #1
 800890e:	d122      	bne.n	8008956 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008914:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008924:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800893a:	2b01      	cmp	r3, #1
 800893c:	d105      	bne.n	800894a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f001 fb1c 	bl	8009f88 <USB_CoreReset>
 8008950:	4603      	mov	r3, r0
 8008952:	73fb      	strb	r3, [r7, #15]
 8008954:	e01a      	b.n	800898c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f001 fb10 	bl	8009f88 <USB_CoreReset>
 8008968:	4603      	mov	r3, r0
 800896a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800896c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800896e:	2b00      	cmp	r3, #0
 8008970:	d106      	bne.n	8008980 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008976:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	639a      	str	r2, [r3, #56]	; 0x38
 800897e:	e005      	b.n	800898c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008984:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800898c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800898e:	2b01      	cmp	r3, #1
 8008990:	d10b      	bne.n	80089aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f043 0206 	orr.w	r2, r3, #6
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f043 0220 	orr.w	r2, r3, #32
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80089aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089b6:	b004      	add	sp, #16
 80089b8:	4770      	bx	lr
	...

080089bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80089bc:	b480      	push	{r7}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	4613      	mov	r3, r2
 80089c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d165      	bne.n	8008a9c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	4a41      	ldr	r2, [pc, #260]	; (8008ad8 <USB_SetTurnaroundTime+0x11c>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d906      	bls.n	80089e6 <USB_SetTurnaroundTime+0x2a>
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	4a40      	ldr	r2, [pc, #256]	; (8008adc <USB_SetTurnaroundTime+0x120>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d202      	bcs.n	80089e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80089e0:	230f      	movs	r3, #15
 80089e2:	617b      	str	r3, [r7, #20]
 80089e4:	e062      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	4a3c      	ldr	r2, [pc, #240]	; (8008adc <USB_SetTurnaroundTime+0x120>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d306      	bcc.n	80089fc <USB_SetTurnaroundTime+0x40>
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	4a3b      	ldr	r2, [pc, #236]	; (8008ae0 <USB_SetTurnaroundTime+0x124>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d202      	bcs.n	80089fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80089f6:	230e      	movs	r3, #14
 80089f8:	617b      	str	r3, [r7, #20]
 80089fa:	e057      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	4a38      	ldr	r2, [pc, #224]	; (8008ae0 <USB_SetTurnaroundTime+0x124>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d306      	bcc.n	8008a12 <USB_SetTurnaroundTime+0x56>
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	4a37      	ldr	r2, [pc, #220]	; (8008ae4 <USB_SetTurnaroundTime+0x128>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d202      	bcs.n	8008a12 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008a0c:	230d      	movs	r3, #13
 8008a0e:	617b      	str	r3, [r7, #20]
 8008a10:	e04c      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	4a33      	ldr	r2, [pc, #204]	; (8008ae4 <USB_SetTurnaroundTime+0x128>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d306      	bcc.n	8008a28 <USB_SetTurnaroundTime+0x6c>
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	4a32      	ldr	r2, [pc, #200]	; (8008ae8 <USB_SetTurnaroundTime+0x12c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d802      	bhi.n	8008a28 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008a22:	230c      	movs	r3, #12
 8008a24:	617b      	str	r3, [r7, #20]
 8008a26:	e041      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	4a2f      	ldr	r2, [pc, #188]	; (8008ae8 <USB_SetTurnaroundTime+0x12c>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d906      	bls.n	8008a3e <USB_SetTurnaroundTime+0x82>
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	4a2e      	ldr	r2, [pc, #184]	; (8008aec <USB_SetTurnaroundTime+0x130>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d802      	bhi.n	8008a3e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008a38:	230b      	movs	r3, #11
 8008a3a:	617b      	str	r3, [r7, #20]
 8008a3c:	e036      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	4a2a      	ldr	r2, [pc, #168]	; (8008aec <USB_SetTurnaroundTime+0x130>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d906      	bls.n	8008a54 <USB_SetTurnaroundTime+0x98>
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	4a29      	ldr	r2, [pc, #164]	; (8008af0 <USB_SetTurnaroundTime+0x134>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d802      	bhi.n	8008a54 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008a4e:	230a      	movs	r3, #10
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	e02b      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	4a26      	ldr	r2, [pc, #152]	; (8008af0 <USB_SetTurnaroundTime+0x134>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d906      	bls.n	8008a6a <USB_SetTurnaroundTime+0xae>
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	4a25      	ldr	r2, [pc, #148]	; (8008af4 <USB_SetTurnaroundTime+0x138>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d202      	bcs.n	8008a6a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008a64:	2309      	movs	r3, #9
 8008a66:	617b      	str	r3, [r7, #20]
 8008a68:	e020      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	4a21      	ldr	r2, [pc, #132]	; (8008af4 <USB_SetTurnaroundTime+0x138>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d306      	bcc.n	8008a80 <USB_SetTurnaroundTime+0xc4>
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	4a20      	ldr	r2, [pc, #128]	; (8008af8 <USB_SetTurnaroundTime+0x13c>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d802      	bhi.n	8008a80 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008a7a:	2308      	movs	r3, #8
 8008a7c:	617b      	str	r3, [r7, #20]
 8008a7e:	e015      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	4a1d      	ldr	r2, [pc, #116]	; (8008af8 <USB_SetTurnaroundTime+0x13c>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d906      	bls.n	8008a96 <USB_SetTurnaroundTime+0xda>
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	4a1c      	ldr	r2, [pc, #112]	; (8008afc <USB_SetTurnaroundTime+0x140>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d202      	bcs.n	8008a96 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008a90:	2307      	movs	r3, #7
 8008a92:	617b      	str	r3, [r7, #20]
 8008a94:	e00a      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008a96:	2306      	movs	r3, #6
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	e007      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a9c:	79fb      	ldrb	r3, [r7, #7]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d102      	bne.n	8008aa8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008aa2:	2309      	movs	r3, #9
 8008aa4:	617b      	str	r3, [r7, #20]
 8008aa6:	e001      	b.n	8008aac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008aa8:	2309      	movs	r3, #9
 8008aaa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	68db      	ldr	r3, [r3, #12]
 8008ab0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	68da      	ldr	r2, [r3, #12]
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	029b      	lsls	r3, r3, #10
 8008ac0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008ac4:	431a      	orrs	r2, r3
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	371c      	adds	r7, #28
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr
 8008ad8:	00d8acbf 	.word	0x00d8acbf
 8008adc:	00e4e1c0 	.word	0x00e4e1c0
 8008ae0:	00f42400 	.word	0x00f42400
 8008ae4:	01067380 	.word	0x01067380
 8008ae8:	011a499f 	.word	0x011a499f
 8008aec:	01312cff 	.word	0x01312cff
 8008af0:	014ca43f 	.word	0x014ca43f
 8008af4:	016e3600 	.word	0x016e3600
 8008af8:	01a6ab1f 	.word	0x01a6ab1f
 8008afc:	01e84800 	.word	0x01e84800

08008b00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	f043 0201 	orr.w	r2, r3, #1
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	370c      	adds	r7, #12
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr

08008b22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b22:	b480      	push	{r7}
 8008b24:	b083      	sub	sp, #12
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	f023 0201 	bic.w	r2, r3, #1
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b50:	2300      	movs	r3, #0
 8008b52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b60:	78fb      	ldrb	r3, [r7, #3]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d115      	bne.n	8008b92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008b72:	2001      	movs	r0, #1
 8008b74:	f7f8 fb6e 	bl	8001254 <HAL_Delay>
      ms++;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 f972 	bl	8009e68 <USB_GetMode>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d01e      	beq.n	8008bc8 <USB_SetCurrentMode+0x84>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2b31      	cmp	r3, #49	; 0x31
 8008b8e:	d9f0      	bls.n	8008b72 <USB_SetCurrentMode+0x2e>
 8008b90:	e01a      	b.n	8008bc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b92:	78fb      	ldrb	r3, [r7, #3]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d115      	bne.n	8008bc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008ba4:	2001      	movs	r0, #1
 8008ba6:	f7f8 fb55 	bl	8001254 <HAL_Delay>
      ms++;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3301      	adds	r3, #1
 8008bae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f001 f959 	bl	8009e68 <USB_GetMode>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d005      	beq.n	8008bc8 <USB_SetCurrentMode+0x84>
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2b31      	cmp	r3, #49	; 0x31
 8008bc0:	d9f0      	bls.n	8008ba4 <USB_SetCurrentMode+0x60>
 8008bc2:	e001      	b.n	8008bc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e005      	b.n	8008bd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2b32      	cmp	r3, #50	; 0x32
 8008bcc:	d101      	bne.n	8008bd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e000      	b.n	8008bd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bdc:	b084      	sub	sp, #16
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b086      	sub	sp, #24
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008bea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	613b      	str	r3, [r7, #16]
 8008bfa:	e009      	b.n	8008c10 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	3340      	adds	r3, #64	; 0x40
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	4413      	add	r3, r2
 8008c06:	2200      	movs	r2, #0
 8008c08:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	613b      	str	r3, [r7, #16]
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	2b0e      	cmp	r3, #14
 8008c14:	d9f2      	bls.n	8008bfc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008c16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d11c      	bne.n	8008c56 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c2a:	f043 0302 	orr.w	r3, r3, #2
 8008c2e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c34:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c40:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	639a      	str	r2, [r3, #56]	; 0x38
 8008c54:	e00b      	b.n	8008c6e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c74:	461a      	mov	r2, r3
 8008c76:	2300      	movs	r3, #0
 8008c78:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c80:	4619      	mov	r1, r3
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c88:	461a      	mov	r2, r3
 8008c8a:	680b      	ldr	r3, [r1, #0]
 8008c8c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d10c      	bne.n	8008cae <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d104      	bne.n	8008ca4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f945 	bl	8008f2c <USB_SetDevSpeed>
 8008ca2:	e008      	b.n	8008cb6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f940 	bl	8008f2c <USB_SetDevSpeed>
 8008cac:	e003      	b.n	8008cb6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008cae:	2103      	movs	r1, #3
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f93b 	bl	8008f2c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008cb6:	2110      	movs	r1, #16
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 f8f3 	bl	8008ea4 <USB_FlushTxFifo>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d001      	beq.n	8008cc8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 f90f 	bl	8008eec <USB_FlushRxFifo>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d001      	beq.n	8008cd8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cde:	461a      	mov	r2, r3
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cea:	461a      	mov	r2, r3
 8008cec:	2300      	movs	r3, #0
 8008cee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	613b      	str	r3, [r7, #16]
 8008d00:	e043      	b.n	8008d8a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	015a      	lsls	r2, r3, #5
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d18:	d118      	bne.n	8008d4c <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10a      	bne.n	8008d36 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	015a      	lsls	r2, r3, #5
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	4413      	add	r3, r2
 8008d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d32:	6013      	str	r3, [r2, #0]
 8008d34:	e013      	b.n	8008d5e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	015a      	lsls	r2, r3, #5
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d42:	461a      	mov	r2, r3
 8008d44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	e008      	b.n	8008d5e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	015a      	lsls	r2, r3, #5
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	4413      	add	r3, r2
 8008d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d58:	461a      	mov	r2, r3
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	015a      	lsls	r2, r3, #5
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	4413      	add	r3, r2
 8008d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	015a      	lsls	r2, r3, #5
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	4413      	add	r3, r2
 8008d78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	3301      	adds	r3, #1
 8008d88:	613b      	str	r3, [r7, #16]
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d3b7      	bcc.n	8008d02 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d92:	2300      	movs	r3, #0
 8008d94:	613b      	str	r3, [r7, #16]
 8008d96:	e043      	b.n	8008e20 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	015a      	lsls	r2, r3, #5
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4413      	add	r3, r2
 8008da0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008daa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008dae:	d118      	bne.n	8008de2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10a      	bne.n	8008dcc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008dc8:	6013      	str	r3, [r2, #0]
 8008dca:	e013      	b.n	8008df4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	015a      	lsls	r2, r3, #5
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd8:	461a      	mov	r2, r3
 8008dda:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008dde:	6013      	str	r3, [r2, #0]
 8008de0:	e008      	b.n	8008df4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	015a      	lsls	r2, r3, #5
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	4413      	add	r3, r2
 8008dea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dee:	461a      	mov	r2, r3
 8008df0:	2300      	movs	r3, #0
 8008df2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	015a      	lsls	r2, r3, #5
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	4413      	add	r3, r2
 8008dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e00:	461a      	mov	r2, r3
 8008e02:	2300      	movs	r3, #0
 8008e04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	015a      	lsls	r2, r3, #5
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e12:	461a      	mov	r2, r3
 8008e14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	613b      	str	r3, [r7, #16]
 8008e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d3b7      	bcc.n	8008d98 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e3a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008e48:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d105      	bne.n	8008e5c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	699b      	ldr	r3, [r3, #24]
 8008e54:	f043 0210 	orr.w	r2, r3, #16
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	699a      	ldr	r2, [r3, #24]
 8008e60:	4b0f      	ldr	r3, [pc, #60]	; (8008ea0 <USB_DevInit+0x2c4>)
 8008e62:	4313      	orrs	r3, r2
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d005      	beq.n	8008e7a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	f043 0208 	orr.w	r2, r3, #8
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d107      	bne.n	8008e90 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e88:	f043 0304 	orr.w	r3, r3, #4
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3718      	adds	r7, #24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e9c:	b004      	add	sp, #16
 8008e9e:	4770      	bx	lr
 8008ea0:	803c3800 	.word	0x803c3800

08008ea4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	019b      	lsls	r3, r3, #6
 8008eb6:	f043 0220 	orr.w	r2, r3, #32
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	4a08      	ldr	r2, [pc, #32]	; (8008ee8 <USB_FlushTxFifo+0x44>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d901      	bls.n	8008ece <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e006      	b.n	8008edc <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	691b      	ldr	r3, [r3, #16]
 8008ed2:	f003 0320 	and.w	r3, r3, #32
 8008ed6:	2b20      	cmp	r3, #32
 8008ed8:	d0f1      	beq.n	8008ebe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3714      	adds	r7, #20
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	00030d40 	.word	0x00030d40

08008eec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2210      	movs	r2, #16
 8008efc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3301      	adds	r3, #1
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	4a08      	ldr	r2, [pc, #32]	; (8008f28 <USB_FlushRxFifo+0x3c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d901      	bls.n	8008f0e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e006      	b.n	8008f1c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	f003 0310 	and.w	r3, r3, #16
 8008f16:	2b10      	cmp	r3, #16
 8008f18:	d0f1      	beq.n	8008efe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008f1a:	2300      	movs	r3, #0
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3714      	adds	r7, #20
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr
 8008f28:	00030d40 	.word	0x00030d40

08008f2c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b085      	sub	sp, #20
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	78fb      	ldrb	r3, [r7, #3]
 8008f46:	68f9      	ldr	r1, [r7, #12]
 8008f48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3714      	adds	r7, #20
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b087      	sub	sp, #28
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f70:	689b      	ldr	r3, [r3, #8]
 8008f72:	f003 0306 	and.w	r3, r3, #6
 8008f76:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d102      	bne.n	8008f84 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	75fb      	strb	r3, [r7, #23]
 8008f82:	e00a      	b.n	8008f9a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	d002      	beq.n	8008f90 <USB_GetDevSpeed+0x32>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b06      	cmp	r3, #6
 8008f8e:	d102      	bne.n	8008f96 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008f90:	2302      	movs	r3, #2
 8008f92:	75fb      	strb	r3, [r7, #23]
 8008f94:	e001      	b.n	8008f9a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008f96:	230f      	movs	r3, #15
 8008f98:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	371c      	adds	r7, #28
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	785b      	ldrb	r3, [r3, #1]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d13a      	bne.n	800903a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fca:	69da      	ldr	r2, [r3, #28]
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	f003 030f 	and.w	r3, r3, #15
 8008fd4:	2101      	movs	r1, #1
 8008fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	68f9      	ldr	r1, [r7, #12]
 8008fde:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	015a      	lsls	r2, r3, #5
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d155      	bne.n	80090a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	78db      	ldrb	r3, [r3, #3]
 8009016:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009018:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	059b      	lsls	r3, r3, #22
 800901e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009020:	4313      	orrs	r3, r2
 8009022:	68ba      	ldr	r2, [r7, #8]
 8009024:	0151      	lsls	r1, r2, #5
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	440a      	add	r2, r1
 800902a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800902e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009036:	6013      	str	r3, [r2, #0]
 8009038:	e036      	b.n	80090a8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009040:	69da      	ldr	r2, [r3, #28]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	f003 030f 	and.w	r3, r3, #15
 800904a:	2101      	movs	r1, #1
 800904c:	fa01 f303 	lsl.w	r3, r1, r3
 8009050:	041b      	lsls	r3, r3, #16
 8009052:	68f9      	ldr	r1, [r7, #12]
 8009054:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009058:	4313      	orrs	r3, r2
 800905a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	4413      	add	r3, r2
 8009064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d11a      	bne.n	80090a8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	015a      	lsls	r2, r3, #5
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	4413      	add	r3, r2
 800907a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	78db      	ldrb	r3, [r3, #3]
 800908c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800908e:	430b      	orrs	r3, r1
 8009090:	4313      	orrs	r3, r2
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	0151      	lsls	r1, r2, #5
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	440a      	add	r2, r1
 800909a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800909e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090a6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
	...

080090b8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b085      	sub	sp, #20
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	785b      	ldrb	r3, [r3, #1]
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d161      	bne.n	8009198 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090ea:	d11f      	bne.n	800912c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68ba      	ldr	r2, [r7, #8]
 80090fc:	0151      	lsls	r1, r2, #5
 80090fe:	68fa      	ldr	r2, [r7, #12]
 8009100:	440a      	add	r2, r1
 8009102:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009106:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800910a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	015a      	lsls	r2, r3, #5
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	4413      	add	r3, r2
 8009114:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	0151      	lsls	r1, r2, #5
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	440a      	add	r2, r1
 8009122:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009126:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800912a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009132:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	f003 030f 	and.w	r3, r3, #15
 800913c:	2101      	movs	r1, #1
 800913e:	fa01 f303 	lsl.w	r3, r1, r3
 8009142:	b29b      	uxth	r3, r3
 8009144:	43db      	mvns	r3, r3
 8009146:	68f9      	ldr	r1, [r7, #12]
 8009148:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800914c:	4013      	ands	r3, r2
 800914e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009156:	69da      	ldr	r2, [r3, #28]
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	f003 030f 	and.w	r3, r3, #15
 8009160:	2101      	movs	r1, #1
 8009162:	fa01 f303 	lsl.w	r3, r1, r3
 8009166:	b29b      	uxth	r3, r3
 8009168:	43db      	mvns	r3, r3
 800916a:	68f9      	ldr	r1, [r7, #12]
 800916c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009170:	4013      	ands	r3, r2
 8009172:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	015a      	lsls	r2, r3, #5
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4413      	add	r3, r2
 800917c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	0159      	lsls	r1, r3, #5
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	440b      	add	r3, r1
 800918a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800918e:	4619      	mov	r1, r3
 8009190:	4b35      	ldr	r3, [pc, #212]	; (8009268 <USB_DeactivateEndpoint+0x1b0>)
 8009192:	4013      	ands	r3, r2
 8009194:	600b      	str	r3, [r1, #0]
 8009196:	e060      	b.n	800925a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	015a      	lsls	r2, r3, #5
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4413      	add	r3, r2
 80091a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091ae:	d11f      	bne.n	80091f0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	0151      	lsls	r1, r2, #5
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	440a      	add	r2, r1
 80091c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80091ce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	015a      	lsls	r2, r3, #5
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	4413      	add	r3, r2
 80091d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	0151      	lsls	r1, r2, #5
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	440a      	add	r2, r1
 80091e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80091ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	f003 030f 	and.w	r3, r3, #15
 8009200:	2101      	movs	r1, #1
 8009202:	fa01 f303 	lsl.w	r3, r1, r3
 8009206:	041b      	lsls	r3, r3, #16
 8009208:	43db      	mvns	r3, r3
 800920a:	68f9      	ldr	r1, [r7, #12]
 800920c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009210:	4013      	ands	r3, r2
 8009212:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800921a:	69da      	ldr	r2, [r3, #28]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	f003 030f 	and.w	r3, r3, #15
 8009224:	2101      	movs	r1, #1
 8009226:	fa01 f303 	lsl.w	r3, r1, r3
 800922a:	041b      	lsls	r3, r3, #16
 800922c:	43db      	mvns	r3, r3
 800922e:	68f9      	ldr	r1, [r7, #12]
 8009230:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009234:	4013      	ands	r3, r2
 8009236:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	015a      	lsls	r2, r3, #5
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4413      	add	r3, r2
 8009240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	0159      	lsls	r1, r3, #5
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	440b      	add	r3, r1
 800924e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009252:	4619      	mov	r1, r3
 8009254:	4b05      	ldr	r3, [pc, #20]	; (800926c <USB_DeactivateEndpoint+0x1b4>)
 8009256:	4013      	ands	r3, r2
 8009258:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr
 8009268:	ec337800 	.word	0xec337800
 800926c:	eff37800 	.word	0xeff37800

08009270 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08a      	sub	sp, #40	; 0x28
 8009274:	af02      	add	r7, sp, #8
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	4613      	mov	r3, r2
 800927c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	785b      	ldrb	r3, [r3, #1]
 800928c:	2b01      	cmp	r3, #1
 800928e:	f040 815c 	bne.w	800954a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	695b      	ldr	r3, [r3, #20]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d132      	bne.n	8009300 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a6:	691b      	ldr	r3, [r3, #16]
 80092a8:	69ba      	ldr	r2, [r7, #24]
 80092aa:	0151      	lsls	r1, r2, #5
 80092ac:	69fa      	ldr	r2, [r7, #28]
 80092ae:	440a      	add	r2, r1
 80092b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092b4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80092b8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80092bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80092be:	69bb      	ldr	r3, [r7, #24]
 80092c0:	015a      	lsls	r2, r3, #5
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	4413      	add	r3, r2
 80092c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	69ba      	ldr	r2, [r7, #24]
 80092ce:	0151      	lsls	r1, r2, #5
 80092d0:	69fa      	ldr	r2, [r7, #28]
 80092d2:	440a      	add	r2, r1
 80092d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80092dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	015a      	lsls	r2, r3, #5
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	4413      	add	r3, r2
 80092e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ea:	691b      	ldr	r3, [r3, #16]
 80092ec:	69ba      	ldr	r2, [r7, #24]
 80092ee:	0151      	lsls	r1, r2, #5
 80092f0:	69fa      	ldr	r2, [r7, #28]
 80092f2:	440a      	add	r2, r1
 80092f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092f8:	0cdb      	lsrs	r3, r3, #19
 80092fa:	04db      	lsls	r3, r3, #19
 80092fc:	6113      	str	r3, [r2, #16]
 80092fe:	e074      	b.n	80093ea <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009300:	69bb      	ldr	r3, [r7, #24]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	69ba      	ldr	r2, [r7, #24]
 8009310:	0151      	lsls	r1, r2, #5
 8009312:	69fa      	ldr	r2, [r7, #28]
 8009314:	440a      	add	r2, r1
 8009316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800931a:	0cdb      	lsrs	r3, r3, #19
 800931c:	04db      	lsls	r3, r3, #19
 800931e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	015a      	lsls	r2, r3, #5
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	4413      	add	r3, r2
 8009328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800932c:	691b      	ldr	r3, [r3, #16]
 800932e:	69ba      	ldr	r2, [r7, #24]
 8009330:	0151      	lsls	r1, r2, #5
 8009332:	69fa      	ldr	r2, [r7, #28]
 8009334:	440a      	add	r2, r1
 8009336:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800933a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800933e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009342:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	4413      	add	r3, r2
 800934c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009350:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	6959      	ldr	r1, [r3, #20]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	440b      	add	r3, r1
 800935c:	1e59      	subs	r1, r3, #1
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	fbb1 f3f3 	udiv	r3, r1, r3
 8009366:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009368:	4b9d      	ldr	r3, [pc, #628]	; (80095e0 <USB_EPStartXfer+0x370>)
 800936a:	400b      	ands	r3, r1
 800936c:	69b9      	ldr	r1, [r7, #24]
 800936e:	0148      	lsls	r0, r1, #5
 8009370:	69f9      	ldr	r1, [r7, #28]
 8009372:	4401      	add	r1, r0
 8009374:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009378:	4313      	orrs	r3, r2
 800937a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	4413      	add	r3, r2
 8009384:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009388:	691a      	ldr	r2, [r3, #16]
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	695b      	ldr	r3, [r3, #20]
 800938e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009392:	69b9      	ldr	r1, [r7, #24]
 8009394:	0148      	lsls	r0, r1, #5
 8009396:	69f9      	ldr	r1, [r7, #28]
 8009398:	4401      	add	r1, r0
 800939a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800939e:	4313      	orrs	r3, r2
 80093a0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	78db      	ldrb	r3, [r3, #3]
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d11f      	bne.n	80093ea <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	69ba      	ldr	r2, [r7, #24]
 80093ba:	0151      	lsls	r1, r2, #5
 80093bc:	69fa      	ldr	r2, [r7, #28]
 80093be:	440a      	add	r2, r1
 80093c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093c4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80093c8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093d6:	691b      	ldr	r3, [r3, #16]
 80093d8:	69ba      	ldr	r2, [r7, #24]
 80093da:	0151      	lsls	r1, r2, #5
 80093dc:	69fa      	ldr	r2, [r7, #28]
 80093de:	440a      	add	r2, r1
 80093e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80093e8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80093ea:	79fb      	ldrb	r3, [r7, #7]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d14b      	bne.n	8009488 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d009      	beq.n	800940c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	015a      	lsls	r2, r3, #5
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	4413      	add	r3, r2
 8009400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009404:	461a      	mov	r2, r3
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	78db      	ldrb	r3, [r3, #3]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d128      	bne.n	8009466 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009420:	2b00      	cmp	r3, #0
 8009422:	d110      	bne.n	8009446 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009424:	69bb      	ldr	r3, [r7, #24]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	69fb      	ldr	r3, [r7, #28]
 800942a:	4413      	add	r3, r2
 800942c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	69ba      	ldr	r2, [r7, #24]
 8009434:	0151      	lsls	r1, r2, #5
 8009436:	69fa      	ldr	r2, [r7, #28]
 8009438:	440a      	add	r2, r1
 800943a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800943e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009442:	6013      	str	r3, [r2, #0]
 8009444:	e00f      	b.n	8009466 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	015a      	lsls	r2, r3, #5
 800944a:	69fb      	ldr	r3, [r7, #28]
 800944c:	4413      	add	r3, r2
 800944e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	69ba      	ldr	r2, [r7, #24]
 8009456:	0151      	lsls	r1, r2, #5
 8009458:	69fa      	ldr	r2, [r7, #28]
 800945a:	440a      	add	r2, r1
 800945c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009464:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	015a      	lsls	r2, r3, #5
 800946a:	69fb      	ldr	r3, [r7, #28]
 800946c:	4413      	add	r3, r2
 800946e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	69ba      	ldr	r2, [r7, #24]
 8009476:	0151      	lsls	r1, r2, #5
 8009478:	69fa      	ldr	r2, [r7, #28]
 800947a:	440a      	add	r2, r1
 800947c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009480:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009484:	6013      	str	r3, [r2, #0]
 8009486:	e12f      	b.n	80096e8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	4413      	add	r3, r2
 8009490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	69ba      	ldr	r2, [r7, #24]
 8009498:	0151      	lsls	r1, r2, #5
 800949a:	69fa      	ldr	r2, [r7, #28]
 800949c:	440a      	add	r2, r1
 800949e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094a2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094a6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	78db      	ldrb	r3, [r3, #3]
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d015      	beq.n	80094dc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 8117 	beq.w	80096e8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	f003 030f 	and.w	r3, r3, #15
 80094ca:	2101      	movs	r1, #1
 80094cc:	fa01 f303 	lsl.w	r3, r1, r3
 80094d0:	69f9      	ldr	r1, [r7, #28]
 80094d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094d6:	4313      	orrs	r3, r2
 80094d8:	634b      	str	r3, [r1, #52]	; 0x34
 80094da:	e105      	b.n	80096e8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d110      	bne.n	800950e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	015a      	lsls	r2, r3, #5
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	4413      	add	r3, r2
 80094f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	69ba      	ldr	r2, [r7, #24]
 80094fc:	0151      	lsls	r1, r2, #5
 80094fe:	69fa      	ldr	r2, [r7, #28]
 8009500:	440a      	add	r2, r1
 8009502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009506:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800950a:	6013      	str	r3, [r2, #0]
 800950c:	e00f      	b.n	800952e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	015a      	lsls	r2, r3, #5
 8009512:	69fb      	ldr	r3, [r7, #28]
 8009514:	4413      	add	r3, r2
 8009516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	69ba      	ldr	r2, [r7, #24]
 800951e:	0151      	lsls	r1, r2, #5
 8009520:	69fa      	ldr	r2, [r7, #28]
 8009522:	440a      	add	r2, r1
 8009524:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800952c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	68d9      	ldr	r1, [r3, #12]
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	781a      	ldrb	r2, [r3, #0]
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	695b      	ldr	r3, [r3, #20]
 800953a:	b298      	uxth	r0, r3
 800953c:	79fb      	ldrb	r3, [r7, #7]
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	4603      	mov	r3, r0
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 fa2b 	bl	800999e <USB_WritePacket>
 8009548:	e0ce      	b.n	80096e8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	015a      	lsls	r2, r3, #5
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	4413      	add	r3, r2
 8009552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	69ba      	ldr	r2, [r7, #24]
 800955a:	0151      	lsls	r1, r2, #5
 800955c:	69fa      	ldr	r2, [r7, #28]
 800955e:	440a      	add	r2, r1
 8009560:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009564:	0cdb      	lsrs	r3, r3, #19
 8009566:	04db      	lsls	r3, r3, #19
 8009568:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	015a      	lsls	r2, r3, #5
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	4413      	add	r3, r2
 8009572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009576:	691b      	ldr	r3, [r3, #16]
 8009578:	69ba      	ldr	r2, [r7, #24]
 800957a:	0151      	lsls	r1, r2, #5
 800957c:	69fa      	ldr	r2, [r7, #28]
 800957e:	440a      	add	r2, r1
 8009580:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009584:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009588:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800958c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	695b      	ldr	r3, [r3, #20]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d126      	bne.n	80095e4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	015a      	lsls	r2, r3, #5
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	4413      	add	r3, r2
 800959e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a2:	691a      	ldr	r2, [r3, #16]
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095ac:	69b9      	ldr	r1, [r7, #24]
 80095ae:	0148      	lsls	r0, r1, #5
 80095b0:	69f9      	ldr	r1, [r7, #28]
 80095b2:	4401      	add	r1, r0
 80095b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80095b8:	4313      	orrs	r3, r2
 80095ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	69ba      	ldr	r2, [r7, #24]
 80095cc:	0151      	lsls	r1, r2, #5
 80095ce:	69fa      	ldr	r2, [r7, #28]
 80095d0:	440a      	add	r2, r1
 80095d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80095da:	6113      	str	r3, [r2, #16]
 80095dc:	e036      	b.n	800964c <USB_EPStartXfer+0x3dc>
 80095de:	bf00      	nop
 80095e0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	695a      	ldr	r2, [r3, #20]
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	4413      	add	r3, r2
 80095ee:	1e5a      	subs	r2, r3, #1
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095f8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	015a      	lsls	r2, r3, #5
 80095fe:	69fb      	ldr	r3, [r7, #28]
 8009600:	4413      	add	r3, r2
 8009602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009606:	691a      	ldr	r2, [r3, #16]
 8009608:	8afb      	ldrh	r3, [r7, #22]
 800960a:	04d9      	lsls	r1, r3, #19
 800960c:	4b39      	ldr	r3, [pc, #228]	; (80096f4 <USB_EPStartXfer+0x484>)
 800960e:	400b      	ands	r3, r1
 8009610:	69b9      	ldr	r1, [r7, #24]
 8009612:	0148      	lsls	r0, r1, #5
 8009614:	69f9      	ldr	r1, [r7, #28]
 8009616:	4401      	add	r1, r0
 8009618:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800961c:	4313      	orrs	r3, r2
 800961e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	015a      	lsls	r2, r3, #5
 8009624:	69fb      	ldr	r3, [r7, #28]
 8009626:	4413      	add	r3, r2
 8009628:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800962c:	691a      	ldr	r2, [r3, #16]
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	8af9      	ldrh	r1, [r7, #22]
 8009634:	fb01 f303 	mul.w	r3, r1, r3
 8009638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800963c:	69b9      	ldr	r1, [r7, #24]
 800963e:	0148      	lsls	r0, r1, #5
 8009640:	69f9      	ldr	r1, [r7, #28]
 8009642:	4401      	add	r1, r0
 8009644:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009648:	4313      	orrs	r3, r2
 800964a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800964c:	79fb      	ldrb	r3, [r7, #7]
 800964e:	2b01      	cmp	r3, #1
 8009650:	d10d      	bne.n	800966e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	68d9      	ldr	r1, [r3, #12]
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	015a      	lsls	r2, r3, #5
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	4413      	add	r3, r2
 8009666:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800966a:	460a      	mov	r2, r1
 800966c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	78db      	ldrb	r3, [r3, #3]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d128      	bne.n	80096c8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009676:	69fb      	ldr	r3, [r7, #28]
 8009678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009682:	2b00      	cmp	r3, #0
 8009684:	d110      	bne.n	80096a8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	015a      	lsls	r2, r3, #5
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	4413      	add	r3, r2
 800968e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	69ba      	ldr	r2, [r7, #24]
 8009696:	0151      	lsls	r1, r2, #5
 8009698:	69fa      	ldr	r2, [r7, #28]
 800969a:	440a      	add	r2, r1
 800969c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096a4:	6013      	str	r3, [r2, #0]
 80096a6:	e00f      	b.n	80096c8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	015a      	lsls	r2, r3, #5
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	4413      	add	r3, r2
 80096b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	69ba      	ldr	r2, [r7, #24]
 80096b8:	0151      	lsls	r1, r2, #5
 80096ba:	69fa      	ldr	r2, [r7, #28]
 80096bc:	440a      	add	r2, r1
 80096be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	69ba      	ldr	r2, [r7, #24]
 80096d8:	0151      	lsls	r1, r2, #5
 80096da:	69fa      	ldr	r2, [r7, #28]
 80096dc:	440a      	add	r2, r1
 80096de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80096e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80096e8:	2300      	movs	r3, #0
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3720      	adds	r7, #32
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}
 80096f2:	bf00      	nop
 80096f4:	1ff80000 	.word	0x1ff80000

080096f8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b087      	sub	sp, #28
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	4613      	mov	r3, r2
 8009704:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	785b      	ldrb	r3, [r3, #1]
 8009714:	2b01      	cmp	r3, #1
 8009716:	f040 80cd 	bne.w	80098b4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d132      	bne.n	8009788 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	015a      	lsls	r2, r3, #5
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	4413      	add	r3, r2
 800972a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	693a      	ldr	r2, [r7, #16]
 8009732:	0151      	lsls	r1, r2, #5
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	440a      	add	r2, r1
 8009738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800973c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009740:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009744:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	015a      	lsls	r2, r3, #5
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	4413      	add	r3, r2
 800974e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009752:	691b      	ldr	r3, [r3, #16]
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	0151      	lsls	r1, r2, #5
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	440a      	add	r2, r1
 800975c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009760:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009764:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	015a      	lsls	r2, r3, #5
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	4413      	add	r3, r2
 800976e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	693a      	ldr	r2, [r7, #16]
 8009776:	0151      	lsls	r1, r2, #5
 8009778:	697a      	ldr	r2, [r7, #20]
 800977a:	440a      	add	r2, r1
 800977c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009780:	0cdb      	lsrs	r3, r3, #19
 8009782:	04db      	lsls	r3, r3, #19
 8009784:	6113      	str	r3, [r2, #16]
 8009786:	e04e      	b.n	8009826 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	015a      	lsls	r2, r3, #5
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	4413      	add	r3, r2
 8009790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009794:	691b      	ldr	r3, [r3, #16]
 8009796:	693a      	ldr	r2, [r7, #16]
 8009798:	0151      	lsls	r1, r2, #5
 800979a:	697a      	ldr	r2, [r7, #20]
 800979c:	440a      	add	r2, r1
 800979e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097a2:	0cdb      	lsrs	r3, r3, #19
 80097a4:	04db      	lsls	r3, r3, #19
 80097a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	693a      	ldr	r2, [r7, #16]
 80097b8:	0151      	lsls	r1, r2, #5
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	440a      	add	r2, r1
 80097be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80097c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80097ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	695a      	ldr	r2, [r3, #20]
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d903      	bls.n	80097e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	689a      	ldr	r2, [r3, #8]
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	693a      	ldr	r2, [r7, #16]
 80097f0:	0151      	lsls	r1, r2, #5
 80097f2:	697a      	ldr	r2, [r7, #20]
 80097f4:	440a      	add	r2, r1
 80097f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80097fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	015a      	lsls	r2, r3, #5
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	4413      	add	r3, r2
 8009808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800980c:	691a      	ldr	r2, [r3, #16]
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	695b      	ldr	r3, [r3, #20]
 8009812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009816:	6939      	ldr	r1, [r7, #16]
 8009818:	0148      	lsls	r0, r1, #5
 800981a:	6979      	ldr	r1, [r7, #20]
 800981c:	4401      	add	r1, r0
 800981e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009822:	4313      	orrs	r3, r2
 8009824:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009826:	79fb      	ldrb	r3, [r7, #7]
 8009828:	2b01      	cmp	r3, #1
 800982a:	d11e      	bne.n	800986a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	691b      	ldr	r3, [r3, #16]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d009      	beq.n	8009848 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	015a      	lsls	r2, r3, #5
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	4413      	add	r3, r2
 800983c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009840:	461a      	mov	r2, r3
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	4413      	add	r3, r2
 8009850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	693a      	ldr	r2, [r7, #16]
 8009858:	0151      	lsls	r1, r2, #5
 800985a:	697a      	ldr	r2, [r7, #20]
 800985c:	440a      	add	r2, r1
 800985e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009862:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009866:	6013      	str	r3, [r2, #0]
 8009868:	e092      	b.n	8009990 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	4413      	add	r3, r2
 8009872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	0151      	lsls	r1, r2, #5
 800987c:	697a      	ldr	r2, [r7, #20]
 800987e:	440a      	add	r2, r1
 8009880:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009884:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009888:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	695b      	ldr	r3, [r3, #20]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d07e      	beq.n	8009990 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	f003 030f 	and.w	r3, r3, #15
 80098a2:	2101      	movs	r1, #1
 80098a4:	fa01 f303 	lsl.w	r3, r1, r3
 80098a8:	6979      	ldr	r1, [r7, #20]
 80098aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80098ae:	4313      	orrs	r3, r2
 80098b0:	634b      	str	r3, [r1, #52]	; 0x34
 80098b2:	e06d      	b.n	8009990 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	015a      	lsls	r2, r3, #5
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	4413      	add	r3, r2
 80098bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	0151      	lsls	r1, r2, #5
 80098c6:	697a      	ldr	r2, [r7, #20]
 80098c8:	440a      	add	r2, r1
 80098ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098ce:	0cdb      	lsrs	r3, r3, #19
 80098d0:	04db      	lsls	r3, r3, #19
 80098d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	015a      	lsls	r2, r3, #5
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	4413      	add	r3, r2
 80098dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098e0:	691b      	ldr	r3, [r3, #16]
 80098e2:	693a      	ldr	r2, [r7, #16]
 80098e4:	0151      	lsls	r1, r2, #5
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	440a      	add	r2, r1
 80098ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098ee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098f2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098f6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	695b      	ldr	r3, [r3, #20]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d003      	beq.n	8009908 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	689a      	ldr	r2, [r3, #8]
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	015a      	lsls	r2, r3, #5
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	4413      	add	r3, r2
 8009910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	693a      	ldr	r2, [r7, #16]
 8009918:	0151      	lsls	r1, r2, #5
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	440a      	add	r2, r1
 800991e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009922:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009926:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	015a      	lsls	r2, r3, #5
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	4413      	add	r3, r2
 8009930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009934:	691a      	ldr	r2, [r3, #16]
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800993e:	6939      	ldr	r1, [r7, #16]
 8009940:	0148      	lsls	r0, r1, #5
 8009942:	6979      	ldr	r1, [r7, #20]
 8009944:	4401      	add	r1, r0
 8009946:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800994a:	4313      	orrs	r3, r2
 800994c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800994e:	79fb      	ldrb	r3, [r7, #7]
 8009950:	2b01      	cmp	r3, #1
 8009952:	d10d      	bne.n	8009970 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	68db      	ldr	r3, [r3, #12]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d009      	beq.n	8009970 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	68d9      	ldr	r1, [r3, #12]
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800996c:	460a      	mov	r2, r1
 800996e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	015a      	lsls	r2, r3, #5
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	4413      	add	r3, r2
 8009978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	693a      	ldr	r2, [r7, #16]
 8009980:	0151      	lsls	r1, r2, #5
 8009982:	697a      	ldr	r2, [r7, #20]
 8009984:	440a      	add	r2, r1
 8009986:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800998a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800998e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	371c      	adds	r7, #28
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr

0800999e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800999e:	b480      	push	{r7}
 80099a0:	b089      	sub	sp, #36	; 0x24
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	60f8      	str	r0, [r7, #12]
 80099a6:	60b9      	str	r1, [r7, #8]
 80099a8:	4611      	mov	r1, r2
 80099aa:	461a      	mov	r2, r3
 80099ac:	460b      	mov	r3, r1
 80099ae:	71fb      	strb	r3, [r7, #7]
 80099b0:	4613      	mov	r3, r2
 80099b2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80099bc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d123      	bne.n	8009a0c <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80099c4:	88bb      	ldrh	r3, [r7, #4]
 80099c6:	3303      	adds	r3, #3
 80099c8:	089b      	lsrs	r3, r3, #2
 80099ca:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80099cc:	2300      	movs	r3, #0
 80099ce:	61bb      	str	r3, [r7, #24]
 80099d0:	e018      	b.n	8009a04 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	031a      	lsls	r2, r3, #12
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099de:	461a      	mov	r2, r3
 80099e0:	69fb      	ldr	r3, [r7, #28]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6013      	str	r3, [r2, #0]
      pSrc++;
 80099e6:	69fb      	ldr	r3, [r7, #28]
 80099e8:	3301      	adds	r3, #1
 80099ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099ec:	69fb      	ldr	r3, [r7, #28]
 80099ee:	3301      	adds	r3, #1
 80099f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	3301      	adds	r3, #1
 80099f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80099f8:	69fb      	ldr	r3, [r7, #28]
 80099fa:	3301      	adds	r3, #1
 80099fc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	3301      	adds	r3, #1
 8009a02:	61bb      	str	r3, [r7, #24]
 8009a04:	69ba      	ldr	r2, [r7, #24]
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d3e2      	bcc.n	80099d2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009a0c:	2300      	movs	r3, #0
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3724      	adds	r7, #36	; 0x24
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009a1a:	b480      	push	{r7}
 8009a1c:	b08b      	sub	sp, #44	; 0x2c
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	60f8      	str	r0, [r7, #12]
 8009a22:	60b9      	str	r1, [r7, #8]
 8009a24:	4613      	mov	r3, r2
 8009a26:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009a30:	88fb      	ldrh	r3, [r7, #6]
 8009a32:	089b      	lsrs	r3, r3, #2
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009a38:	88fb      	ldrh	r3, [r7, #6]
 8009a3a:	f003 0303 	and.w	r3, r3, #3
 8009a3e:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009a40:	2300      	movs	r3, #0
 8009a42:	623b      	str	r3, [r7, #32]
 8009a44:	e014      	b.n	8009a70 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a50:	601a      	str	r2, [r3, #0]
    pDest++;
 8009a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a54:	3301      	adds	r3, #1
 8009a56:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a60:	3301      	adds	r3, #1
 8009a62:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a66:	3301      	adds	r3, #1
 8009a68:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	623b      	str	r3, [r7, #32]
 8009a70:	6a3a      	ldr	r2, [r7, #32]
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d3e6      	bcc.n	8009a46 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009a78:	8bfb      	ldrh	r3, [r7, #30]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d01e      	beq.n	8009abc <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a88:	461a      	mov	r2, r3
 8009a8a:	f107 0310 	add.w	r3, r7, #16
 8009a8e:	6812      	ldr	r2, [r2, #0]
 8009a90:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009a92:	693a      	ldr	r2, [r7, #16]
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	00db      	lsls	r3, r3, #3
 8009a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8009a9e:	b2da      	uxtb	r2, r3
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa2:	701a      	strb	r2, [r3, #0]
      i++;
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	623b      	str	r3, [r7, #32]
      pDest++;
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aac:	3301      	adds	r3, #1
 8009aae:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009ab0:	8bfb      	ldrh	r3, [r7, #30]
 8009ab2:	3b01      	subs	r3, #1
 8009ab4:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009ab6:	8bfb      	ldrh	r3, [r7, #30]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1ea      	bne.n	8009a92 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	372c      	adds	r7, #44	; 0x2c
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009aca:	b480      	push	{r7}
 8009acc:	b085      	sub	sp, #20
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	785b      	ldrb	r3, [r3, #1]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d12c      	bne.n	8009b40 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	015a      	lsls	r2, r3, #5
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	4413      	add	r3, r2
 8009aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	db12      	blt.n	8009b1e <USB_EPSetStall+0x54>
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00f      	beq.n	8009b1e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	015a      	lsls	r2, r3, #5
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	4413      	add	r3, r2
 8009b06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	0151      	lsls	r1, r2, #5
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	440a      	add	r2, r1
 8009b14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b1c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	68ba      	ldr	r2, [r7, #8]
 8009b2e:	0151      	lsls	r1, r2, #5
 8009b30:	68fa      	ldr	r2, [r7, #12]
 8009b32:	440a      	add	r2, r1
 8009b34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009b3c:	6013      	str	r3, [r2, #0]
 8009b3e:	e02b      	b.n	8009b98 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	db12      	blt.n	8009b78 <USB_EPSetStall+0xae>
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00f      	beq.n	8009b78 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	68ba      	ldr	r2, [r7, #8]
 8009b68:	0151      	lsls	r1, r2, #5
 8009b6a:	68fa      	ldr	r2, [r7, #12]
 8009b6c:	440a      	add	r2, r1
 8009b6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b76:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	015a      	lsls	r2, r3, #5
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	4413      	add	r3, r2
 8009b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	0151      	lsls	r1, r2, #5
 8009b8a:	68fa      	ldr	r2, [r7, #12]
 8009b8c:	440a      	add	r2, r1
 8009b8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009b96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3714      	adds	r7, #20
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr

08009ba6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ba6:	b480      	push	{r7}
 8009ba8:	b085      	sub	sp, #20
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
 8009bae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d128      	bne.n	8009c14 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	015a      	lsls	r2, r3, #5
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	4413      	add	r3, r2
 8009bca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	0151      	lsls	r1, r2, #5
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	440a      	add	r2, r1
 8009bd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009be0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	78db      	ldrb	r3, [r3, #3]
 8009be6:	2b03      	cmp	r3, #3
 8009be8:	d003      	beq.n	8009bf2 <USB_EPClearStall+0x4c>
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	78db      	ldrb	r3, [r3, #3]
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	d138      	bne.n	8009c64 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	015a      	lsls	r2, r3, #5
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	4413      	add	r3, r2
 8009bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	68ba      	ldr	r2, [r7, #8]
 8009c02:	0151      	lsls	r1, r2, #5
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	440a      	add	r2, r1
 8009c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	e027      	b.n	8009c64 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	015a      	lsls	r2, r3, #5
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	4413      	add	r3, r2
 8009c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	68ba      	ldr	r2, [r7, #8]
 8009c24:	0151      	lsls	r1, r2, #5
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	440a      	add	r2, r1
 8009c2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009c32:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	78db      	ldrb	r3, [r3, #3]
 8009c38:	2b03      	cmp	r3, #3
 8009c3a:	d003      	beq.n	8009c44 <USB_EPClearStall+0x9e>
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	78db      	ldrb	r3, [r3, #3]
 8009c40:	2b02      	cmp	r3, #2
 8009c42:	d10f      	bne.n	8009c64 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	015a      	lsls	r2, r3, #5
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	4413      	add	r3, r2
 8009c4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68ba      	ldr	r2, [r7, #8]
 8009c54:	0151      	lsls	r1, r2, #5
 8009c56:	68fa      	ldr	r2, [r7, #12]
 8009c58:	440a      	add	r2, r1
 8009c5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c62:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3714      	adds	r7, #20
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr

08009c72 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009c72:	b480      	push	{r7}
 8009c74:	b085      	sub	sp, #20
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c90:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009c94:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	78fb      	ldrb	r3, [r7, #3]
 8009ca0:	011b      	lsls	r3, r3, #4
 8009ca2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009ca6:	68f9      	ldr	r1, [r7, #12]
 8009ca8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009cac:	4313      	orrs	r3, r2
 8009cae:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr

08009cbe <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b085      	sub	sp, #20
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009cd8:	f023 0303 	bic.w	r3, r3, #3
 8009cdc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	68fa      	ldr	r2, [r7, #12]
 8009ce8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009cec:	f023 0302 	bic.w	r3, r3, #2
 8009cf0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3714      	adds	r7, #20
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	68fa      	ldr	r2, [r7, #12]
 8009d16:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009d1a:	f023 0303 	bic.w	r3, r3, #3
 8009d1e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d2e:	f043 0302 	orr.w	r3, r3, #2
 8009d32:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3714      	adds	r7, #20
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009d42:	b480      	push	{r7}
 8009d44:	b085      	sub	sp, #20
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	695b      	ldr	r3, [r3, #20]
 8009d4e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	699b      	ldr	r3, [r3, #24]
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	4013      	ands	r3, r2
 8009d58:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3714      	adds	r7, #20
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b085      	sub	sp, #20
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d7a:	699b      	ldr	r3, [r3, #24]
 8009d7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d84:	69db      	ldr	r3, [r3, #28]
 8009d86:	68ba      	ldr	r2, [r7, #8]
 8009d88:	4013      	ands	r3, r2
 8009d8a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	0c1b      	lsrs	r3, r3, #16
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dae:	699b      	ldr	r3, [r3, #24]
 8009db0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009db8:	69db      	ldr	r3, [r3, #28]
 8009dba:	68ba      	ldr	r2, [r7, #8]
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	b29b      	uxth	r3, r3
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3714      	adds	r7, #20
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b085      	sub	sp, #20
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	460b      	mov	r3, r1
 8009dda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009de0:	78fb      	ldrb	r3, [r7, #3]
 8009de2:	015a      	lsls	r2, r3, #5
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	4413      	add	r3, r2
 8009de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009df6:	695b      	ldr	r3, [r3, #20]
 8009df8:	68ba      	ldr	r2, [r7, #8]
 8009dfa:	4013      	ands	r3, r2
 8009dfc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009dfe:	68bb      	ldr	r3, [r7, #8]
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3714      	adds	r7, #20
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b087      	sub	sp, #28
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	460b      	mov	r3, r1
 8009e16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009e1c:	697b      	ldr	r3, [r7, #20]
 8009e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e22:	691b      	ldr	r3, [r3, #16]
 8009e24:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e2e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009e30:	78fb      	ldrb	r3, [r7, #3]
 8009e32:	f003 030f 	and.w	r3, r3, #15
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	fa22 f303 	lsr.w	r3, r2, r3
 8009e3c:	01db      	lsls	r3, r3, #7
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	693a      	ldr	r2, [r7, #16]
 8009e42:	4313      	orrs	r3, r2
 8009e44:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009e46:	78fb      	ldrb	r3, [r7, #3]
 8009e48:	015a      	lsls	r2, r3, #5
 8009e4a:	697b      	ldr	r3, [r7, #20]
 8009e4c:	4413      	add	r3, r2
 8009e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e52:	689b      	ldr	r3, [r3, #8]
 8009e54:	693a      	ldr	r2, [r7, #16]
 8009e56:	4013      	ands	r3, r2
 8009e58:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e5a:	68bb      	ldr	r3, [r7, #8]
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	371c      	adds	r7, #28
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	695b      	ldr	r3, [r3, #20]
 8009e74:	f003 0301 	and.w	r3, r3, #1
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e9e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009ea2:	f023 0307 	bic.w	r3, r3, #7
 8009ea6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009eba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
	...

08009ecc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b087      	sub	sp, #28
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	607a      	str	r2, [r7, #4]
 8009ed8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	333c      	adds	r3, #60	; 0x3c
 8009ee2:	3304      	adds	r3, #4
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	4a26      	ldr	r2, [pc, #152]	; (8009f84 <USB_EP0_OutStart+0xb8>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d90a      	bls.n	8009f06 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009efc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f00:	d101      	bne.n	8009f06 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009f02:	2300      	movs	r3, #0
 8009f04:	e037      	b.n	8009f76 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	2300      	movs	r3, #0
 8009f10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f18:	691b      	ldr	r3, [r3, #16]
 8009f1a:	697a      	ldr	r2, [r7, #20]
 8009f1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009f24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f2c:	691b      	ldr	r3, [r3, #16]
 8009f2e:	697a      	ldr	r2, [r7, #20]
 8009f30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f34:	f043 0318 	orr.w	r3, r3, #24
 8009f38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	697a      	ldr	r2, [r7, #20]
 8009f44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f48:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009f4c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009f4e:	7afb      	ldrb	r3, [r7, #11]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d10f      	bne.n	8009f74 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	697a      	ldr	r2, [r7, #20]
 8009f6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f6e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009f72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	371c      	adds	r7, #28
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	4f54300a 	.word	0x4f54300a

08009f88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b085      	sub	sp, #20
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f90:	2300      	movs	r3, #0
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	3301      	adds	r3, #1
 8009f98:	60fb      	str	r3, [r7, #12]
 8009f9a:	4a13      	ldr	r2, [pc, #76]	; (8009fe8 <USB_CoreReset+0x60>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d901      	bls.n	8009fa4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	e01a      	b.n	8009fda <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	daf3      	bge.n	8009f94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009fac:	2300      	movs	r3, #0
 8009fae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	f043 0201 	orr.w	r2, r3, #1
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	60fb      	str	r3, [r7, #12]
 8009fc2:	4a09      	ldr	r2, [pc, #36]	; (8009fe8 <USB_CoreReset+0x60>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d901      	bls.n	8009fcc <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	e006      	b.n	8009fda <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	691b      	ldr	r3, [r3, #16]
 8009fd0:	f003 0301 	and.w	r3, r3, #1
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d0f1      	beq.n	8009fbc <USB_CoreReset+0x34>

  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3714      	adds	r7, #20
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe4:	4770      	bx	lr
 8009fe6:	bf00      	nop
 8009fe8:	00030d40 	.word	0x00030d40

08009fec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009ff8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009ffc:	f003 fd34 	bl	800da68 <USBD_static_malloc>
 800a000:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d105      	bne.n	800a014 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2200      	movs	r2, #0
 800a00c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800a010:	2302      	movs	r3, #2
 800a012:	e066      	b.n	800a0e2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	7c1b      	ldrb	r3, [r3, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d119      	bne.n	800a058 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a024:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a028:	2202      	movs	r2, #2
 800a02a:	2181      	movs	r1, #129	; 0x81
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f003 fbf8 	bl	800d822 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2201      	movs	r2, #1
 800a036:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a038:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a03c:	2202      	movs	r2, #2
 800a03e:	2101      	movs	r1, #1
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f003 fbee 	bl	800d822 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2201      	movs	r2, #1
 800a04a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2210      	movs	r2, #16
 800a052:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800a056:	e016      	b.n	800a086 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a058:	2340      	movs	r3, #64	; 0x40
 800a05a:	2202      	movs	r2, #2
 800a05c:	2181      	movs	r1, #129	; 0x81
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f003 fbdf 	bl	800d822 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a06a:	2340      	movs	r3, #64	; 0x40
 800a06c:	2202      	movs	r2, #2
 800a06e:	2101      	movs	r1, #1
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f003 fbd6 	bl	800d822 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2210      	movs	r2, #16
 800a082:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a086:	2308      	movs	r3, #8
 800a088:	2203      	movs	r2, #3
 800a08a:	2182      	movs	r1, #130	; 0x82
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f003 fbc8 	bl	800d822 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2201      	movs	r2, #1
 800a096:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	7c1b      	ldrb	r3, [r3, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d109      	bne.n	800a0d0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a0c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a0c6:	2101      	movs	r1, #1
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f003 fc99 	bl	800da00 <USBD_LL_PrepareReceive>
 800a0ce:	e007      	b.n	800a0e0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a0d6:	2340      	movs	r3, #64	; 0x40
 800a0d8:	2101      	movs	r1, #1
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f003 fc90 	bl	800da00 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0e0:	2300      	movs	r3, #0
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b082      	sub	sp, #8
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a0f6:	2181      	movs	r1, #129	; 0x81
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f003 fbb8 	bl	800d86e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a104:	2101      	movs	r1, #1
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f003 fbb1 	bl	800d86e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a114:	2182      	movs	r1, #130	; 0x82
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f003 fba9 	bl	800d86e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00e      	beq.n	800a154 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a146:	4618      	mov	r0, r3
 800a148:	f003 fc9c 	bl	800da84 <USBD_static_free>
    pdev->pClassData = NULL;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3708      	adds	r7, #8
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
	...

0800a160 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b086      	sub	sp, #24
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a170:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a172:	2300      	movs	r3, #0
 800a174:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a176:	2300      	movs	r3, #0
 800a178:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a184:	2303      	movs	r3, #3
 800a186:	e0af      	b.n	800a2e8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a190:	2b00      	cmp	r3, #0
 800a192:	d03f      	beq.n	800a214 <USBD_CDC_Setup+0xb4>
 800a194:	2b20      	cmp	r3, #32
 800a196:	f040 809f 	bne.w	800a2d8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	88db      	ldrh	r3, [r3, #6]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d02e      	beq.n	800a200 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	781b      	ldrb	r3, [r3, #0]
 800a1a6:	b25b      	sxtb	r3, r3
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	da16      	bge.n	800a1da <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	683a      	ldr	r2, [r7, #0]
 800a1b6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800a1b8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a1ba:	683a      	ldr	r2, [r7, #0]
 800a1bc:	88d2      	ldrh	r2, [r2, #6]
 800a1be:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	88db      	ldrh	r3, [r3, #6]
 800a1c4:	2b07      	cmp	r3, #7
 800a1c6:	bf28      	it	cs
 800a1c8:	2307      	movcs	r3, #7
 800a1ca:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	89fa      	ldrh	r2, [r7, #14]
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f001 fb19 	bl	800b80a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800a1d8:	e085      	b.n	800a2e6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	785a      	ldrb	r2, [r3, #1]
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	88db      	ldrh	r3, [r3, #6]
 800a1e8:	b2da      	uxtb	r2, r3
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a1f0:	6939      	ldr	r1, [r7, #16]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	88db      	ldrh	r3, [r3, #6]
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f001 fb32 	bl	800b862 <USBD_CtlPrepareRx>
      break;
 800a1fe:	e072      	b.n	800a2e6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	683a      	ldr	r2, [r7, #0]
 800a20a:	7850      	ldrb	r0, [r2, #1]
 800a20c:	2200      	movs	r2, #0
 800a20e:	6839      	ldr	r1, [r7, #0]
 800a210:	4798      	blx	r3
      break;
 800a212:	e068      	b.n	800a2e6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	785b      	ldrb	r3, [r3, #1]
 800a218:	2b0b      	cmp	r3, #11
 800a21a:	d852      	bhi.n	800a2c2 <USBD_CDC_Setup+0x162>
 800a21c:	a201      	add	r2, pc, #4	; (adr r2, 800a224 <USBD_CDC_Setup+0xc4>)
 800a21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a222:	bf00      	nop
 800a224:	0800a255 	.word	0x0800a255
 800a228:	0800a2d1 	.word	0x0800a2d1
 800a22c:	0800a2c3 	.word	0x0800a2c3
 800a230:	0800a2c3 	.word	0x0800a2c3
 800a234:	0800a2c3 	.word	0x0800a2c3
 800a238:	0800a2c3 	.word	0x0800a2c3
 800a23c:	0800a2c3 	.word	0x0800a2c3
 800a240:	0800a2c3 	.word	0x0800a2c3
 800a244:	0800a2c3 	.word	0x0800a2c3
 800a248:	0800a2c3 	.word	0x0800a2c3
 800a24c:	0800a27f 	.word	0x0800a27f
 800a250:	0800a2a9 	.word	0x0800a2a9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	2b03      	cmp	r3, #3
 800a25e:	d107      	bne.n	800a270 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a260:	f107 030a 	add.w	r3, r7, #10
 800a264:	2202      	movs	r2, #2
 800a266:	4619      	mov	r1, r3
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f001 face 	bl	800b80a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a26e:	e032      	b.n	800a2d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f001 fa58 	bl	800b728 <USBD_CtlError>
            ret = USBD_FAIL;
 800a278:	2303      	movs	r3, #3
 800a27a:	75fb      	strb	r3, [r7, #23]
          break;
 800a27c:	e02b      	b.n	800a2d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b03      	cmp	r3, #3
 800a288:	d107      	bne.n	800a29a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a28a:	f107 030d 	add.w	r3, r7, #13
 800a28e:	2201      	movs	r2, #1
 800a290:	4619      	mov	r1, r3
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f001 fab9 	bl	800b80a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a298:	e01d      	b.n	800a2d6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800a29a:	6839      	ldr	r1, [r7, #0]
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f001 fa43 	bl	800b728 <USBD_CtlError>
            ret = USBD_FAIL;
 800a2a2:	2303      	movs	r3, #3
 800a2a4:	75fb      	strb	r3, [r7, #23]
          break;
 800a2a6:	e016      	b.n	800a2d6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b03      	cmp	r3, #3
 800a2b2:	d00f      	beq.n	800a2d4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800a2b4:	6839      	ldr	r1, [r7, #0]
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f001 fa36 	bl	800b728 <USBD_CtlError>
            ret = USBD_FAIL;
 800a2bc:	2303      	movs	r3, #3
 800a2be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a2c0:	e008      	b.n	800a2d4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a2c2:	6839      	ldr	r1, [r7, #0]
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f001 fa2f 	bl	800b728 <USBD_CtlError>
          ret = USBD_FAIL;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	75fb      	strb	r3, [r7, #23]
          break;
 800a2ce:	e002      	b.n	800a2d6 <USBD_CDC_Setup+0x176>
          break;
 800a2d0:	bf00      	nop
 800a2d2:	e008      	b.n	800a2e6 <USBD_CDC_Setup+0x186>
          break;
 800a2d4:	bf00      	nop
      }
      break;
 800a2d6:	e006      	b.n	800a2e6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a2d8:	6839      	ldr	r1, [r7, #0]
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f001 fa24 	bl	800b728 <USBD_CtlError>
      ret = USBD_FAIL;
 800a2e0:	2303      	movs	r3, #3
 800a2e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a2e4:	bf00      	nop
  }

  return (uint8_t)ret;
 800a2e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3718      	adds	r7, #24
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a302:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d101      	bne.n	800a312 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a30e:	2303      	movs	r3, #3
 800a310:	e04f      	b.n	800a3b2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a318:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a31a:	78fa      	ldrb	r2, [r7, #3]
 800a31c:	6879      	ldr	r1, [r7, #4]
 800a31e:	4613      	mov	r3, r2
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	4413      	add	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	440b      	add	r3, r1
 800a328:	3318      	adds	r3, #24
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d029      	beq.n	800a384 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a330:	78fa      	ldrb	r2, [r7, #3]
 800a332:	6879      	ldr	r1, [r7, #4]
 800a334:	4613      	mov	r3, r2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4413      	add	r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	440b      	add	r3, r1
 800a33e:	3318      	adds	r3, #24
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	78f9      	ldrb	r1, [r7, #3]
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	460b      	mov	r3, r1
 800a348:	00db      	lsls	r3, r3, #3
 800a34a:	1a5b      	subs	r3, r3, r1
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4403      	add	r3, r0
 800a350:	3344      	adds	r3, #68	; 0x44
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	fbb2 f1f3 	udiv	r1, r2, r3
 800a358:	fb03 f301 	mul.w	r3, r3, r1
 800a35c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d110      	bne.n	800a384 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a362:	78fa      	ldrb	r2, [r7, #3]
 800a364:	6879      	ldr	r1, [r7, #4]
 800a366:	4613      	mov	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	440b      	add	r3, r1
 800a370:	3318      	adds	r3, #24
 800a372:	2200      	movs	r2, #0
 800a374:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a376:	78f9      	ldrb	r1, [r7, #3]
 800a378:	2300      	movs	r3, #0
 800a37a:	2200      	movs	r2, #0
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f003 fb1e 	bl	800d9be <USBD_LL_Transmit>
 800a382:	e015      	b.n	800a3b0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	2200      	movs	r2, #0
 800a388:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a392:	691b      	ldr	r3, [r3, #16]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d00b      	beq.n	800a3b0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a39e:	691b      	ldr	r3, [r3, #16]
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a3a6:	68ba      	ldr	r2, [r7, #8]
 800a3a8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a3ac:	78fa      	ldrb	r2, [r7, #3]
 800a3ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b084      	sub	sp, #16
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a3cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a3d8:	2303      	movs	r3, #3
 800a3da:	e015      	b.n	800a408 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a3dc:	78fb      	ldrb	r3, [r7, #3]
 800a3de:	4619      	mov	r1, r3
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f003 fb2e 	bl	800da42 <USBD_LL_GetRxDataSize>
 800a3e6:	4602      	mov	r2, r0
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3f4:	68db      	ldr	r3, [r3, #12]
 800a3f6:	68fa      	ldr	r2, [r7, #12]
 800a3f8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a402:	4611      	mov	r1, r2
 800a404:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a41e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a426:	2303      	movs	r3, #3
 800a428:	e01b      	b.n	800a462 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a430:	2b00      	cmp	r3, #0
 800a432:	d015      	beq.n	800a460 <USBD_CDC_EP0_RxReady+0x50>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a43a:	2bff      	cmp	r3, #255	; 0xff
 800a43c:	d010      	beq.n	800a460 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a44c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a454:	b292      	uxth	r2, r2
 800a456:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	22ff      	movs	r2, #255	; 0xff
 800a45c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3710      	adds	r7, #16
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
	...

0800a46c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b083      	sub	sp, #12
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2243      	movs	r2, #67	; 0x43
 800a478:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a47a:	4b03      	ldr	r3, [pc, #12]	; (800a488 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr
 800a488:	20000090 	.word	0x20000090

0800a48c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b083      	sub	sp, #12
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2243      	movs	r2, #67	; 0x43
 800a498:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a49a:	4b03      	ldr	r3, [pc, #12]	; (800a4a8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	370c      	adds	r7, #12
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr
 800a4a8:	2000004c 	.word	0x2000004c

0800a4ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b083      	sub	sp, #12
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2243      	movs	r2, #67	; 0x43
 800a4b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a4ba:	4b03      	ldr	r3, [pc, #12]	; (800a4c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	370c      	adds	r7, #12
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr
 800a4c8:	200000d4 	.word	0x200000d4

0800a4cc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	220a      	movs	r2, #10
 800a4d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a4da:	4b03      	ldr	r3, [pc, #12]	; (800a4e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	20000008 	.word	0x20000008

0800a4ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b083      	sub	sp, #12
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d101      	bne.n	800a500 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	e004      	b.n	800a50a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a508:	2300      	movs	r3, #0
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	370c      	adds	r7, #12
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr

0800a516 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a516:	b480      	push	{r7}
 800a518:	b087      	sub	sp, #28
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	60f8      	str	r0, [r7, #12]
 800a51e:	60b9      	str	r1, [r7, #8]
 800a520:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a528:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d101      	bne.n	800a534 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a530:	2303      	movs	r3, #3
 800a532:	e008      	b.n	800a546 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	68ba      	ldr	r2, [r7, #8]
 800a538:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	371c      	adds	r7, #28
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a552:	b480      	push	{r7}
 800a554:	b085      	sub	sp, #20
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
 800a55a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a562:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d101      	bne.n	800a56e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a56a:	2303      	movs	r3, #3
 800a56c:	e004      	b.n	800a578 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	683a      	ldr	r2, [r7, #0]
 800a572:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a576:	2300      	movs	r3, #0
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a592:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a594:	2301      	movs	r3, #1
 800a596:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d101      	bne.n	800a5a6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a5a2:	2303      	movs	r3, #3
 800a5a4:	e01a      	b.n	800a5dc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d114      	bne.n	800a5da <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a5ce:	2181      	movs	r1, #129	; 0x81
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f003 f9f4 	bl	800d9be <USBD_LL_Transmit>

    ret = USBD_OK;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a5da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3710      	adds	r7, #16
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a5f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d101      	bne.n	800a602 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a5fe:	2303      	movs	r3, #3
 800a600:	e016      	b.n	800a630 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	7c1b      	ldrb	r3, [r3, #16]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d109      	bne.n	800a61e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a610:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a614:	2101      	movs	r1, #1
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f003 f9f2 	bl	800da00 <USBD_LL_PrepareReceive>
 800a61c:	e007      	b.n	800a62e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a624:	2340      	movs	r3, #64	; 0x40
 800a626:	2101      	movs	r1, #1
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f003 f9e9 	bl	800da00 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a62e:	2300      	movs	r3, #0
}
 800a630:	4618      	mov	r0, r3
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b086      	sub	sp, #24
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	4613      	mov	r3, r2
 800a644:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d101      	bne.n	800a650 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e01f      	b.n	800a690 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2200      	movs	r2, #0
 800a654:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	2200      	movs	r2, #0
 800a664:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d003      	beq.n	800a676 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	2201      	movs	r2, #1
 800a67a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	79fa      	ldrb	r2, [r7, #7]
 800a682:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a684:	68f8      	ldr	r0, [r7, #12]
 800a686:	f003 f865 	bl	800d754 <USBD_LL_Init>
 800a68a:	4603      	mov	r3, r0
 800a68c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a68e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a690:	4618      	mov	r0, r3
 800a692:	3718      	adds	r7, #24
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e016      	b.n	800a6de <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	683a      	ldr	r2, [r7, #0]
 800a6b4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00b      	beq.n	800a6dc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6cc:	f107 020e 	add.w	r2, r7, #14
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	4798      	blx	r3
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3710      	adds	r7, #16
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b082      	sub	sp, #8
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f003 f87c 	bl	800d7ec <USBD_LL_Start>
 800a6f4:	4603      	mov	r3, r0
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3708      	adds	r7, #8
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}

0800a6fe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a6fe:	b480      	push	{r7}
 800a700:	b083      	sub	sp, #12
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	460b      	mov	r3, r1
 800a71e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a720:	2303      	movs	r3, #3
 800a722:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d009      	beq.n	800a742 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	78fa      	ldrb	r2, [r7, #3]
 800a738:	4611      	mov	r1, r2
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	4798      	blx	r3
 800a73e:	4603      	mov	r3, r0
 800a740:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a742:	7bfb      	ldrb	r3, [r7, #15]
}
 800a744:	4618      	mov	r0, r3
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	460b      	mov	r3, r1
 800a756:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d007      	beq.n	800a772 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	78fa      	ldrb	r2, [r7, #3]
 800a76c:	4611      	mov	r1, r2
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	4798      	blx	r3
  }

  return USBD_OK;
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	3708      	adds	r7, #8
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a78c:	6839      	ldr	r1, [r7, #0]
 800a78e:	4618      	mov	r0, r3
 800a790:	f000 ff90 	bl	800b6b4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2201      	movs	r2, #1
 800a798:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a7b0:	f003 031f 	and.w	r3, r3, #31
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d01a      	beq.n	800a7ee <USBD_LL_SetupStage+0x72>
 800a7b8:	2b02      	cmp	r3, #2
 800a7ba:	d822      	bhi.n	800a802 <USBD_LL_SetupStage+0x86>
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d002      	beq.n	800a7c6 <USBD_LL_SetupStage+0x4a>
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d00a      	beq.n	800a7da <USBD_LL_SetupStage+0x5e>
 800a7c4:	e01d      	b.n	800a802 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 fa62 	bl	800ac98 <USBD_StdDevReq>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7d8:	e020      	b.n	800a81c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 fac6 	bl	800ad74 <USBD_StdItfReq>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ec:	e016      	b.n	800a81c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 fb05 	bl	800ae06 <USBD_StdEPReq>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	73fb      	strb	r3, [r7, #15]
      break;
 800a800:	e00c      	b.n	800a81c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a808:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	4619      	mov	r1, r3
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f003 f84b 	bl	800d8ac <USBD_LL_StallEP>
 800a816:	4603      	mov	r3, r0
 800a818:	73fb      	strb	r3, [r7, #15]
      break;
 800a81a:	bf00      	nop
  }

  return ret;
 800a81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3710      	adds	r7, #16
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}

0800a826 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a826:	b580      	push	{r7, lr}
 800a828:	b086      	sub	sp, #24
 800a82a:	af00      	add	r7, sp, #0
 800a82c:	60f8      	str	r0, [r7, #12]
 800a82e:	460b      	mov	r3, r1
 800a830:	607a      	str	r2, [r7, #4]
 800a832:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a834:	7afb      	ldrb	r3, [r7, #11]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d138      	bne.n	800a8ac <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a840:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a848:	2b03      	cmp	r3, #3
 800a84a:	d14a      	bne.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	689a      	ldr	r2, [r3, #8]
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	68db      	ldr	r3, [r3, #12]
 800a854:	429a      	cmp	r2, r3
 800a856:	d913      	bls.n	800a880 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	689a      	ldr	r2, [r3, #8]
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	68db      	ldr	r3, [r3, #12]
 800a860:	1ad2      	subs	r2, r2, r3
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	68da      	ldr	r2, [r3, #12]
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	4293      	cmp	r3, r2
 800a870:	bf28      	it	cs
 800a872:	4613      	movcs	r3, r2
 800a874:	461a      	mov	r2, r3
 800a876:	6879      	ldr	r1, [r7, #4]
 800a878:	68f8      	ldr	r0, [r7, #12]
 800a87a:	f001 f80f 	bl	800b89c <USBD_CtlContinueRx>
 800a87e:	e030      	b.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a886:	b2db      	uxtb	r3, r3
 800a888:	2b03      	cmp	r3, #3
 800a88a:	d10b      	bne.n	800a8a4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d005      	beq.n	800a8a4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a89e:	691b      	ldr	r3, [r3, #16]
 800a8a0:	68f8      	ldr	r0, [r7, #12]
 800a8a2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f001 f80a 	bl	800b8be <USBD_CtlSendStatus>
 800a8aa:	e01a      	b.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	2b03      	cmp	r3, #3
 800a8b6:	d114      	bne.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d00e      	beq.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8ca:	699b      	ldr	r3, [r3, #24]
 800a8cc:	7afa      	ldrb	r2, [r7, #11]
 800a8ce:	4611      	mov	r1, r2
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	4798      	blx	r3
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a8d8:	7dfb      	ldrb	r3, [r7, #23]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d001      	beq.n	800a8e2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
 800a8e0:	e000      	b.n	800a8e4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a8e2:	2300      	movs	r3, #0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3718      	adds	r7, #24
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b086      	sub	sp, #24
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	607a      	str	r2, [r7, #4]
 800a8f8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a8fa:	7afb      	ldrb	r3, [r7, #11]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d16b      	bne.n	800a9d8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	3314      	adds	r3, #20
 800a904:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	d156      	bne.n	800a9be <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	689a      	ldr	r2, [r3, #8]
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	68db      	ldr	r3, [r3, #12]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d914      	bls.n	800a946 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	689a      	ldr	r2, [r3, #8]
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	1ad2      	subs	r2, r2, r3
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	689b      	ldr	r3, [r3, #8]
 800a92e:	461a      	mov	r2, r3
 800a930:	6879      	ldr	r1, [r7, #4]
 800a932:	68f8      	ldr	r0, [r7, #12]
 800a934:	f000 ff84 	bl	800b840 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a938:	2300      	movs	r3, #0
 800a93a:	2200      	movs	r2, #0
 800a93c:	2100      	movs	r1, #0
 800a93e:	68f8      	ldr	r0, [r7, #12]
 800a940:	f003 f85e 	bl	800da00 <USBD_LL_PrepareReceive>
 800a944:	e03b      	b.n	800a9be <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	68da      	ldr	r2, [r3, #12]
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d11c      	bne.n	800a98c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d316      	bcc.n	800a98c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	685a      	ldr	r2, [r3, #4]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a968:	429a      	cmp	r2, r3
 800a96a:	d20f      	bcs.n	800a98c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a96c:	2200      	movs	r2, #0
 800a96e:	2100      	movs	r1, #0
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f000 ff65 	bl	800b840 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2200      	movs	r2, #0
 800a97a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a97e:	2300      	movs	r3, #0
 800a980:	2200      	movs	r2, #0
 800a982:	2100      	movs	r1, #0
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f003 f83b 	bl	800da00 <USBD_LL_PrepareReceive>
 800a98a:	e018      	b.n	800a9be <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a992:	b2db      	uxtb	r3, r3
 800a994:	2b03      	cmp	r3, #3
 800a996:	d10b      	bne.n	800a9b0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a99e:	68db      	ldr	r3, [r3, #12]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d005      	beq.n	800a9b0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	68f8      	ldr	r0, [r7, #12]
 800a9ae:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9b0:	2180      	movs	r1, #128	; 0x80
 800a9b2:	68f8      	ldr	r0, [r7, #12]
 800a9b4:	f002 ff7a 	bl	800d8ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 ff93 	bl	800b8e4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d122      	bne.n	800aa0e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	f7ff fe98 	bl	800a6fe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a9d6:	e01a      	b.n	800aa0e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d114      	bne.n	800aa0e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9ea:	695b      	ldr	r3, [r3, #20]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00e      	beq.n	800aa0e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9f6:	695b      	ldr	r3, [r3, #20]
 800a9f8:	7afa      	ldrb	r2, [r7, #11]
 800a9fa:	4611      	mov	r1, r2
 800a9fc:	68f8      	ldr	r0, [r7, #12]
 800a9fe:	4798      	blx	r3
 800aa00:	4603      	mov	r3, r0
 800aa02:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800aa04:	7dfb      	ldrb	r3, [r7, #23]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d001      	beq.n	800aa0e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800aa0a:	7dfb      	ldrb	r3, [r7, #23]
 800aa0c:	e000      	b.n	800aa10 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3718      	adds	r7, #24
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2200      	movs	r2, #0
 800aa34:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d101      	bne.n	800aa4c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	e02f      	b.n	800aaac <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d00f      	beq.n	800aa76 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d009      	beq.n	800aa76 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	6852      	ldr	r2, [r2, #4]
 800aa6e:	b2d2      	uxtb	r2, r2
 800aa70:	4611      	mov	r1, r2
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa76:	2340      	movs	r3, #64	; 0x40
 800aa78:	2200      	movs	r2, #0
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f002 fed0 	bl	800d822 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2201      	movs	r2, #1
 800aa86:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2240      	movs	r2, #64	; 0x40
 800aa8e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aa92:	2340      	movs	r3, #64	; 0x40
 800aa94:	2200      	movs	r2, #0
 800aa96:	2180      	movs	r1, #128	; 0x80
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f002 fec2 	bl	800d822 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2240      	movs	r2, #64	; 0x40
 800aaa8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800aaaa:	2300      	movs	r3, #0
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3708      	adds	r7, #8
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	460b      	mov	r3, r1
 800aabe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	78fa      	ldrb	r2, [r7, #3]
 800aac4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	370c      	adds	r7, #12
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aae2:	b2da      	uxtb	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2204      	movs	r2, #4
 800aaee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800aaf2:	2300      	movs	r3, #0
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafe:	4770      	bx	lr

0800ab00 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	2b04      	cmp	r3, #4
 800ab12:	d106      	bne.n	800ab22 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ab1a:	b2da      	uxtb	r2, r3
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	370c      	adds	r7, #12
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d101      	bne.n	800ab46 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e012      	b.n	800ab6c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab4c:	b2db      	uxtb	r3, r3
 800ab4e:	2b03      	cmp	r3, #3
 800ab50:	d10b      	bne.n	800ab6a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab58:	69db      	ldr	r3, [r3, #28]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d005      	beq.n	800ab6a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab64:	69db      	ldr	r3, [r3, #28]
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ab6a:	2300      	movs	r3, #0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3708      	adds	r7, #8
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d101      	bne.n	800ab8e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ab8a:	2303      	movs	r3, #3
 800ab8c:	e014      	b.n	800abb8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	2b03      	cmp	r3, #3
 800ab98:	d10d      	bne.n	800abb6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aba0:	6a1b      	ldr	r3, [r3, #32]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d007      	beq.n	800abb6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	78fa      	ldrb	r2, [r7, #3]
 800abb0:	4611      	mov	r1, r2
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3708      	adds	r7, #8
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	460b      	mov	r3, r1
 800abca:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d101      	bne.n	800abda <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800abd6:	2303      	movs	r3, #3
 800abd8:	e014      	b.n	800ac04 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abe0:	b2db      	uxtb	r3, r3
 800abe2:	2b03      	cmp	r3, #3
 800abe4:	d10d      	bne.n	800ac02 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d007      	beq.n	800ac02 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abfa:	78fa      	ldrb	r2, [r7, #3]
 800abfc:	4611      	mov	r1, r2
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3708      	adds	r7, #8
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ac14:	2300      	movs	r3, #0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	370c      	adds	r7, #12
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr

0800ac22 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b082      	sub	sp, #8
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d009      	beq.n	800ac50 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	6852      	ldr	r2, [r2, #4]
 800ac48:	b2d2      	uxtb	r2, r2
 800ac4a:	4611      	mov	r1, r2
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	4798      	blx	r3
  }

  return USBD_OK;
 800ac50:	2300      	movs	r3, #0
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3708      	adds	r7, #8
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}

0800ac5a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ac5a:	b480      	push	{r7}
 800ac5c:	b087      	sub	sp, #28
 800ac5e:	af00      	add	r7, sp, #0
 800ac60:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	3301      	adds	r3, #1
 800ac70:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ac78:	8a3b      	ldrh	r3, [r7, #16]
 800ac7a:	021b      	lsls	r3, r3, #8
 800ac7c:	b21a      	sxth	r2, r3
 800ac7e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	b21b      	sxth	r3, r3
 800ac86:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ac88:	89fb      	ldrh	r3, [r7, #14]
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	371c      	adds	r7, #28
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr
	...

0800ac98 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aca2:	2300      	movs	r3, #0
 800aca4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800acae:	2b40      	cmp	r3, #64	; 0x40
 800acb0:	d005      	beq.n	800acbe <USBD_StdDevReq+0x26>
 800acb2:	2b40      	cmp	r3, #64	; 0x40
 800acb4:	d853      	bhi.n	800ad5e <USBD_StdDevReq+0xc6>
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00b      	beq.n	800acd2 <USBD_StdDevReq+0x3a>
 800acba:	2b20      	cmp	r3, #32
 800acbc:	d14f      	bne.n	800ad5e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	4798      	blx	r3
 800accc:	4603      	mov	r3, r0
 800acce:	73fb      	strb	r3, [r7, #15]
      break;
 800acd0:	e04a      	b.n	800ad68 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	785b      	ldrb	r3, [r3, #1]
 800acd6:	2b09      	cmp	r3, #9
 800acd8:	d83b      	bhi.n	800ad52 <USBD_StdDevReq+0xba>
 800acda:	a201      	add	r2, pc, #4	; (adr r2, 800ace0 <USBD_StdDevReq+0x48>)
 800acdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ace0:	0800ad35 	.word	0x0800ad35
 800ace4:	0800ad49 	.word	0x0800ad49
 800ace8:	0800ad53 	.word	0x0800ad53
 800acec:	0800ad3f 	.word	0x0800ad3f
 800acf0:	0800ad53 	.word	0x0800ad53
 800acf4:	0800ad13 	.word	0x0800ad13
 800acf8:	0800ad09 	.word	0x0800ad09
 800acfc:	0800ad53 	.word	0x0800ad53
 800ad00:	0800ad2b 	.word	0x0800ad2b
 800ad04:	0800ad1d 	.word	0x0800ad1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ad08:	6839      	ldr	r1, [r7, #0]
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f9de 	bl	800b0cc <USBD_GetDescriptor>
          break;
 800ad10:	e024      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ad12:	6839      	ldr	r1, [r7, #0]
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f000 fb43 	bl	800b3a0 <USBD_SetAddress>
          break;
 800ad1a:	e01f      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ad1c:	6839      	ldr	r1, [r7, #0]
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 fb82 	bl	800b428 <USBD_SetConfig>
 800ad24:	4603      	mov	r3, r0
 800ad26:	73fb      	strb	r3, [r7, #15]
          break;
 800ad28:	e018      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ad2a:	6839      	ldr	r1, [r7, #0]
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 fc21 	bl	800b574 <USBD_GetConfig>
          break;
 800ad32:	e013      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ad34:	6839      	ldr	r1, [r7, #0]
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fc52 	bl	800b5e0 <USBD_GetStatus>
          break;
 800ad3c:	e00e      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ad3e:	6839      	ldr	r1, [r7, #0]
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 fc81 	bl	800b648 <USBD_SetFeature>
          break;
 800ad46:	e009      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ad48:	6839      	ldr	r1, [r7, #0]
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fc90 	bl	800b670 <USBD_ClrFeature>
          break;
 800ad50:	e004      	b.n	800ad5c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800ad52:	6839      	ldr	r1, [r7, #0]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 fce7 	bl	800b728 <USBD_CtlError>
          break;
 800ad5a:	bf00      	nop
      }
      break;
 800ad5c:	e004      	b.n	800ad68 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800ad5e:	6839      	ldr	r1, [r7, #0]
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 fce1 	bl	800b728 <USBD_CtlError>
      break;
 800ad66:	bf00      	nop
  }

  return ret;
 800ad68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3710      	adds	r7, #16
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop

0800ad74 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad8a:	2b40      	cmp	r3, #64	; 0x40
 800ad8c:	d005      	beq.n	800ad9a <USBD_StdItfReq+0x26>
 800ad8e:	2b40      	cmp	r3, #64	; 0x40
 800ad90:	d82f      	bhi.n	800adf2 <USBD_StdItfReq+0x7e>
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d001      	beq.n	800ad9a <USBD_StdItfReq+0x26>
 800ad96:	2b20      	cmp	r3, #32
 800ad98:	d12b      	bne.n	800adf2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	3b01      	subs	r3, #1
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d81d      	bhi.n	800ade4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	889b      	ldrh	r3, [r3, #4]
 800adac:	b2db      	uxtb	r3, r3
 800adae:	2b01      	cmp	r3, #1
 800adb0:	d813      	bhi.n	800adda <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adb8:	689b      	ldr	r3, [r3, #8]
 800adba:	6839      	ldr	r1, [r7, #0]
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	4798      	blx	r3
 800adc0:	4603      	mov	r3, r0
 800adc2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	88db      	ldrh	r3, [r3, #6]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d110      	bne.n	800adee <USBD_StdItfReq+0x7a>
 800adcc:	7bfb      	ldrb	r3, [r7, #15]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d10d      	bne.n	800adee <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 fd73 	bl	800b8be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800add8:	e009      	b.n	800adee <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800adda:	6839      	ldr	r1, [r7, #0]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fca3 	bl	800b728 <USBD_CtlError>
          break;
 800ade2:	e004      	b.n	800adee <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800ade4:	6839      	ldr	r1, [r7, #0]
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 fc9e 	bl	800b728 <USBD_CtlError>
          break;
 800adec:	e000      	b.n	800adf0 <USBD_StdItfReq+0x7c>
          break;
 800adee:	bf00      	nop
      }
      break;
 800adf0:	e004      	b.n	800adfc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800adf2:	6839      	ldr	r1, [r7, #0]
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 fc97 	bl	800b728 <USBD_CtlError>
      break;
 800adfa:	bf00      	nop
  }

  return ret;
 800adfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3710      	adds	r7, #16
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}

0800ae06 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b084      	sub	sp, #16
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
 800ae0e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ae10:	2300      	movs	r3, #0
 800ae12:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	889b      	ldrh	r3, [r3, #4]
 800ae18:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae22:	2b40      	cmp	r3, #64	; 0x40
 800ae24:	d007      	beq.n	800ae36 <USBD_StdEPReq+0x30>
 800ae26:	2b40      	cmp	r3, #64	; 0x40
 800ae28:	f200 8145 	bhi.w	800b0b6 <USBD_StdEPReq+0x2b0>
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00c      	beq.n	800ae4a <USBD_StdEPReq+0x44>
 800ae30:	2b20      	cmp	r3, #32
 800ae32:	f040 8140 	bne.w	800b0b6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae3c:	689b      	ldr	r3, [r3, #8]
 800ae3e:	6839      	ldr	r1, [r7, #0]
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	4798      	blx	r3
 800ae44:	4603      	mov	r3, r0
 800ae46:	73fb      	strb	r3, [r7, #15]
      break;
 800ae48:	e13a      	b.n	800b0c0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	785b      	ldrb	r3, [r3, #1]
 800ae4e:	2b03      	cmp	r3, #3
 800ae50:	d007      	beq.n	800ae62 <USBD_StdEPReq+0x5c>
 800ae52:	2b03      	cmp	r3, #3
 800ae54:	f300 8129 	bgt.w	800b0aa <USBD_StdEPReq+0x2a4>
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d07f      	beq.n	800af5c <USBD_StdEPReq+0x156>
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d03c      	beq.n	800aeda <USBD_StdEPReq+0xd4>
 800ae60:	e123      	b.n	800b0aa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae68:	b2db      	uxtb	r3, r3
 800ae6a:	2b02      	cmp	r3, #2
 800ae6c:	d002      	beq.n	800ae74 <USBD_StdEPReq+0x6e>
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d016      	beq.n	800aea0 <USBD_StdEPReq+0x9a>
 800ae72:	e02c      	b.n	800aece <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae74:	7bbb      	ldrb	r3, [r7, #14]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00d      	beq.n	800ae96 <USBD_StdEPReq+0x90>
 800ae7a:	7bbb      	ldrb	r3, [r7, #14]
 800ae7c:	2b80      	cmp	r3, #128	; 0x80
 800ae7e:	d00a      	beq.n	800ae96 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae80:	7bbb      	ldrb	r3, [r7, #14]
 800ae82:	4619      	mov	r1, r3
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f002 fd11 	bl	800d8ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae8a:	2180      	movs	r1, #128	; 0x80
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f002 fd0d 	bl	800d8ac <USBD_LL_StallEP>
 800ae92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae94:	e020      	b.n	800aed8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ae96:	6839      	ldr	r1, [r7, #0]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fc45 	bl	800b728 <USBD_CtlError>
              break;
 800ae9e:	e01b      	b.n	800aed8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	885b      	ldrh	r3, [r3, #2]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d10e      	bne.n	800aec6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aea8:	7bbb      	ldrb	r3, [r7, #14]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00b      	beq.n	800aec6 <USBD_StdEPReq+0xc0>
 800aeae:	7bbb      	ldrb	r3, [r7, #14]
 800aeb0:	2b80      	cmp	r3, #128	; 0x80
 800aeb2:	d008      	beq.n	800aec6 <USBD_StdEPReq+0xc0>
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	88db      	ldrh	r3, [r3, #6]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d104      	bne.n	800aec6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aebc:	7bbb      	ldrb	r3, [r7, #14]
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f002 fcf3 	bl	800d8ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 fcf9 	bl	800b8be <USBD_CtlSendStatus>

              break;
 800aecc:	e004      	b.n	800aed8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800aece:	6839      	ldr	r1, [r7, #0]
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f000 fc29 	bl	800b728 <USBD_CtlError>
              break;
 800aed6:	bf00      	nop
          }
          break;
 800aed8:	e0ec      	b.n	800b0b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b02      	cmp	r3, #2
 800aee4:	d002      	beq.n	800aeec <USBD_StdEPReq+0xe6>
 800aee6:	2b03      	cmp	r3, #3
 800aee8:	d016      	beq.n	800af18 <USBD_StdEPReq+0x112>
 800aeea:	e030      	b.n	800af4e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aeec:	7bbb      	ldrb	r3, [r7, #14]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00d      	beq.n	800af0e <USBD_StdEPReq+0x108>
 800aef2:	7bbb      	ldrb	r3, [r7, #14]
 800aef4:	2b80      	cmp	r3, #128	; 0x80
 800aef6:	d00a      	beq.n	800af0e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aef8:	7bbb      	ldrb	r3, [r7, #14]
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f002 fcd5 	bl	800d8ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800af02:	2180      	movs	r1, #128	; 0x80
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f002 fcd1 	bl	800d8ac <USBD_LL_StallEP>
 800af0a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800af0c:	e025      	b.n	800af5a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800af0e:	6839      	ldr	r1, [r7, #0]
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fc09 	bl	800b728 <USBD_CtlError>
              break;
 800af16:	e020      	b.n	800af5a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	885b      	ldrh	r3, [r3, #2]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d11b      	bne.n	800af58 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800af20:	7bbb      	ldrb	r3, [r7, #14]
 800af22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af26:	2b00      	cmp	r3, #0
 800af28:	d004      	beq.n	800af34 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800af2a:	7bbb      	ldrb	r3, [r7, #14]
 800af2c:	4619      	mov	r1, r3
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f002 fcdb 	bl	800d8ea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 fcc2 	bl	800b8be <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	4798      	blx	r3
 800af48:	4603      	mov	r3, r0
 800af4a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800af4c:	e004      	b.n	800af58 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800af4e:	6839      	ldr	r1, [r7, #0]
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 fbe9 	bl	800b728 <USBD_CtlError>
              break;
 800af56:	e000      	b.n	800af5a <USBD_StdEPReq+0x154>
              break;
 800af58:	bf00      	nop
          }
          break;
 800af5a:	e0ab      	b.n	800b0b4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af62:	b2db      	uxtb	r3, r3
 800af64:	2b02      	cmp	r3, #2
 800af66:	d002      	beq.n	800af6e <USBD_StdEPReq+0x168>
 800af68:	2b03      	cmp	r3, #3
 800af6a:	d032      	beq.n	800afd2 <USBD_StdEPReq+0x1cc>
 800af6c:	e097      	b.n	800b09e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af6e:	7bbb      	ldrb	r3, [r7, #14]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d007      	beq.n	800af84 <USBD_StdEPReq+0x17e>
 800af74:	7bbb      	ldrb	r3, [r7, #14]
 800af76:	2b80      	cmp	r3, #128	; 0x80
 800af78:	d004      	beq.n	800af84 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800af7a:	6839      	ldr	r1, [r7, #0]
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 fbd3 	bl	800b728 <USBD_CtlError>
                break;
 800af82:	e091      	b.n	800b0a8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	da0b      	bge.n	800afa4 <USBD_StdEPReq+0x19e>
 800af8c:	7bbb      	ldrb	r3, [r7, #14]
 800af8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af92:	4613      	mov	r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	4413      	add	r3, r2
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	3310      	adds	r3, #16
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	4413      	add	r3, r2
 800afa0:	3304      	adds	r3, #4
 800afa2:	e00b      	b.n	800afbc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800afa4:	7bbb      	ldrb	r3, [r7, #14]
 800afa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afaa:	4613      	mov	r3, r2
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	4413      	add	r3, r2
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	4413      	add	r3, r2
 800afba:	3304      	adds	r3, #4
 800afbc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	2200      	movs	r2, #0
 800afc2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	2202      	movs	r2, #2
 800afc8:	4619      	mov	r1, r3
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 fc1d 	bl	800b80a <USBD_CtlSendData>
              break;
 800afd0:	e06a      	b.n	800b0a8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800afd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	da11      	bge.n	800affe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800afda:	7bbb      	ldrb	r3, [r7, #14]
 800afdc:	f003 020f 	and.w	r2, r3, #15
 800afe0:	6879      	ldr	r1, [r7, #4]
 800afe2:	4613      	mov	r3, r2
 800afe4:	009b      	lsls	r3, r3, #2
 800afe6:	4413      	add	r3, r2
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	440b      	add	r3, r1
 800afec:	3324      	adds	r3, #36	; 0x24
 800afee:	881b      	ldrh	r3, [r3, #0]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d117      	bne.n	800b024 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800aff4:	6839      	ldr	r1, [r7, #0]
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f000 fb96 	bl	800b728 <USBD_CtlError>
                  break;
 800affc:	e054      	b.n	800b0a8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800affe:	7bbb      	ldrb	r3, [r7, #14]
 800b000:	f003 020f 	and.w	r2, r3, #15
 800b004:	6879      	ldr	r1, [r7, #4]
 800b006:	4613      	mov	r3, r2
 800b008:	009b      	lsls	r3, r3, #2
 800b00a:	4413      	add	r3, r2
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	440b      	add	r3, r1
 800b010:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b014:	881b      	ldrh	r3, [r3, #0]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d104      	bne.n	800b024 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b01a:	6839      	ldr	r1, [r7, #0]
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 fb83 	bl	800b728 <USBD_CtlError>
                  break;
 800b022:	e041      	b.n	800b0a8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b024:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	da0b      	bge.n	800b044 <USBD_StdEPReq+0x23e>
 800b02c:	7bbb      	ldrb	r3, [r7, #14]
 800b02e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b032:	4613      	mov	r3, r2
 800b034:	009b      	lsls	r3, r3, #2
 800b036:	4413      	add	r3, r2
 800b038:	009b      	lsls	r3, r3, #2
 800b03a:	3310      	adds	r3, #16
 800b03c:	687a      	ldr	r2, [r7, #4]
 800b03e:	4413      	add	r3, r2
 800b040:	3304      	adds	r3, #4
 800b042:	e00b      	b.n	800b05c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b044:	7bbb      	ldrb	r3, [r7, #14]
 800b046:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b04a:	4613      	mov	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b056:	687a      	ldr	r2, [r7, #4]
 800b058:	4413      	add	r3, r2
 800b05a:	3304      	adds	r3, #4
 800b05c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b05e:	7bbb      	ldrb	r3, [r7, #14]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d002      	beq.n	800b06a <USBD_StdEPReq+0x264>
 800b064:	7bbb      	ldrb	r3, [r7, #14]
 800b066:	2b80      	cmp	r3, #128	; 0x80
 800b068:	d103      	bne.n	800b072 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2200      	movs	r2, #0
 800b06e:	601a      	str	r2, [r3, #0]
 800b070:	e00e      	b.n	800b090 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b072:	7bbb      	ldrb	r3, [r7, #14]
 800b074:	4619      	mov	r1, r3
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f002 fc56 	bl	800d928 <USBD_LL_IsStallEP>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d003      	beq.n	800b08a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	2201      	movs	r2, #1
 800b086:	601a      	str	r2, [r3, #0]
 800b088:	e002      	b.n	800b090 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	2200      	movs	r2, #0
 800b08e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	2202      	movs	r2, #2
 800b094:	4619      	mov	r1, r3
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f000 fbb7 	bl	800b80a <USBD_CtlSendData>
              break;
 800b09c:	e004      	b.n	800b0a8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b09e:	6839      	ldr	r1, [r7, #0]
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fb41 	bl	800b728 <USBD_CtlError>
              break;
 800b0a6:	bf00      	nop
          }
          break;
 800b0a8:	e004      	b.n	800b0b4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b0aa:	6839      	ldr	r1, [r7, #0]
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f000 fb3b 	bl	800b728 <USBD_CtlError>
          break;
 800b0b2:	bf00      	nop
      }
      break;
 800b0b4:	e004      	b.n	800b0c0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b0b6:	6839      	ldr	r1, [r7, #0]
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 fb35 	bl	800b728 <USBD_CtlError>
      break;
 800b0be:	bf00      	nop
  }

  return ret;
 800b0c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3710      	adds	r7, #16
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
	...

0800b0cc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	885b      	ldrh	r3, [r3, #2]
 800b0e6:	0a1b      	lsrs	r3, r3, #8
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	3b01      	subs	r3, #1
 800b0ec:	2b06      	cmp	r3, #6
 800b0ee:	f200 8128 	bhi.w	800b342 <USBD_GetDescriptor+0x276>
 800b0f2:	a201      	add	r2, pc, #4	; (adr r2, 800b0f8 <USBD_GetDescriptor+0x2c>)
 800b0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f8:	0800b115 	.word	0x0800b115
 800b0fc:	0800b12d 	.word	0x0800b12d
 800b100:	0800b16d 	.word	0x0800b16d
 800b104:	0800b343 	.word	0x0800b343
 800b108:	0800b343 	.word	0x0800b343
 800b10c:	0800b2e3 	.word	0x0800b2e3
 800b110:	0800b30f 	.word	0x0800b30f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	7c12      	ldrb	r2, [r2, #16]
 800b120:	f107 0108 	add.w	r1, r7, #8
 800b124:	4610      	mov	r0, r2
 800b126:	4798      	blx	r3
 800b128:	60f8      	str	r0, [r7, #12]
      break;
 800b12a:	e112      	b.n	800b352 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	7c1b      	ldrb	r3, [r3, #16]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d10d      	bne.n	800b150 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b13a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b13c:	f107 0208 	add.w	r2, r7, #8
 800b140:	4610      	mov	r0, r2
 800b142:	4798      	blx	r3
 800b144:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	3301      	adds	r3, #1
 800b14a:	2202      	movs	r2, #2
 800b14c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b14e:	e100      	b.n	800b352 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b158:	f107 0208 	add.w	r2, r7, #8
 800b15c:	4610      	mov	r0, r2
 800b15e:	4798      	blx	r3
 800b160:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	3301      	adds	r3, #1
 800b166:	2202      	movs	r2, #2
 800b168:	701a      	strb	r2, [r3, #0]
      break;
 800b16a:	e0f2      	b.n	800b352 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	885b      	ldrh	r3, [r3, #2]
 800b170:	b2db      	uxtb	r3, r3
 800b172:	2b05      	cmp	r3, #5
 800b174:	f200 80ac 	bhi.w	800b2d0 <USBD_GetDescriptor+0x204>
 800b178:	a201      	add	r2, pc, #4	; (adr r2, 800b180 <USBD_GetDescriptor+0xb4>)
 800b17a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b17e:	bf00      	nop
 800b180:	0800b199 	.word	0x0800b199
 800b184:	0800b1cd 	.word	0x0800b1cd
 800b188:	0800b201 	.word	0x0800b201
 800b18c:	0800b235 	.word	0x0800b235
 800b190:	0800b269 	.word	0x0800b269
 800b194:	0800b29d 	.word	0x0800b29d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00b      	beq.n	800b1bc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	7c12      	ldrb	r2, [r2, #16]
 800b1b0:	f107 0108 	add.w	r1, r7, #8
 800b1b4:	4610      	mov	r0, r2
 800b1b6:	4798      	blx	r3
 800b1b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1ba:	e091      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1bc:	6839      	ldr	r1, [r7, #0]
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fab2 	bl	800b728 <USBD_CtlError>
            err++;
 800b1c4:	7afb      	ldrb	r3, [r7, #11]
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	72fb      	strb	r3, [r7, #11]
          break;
 800b1ca:	e089      	b.n	800b2e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d00b      	beq.n	800b1f0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1de:	689b      	ldr	r3, [r3, #8]
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	7c12      	ldrb	r2, [r2, #16]
 800b1e4:	f107 0108 	add.w	r1, r7, #8
 800b1e8:	4610      	mov	r0, r2
 800b1ea:	4798      	blx	r3
 800b1ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1ee:	e077      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1f0:	6839      	ldr	r1, [r7, #0]
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f000 fa98 	bl	800b728 <USBD_CtlError>
            err++;
 800b1f8:	7afb      	ldrb	r3, [r7, #11]
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	72fb      	strb	r3, [r7, #11]
          break;
 800b1fe:	e06f      	b.n	800b2e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b206:	68db      	ldr	r3, [r3, #12]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00b      	beq.n	800b224 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	7c12      	ldrb	r2, [r2, #16]
 800b218:	f107 0108 	add.w	r1, r7, #8
 800b21c:	4610      	mov	r0, r2
 800b21e:	4798      	blx	r3
 800b220:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b222:	e05d      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b224:	6839      	ldr	r1, [r7, #0]
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 fa7e 	bl	800b728 <USBD_CtlError>
            err++;
 800b22c:	7afb      	ldrb	r3, [r7, #11]
 800b22e:	3301      	adds	r3, #1
 800b230:	72fb      	strb	r3, [r7, #11]
          break;
 800b232:	e055      	b.n	800b2e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b23a:	691b      	ldr	r3, [r3, #16]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00b      	beq.n	800b258 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b246:	691b      	ldr	r3, [r3, #16]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	7c12      	ldrb	r2, [r2, #16]
 800b24c:	f107 0108 	add.w	r1, r7, #8
 800b250:	4610      	mov	r0, r2
 800b252:	4798      	blx	r3
 800b254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b256:	e043      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b258:	6839      	ldr	r1, [r7, #0]
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 fa64 	bl	800b728 <USBD_CtlError>
            err++;
 800b260:	7afb      	ldrb	r3, [r7, #11]
 800b262:	3301      	adds	r3, #1
 800b264:	72fb      	strb	r3, [r7, #11]
          break;
 800b266:	e03b      	b.n	800b2e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b26e:	695b      	ldr	r3, [r3, #20]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d00b      	beq.n	800b28c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b27a:	695b      	ldr	r3, [r3, #20]
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	7c12      	ldrb	r2, [r2, #16]
 800b280:	f107 0108 	add.w	r1, r7, #8
 800b284:	4610      	mov	r0, r2
 800b286:	4798      	blx	r3
 800b288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b28a:	e029      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f000 fa4a 	bl	800b728 <USBD_CtlError>
            err++;
 800b294:	7afb      	ldrb	r3, [r7, #11]
 800b296:	3301      	adds	r3, #1
 800b298:	72fb      	strb	r3, [r7, #11]
          break;
 800b29a:	e021      	b.n	800b2e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2a2:	699b      	ldr	r3, [r3, #24]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d00b      	beq.n	800b2c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ae:	699b      	ldr	r3, [r3, #24]
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	7c12      	ldrb	r2, [r2, #16]
 800b2b4:	f107 0108 	add.w	r1, r7, #8
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	4798      	blx	r3
 800b2bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2be:	e00f      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b2c0:	6839      	ldr	r1, [r7, #0]
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f000 fa30 	bl	800b728 <USBD_CtlError>
            err++;
 800b2c8:	7afb      	ldrb	r3, [r7, #11]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b2ce:	e007      	b.n	800b2e0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b2d0:	6839      	ldr	r1, [r7, #0]
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f000 fa28 	bl	800b728 <USBD_CtlError>
          err++;
 800b2d8:	7afb      	ldrb	r3, [r7, #11]
 800b2da:	3301      	adds	r3, #1
 800b2dc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b2de:	bf00      	nop
      }
      break;
 800b2e0:	e037      	b.n	800b352 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	7c1b      	ldrb	r3, [r3, #16]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d109      	bne.n	800b2fe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2f2:	f107 0208 	add.w	r2, r7, #8
 800b2f6:	4610      	mov	r0, r2
 800b2f8:	4798      	blx	r3
 800b2fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2fc:	e029      	b.n	800b352 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b2fe:	6839      	ldr	r1, [r7, #0]
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 fa11 	bl	800b728 <USBD_CtlError>
        err++;
 800b306:	7afb      	ldrb	r3, [r7, #11]
 800b308:	3301      	adds	r3, #1
 800b30a:	72fb      	strb	r3, [r7, #11]
      break;
 800b30c:	e021      	b.n	800b352 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	7c1b      	ldrb	r3, [r3, #16]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d10d      	bne.n	800b332 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b31c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31e:	f107 0208 	add.w	r2, r7, #8
 800b322:	4610      	mov	r0, r2
 800b324:	4798      	blx	r3
 800b326:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	3301      	adds	r3, #1
 800b32c:	2207      	movs	r2, #7
 800b32e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b330:	e00f      	b.n	800b352 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b332:	6839      	ldr	r1, [r7, #0]
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f9f7 	bl	800b728 <USBD_CtlError>
        err++;
 800b33a:	7afb      	ldrb	r3, [r7, #11]
 800b33c:	3301      	adds	r3, #1
 800b33e:	72fb      	strb	r3, [r7, #11]
      break;
 800b340:	e007      	b.n	800b352 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b342:	6839      	ldr	r1, [r7, #0]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f000 f9ef 	bl	800b728 <USBD_CtlError>
      err++;
 800b34a:	7afb      	ldrb	r3, [r7, #11]
 800b34c:	3301      	adds	r3, #1
 800b34e:	72fb      	strb	r3, [r7, #11]
      break;
 800b350:	bf00      	nop
  }

  if (err != 0U)
 800b352:	7afb      	ldrb	r3, [r7, #11]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d11e      	bne.n	800b396 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	88db      	ldrh	r3, [r3, #6]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d016      	beq.n	800b38e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b360:	893b      	ldrh	r3, [r7, #8]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00e      	beq.n	800b384 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	88da      	ldrh	r2, [r3, #6]
 800b36a:	893b      	ldrh	r3, [r7, #8]
 800b36c:	4293      	cmp	r3, r2
 800b36e:	bf28      	it	cs
 800b370:	4613      	movcs	r3, r2
 800b372:	b29b      	uxth	r3, r3
 800b374:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b376:	893b      	ldrh	r3, [r7, #8]
 800b378:	461a      	mov	r2, r3
 800b37a:	68f9      	ldr	r1, [r7, #12]
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 fa44 	bl	800b80a <USBD_CtlSendData>
 800b382:	e009      	b.n	800b398 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 f9ce 	bl	800b728 <USBD_CtlError>
 800b38c:	e004      	b.n	800b398 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f000 fa95 	bl	800b8be <USBD_CtlSendStatus>
 800b394:	e000      	b.n	800b398 <USBD_GetDescriptor+0x2cc>
    return;
 800b396:	bf00      	nop
  }
}
 800b398:	3710      	adds	r7, #16
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop

0800b3a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	889b      	ldrh	r3, [r3, #4]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d131      	bne.n	800b416 <USBD_SetAddress+0x76>
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	88db      	ldrh	r3, [r3, #6]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d12d      	bne.n	800b416 <USBD_SetAddress+0x76>
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	885b      	ldrh	r3, [r3, #2]
 800b3be:	2b7f      	cmp	r3, #127	; 0x7f
 800b3c0:	d829      	bhi.n	800b416 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	885b      	ldrh	r3, [r3, #2]
 800b3c6:	b2db      	uxtb	r3, r3
 800b3c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b03      	cmp	r3, #3
 800b3d8:	d104      	bne.n	800b3e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b3da:	6839      	ldr	r1, [r7, #0]
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f000 f9a3 	bl	800b728 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3e2:	e01d      	b.n	800b420 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	7bfa      	ldrb	r2, [r7, #15]
 800b3e8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b3ec:	7bfb      	ldrb	r3, [r7, #15]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f002 fac5 	bl	800d980 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 fa61 	bl	800b8be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b3fc:	7bfb      	ldrb	r3, [r7, #15]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d004      	beq.n	800b40c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2202      	movs	r2, #2
 800b406:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b40a:	e009      	b.n	800b420 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2201      	movs	r2, #1
 800b410:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b414:	e004      	b.n	800b420 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b416:	6839      	ldr	r1, [r7, #0]
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 f985 	bl	800b728 <USBD_CtlError>
  }
}
 800b41e:	bf00      	nop
 800b420:	bf00      	nop
 800b422:	3710      	adds	r7, #16
 800b424:	46bd      	mov	sp, r7
 800b426:	bd80      	pop	{r7, pc}

0800b428 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	885b      	ldrh	r3, [r3, #2]
 800b43a:	b2da      	uxtb	r2, r3
 800b43c:	4b4c      	ldr	r3, [pc, #304]	; (800b570 <USBD_SetConfig+0x148>)
 800b43e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b440:	4b4b      	ldr	r3, [pc, #300]	; (800b570 <USBD_SetConfig+0x148>)
 800b442:	781b      	ldrb	r3, [r3, #0]
 800b444:	2b01      	cmp	r3, #1
 800b446:	d905      	bls.n	800b454 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b448:	6839      	ldr	r1, [r7, #0]
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f000 f96c 	bl	800b728 <USBD_CtlError>
    return USBD_FAIL;
 800b450:	2303      	movs	r3, #3
 800b452:	e088      	b.n	800b566 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	2b02      	cmp	r3, #2
 800b45e:	d002      	beq.n	800b466 <USBD_SetConfig+0x3e>
 800b460:	2b03      	cmp	r3, #3
 800b462:	d025      	beq.n	800b4b0 <USBD_SetConfig+0x88>
 800b464:	e071      	b.n	800b54a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b466:	4b42      	ldr	r3, [pc, #264]	; (800b570 <USBD_SetConfig+0x148>)
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d01c      	beq.n	800b4a8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b46e:	4b40      	ldr	r3, [pc, #256]	; (800b570 <USBD_SetConfig+0x148>)
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	461a      	mov	r2, r3
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b478:	4b3d      	ldr	r3, [pc, #244]	; (800b570 <USBD_SetConfig+0x148>)
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	4619      	mov	r1, r3
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f7ff f948 	bl	800a714 <USBD_SetClassConfig>
 800b484:	4603      	mov	r3, r0
 800b486:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d004      	beq.n	800b498 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b48e:	6839      	ldr	r1, [r7, #0]
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f000 f949 	bl	800b728 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b496:	e065      	b.n	800b564 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f000 fa10 	bl	800b8be <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2203      	movs	r2, #3
 800b4a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b4a6:	e05d      	b.n	800b564 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 fa08 	bl	800b8be <USBD_CtlSendStatus>
      break;
 800b4ae:	e059      	b.n	800b564 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b4b0:	4b2f      	ldr	r3, [pc, #188]	; (800b570 <USBD_SetConfig+0x148>)
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d112      	bne.n	800b4de <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2202      	movs	r2, #2
 800b4bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b4c0:	4b2b      	ldr	r3, [pc, #172]	; (800b570 <USBD_SetConfig+0x148>)
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b4ca:	4b29      	ldr	r3, [pc, #164]	; (800b570 <USBD_SetConfig+0x148>)
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f7ff f93b 	bl	800a74c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 f9f1 	bl	800b8be <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b4dc:	e042      	b.n	800b564 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b4de:	4b24      	ldr	r3, [pc, #144]	; (800b570 <USBD_SetConfig+0x148>)
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d02a      	beq.n	800b542 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	685b      	ldr	r3, [r3, #4]
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f7ff f929 	bl	800a74c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b4fa:	4b1d      	ldr	r3, [pc, #116]	; (800b570 <USBD_SetConfig+0x148>)
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	461a      	mov	r2, r3
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b504:	4b1a      	ldr	r3, [pc, #104]	; (800b570 <USBD_SetConfig+0x148>)
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	4619      	mov	r1, r3
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f7ff f902 	bl	800a714 <USBD_SetClassConfig>
 800b510:	4603      	mov	r3, r0
 800b512:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b514:	7bfb      	ldrb	r3, [r7, #15]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d00f      	beq.n	800b53a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b51a:	6839      	ldr	r1, [r7, #0]
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 f903 	bl	800b728 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	b2db      	uxtb	r3, r3
 800b528:	4619      	mov	r1, r3
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7ff f90e 	bl	800a74c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2202      	movs	r2, #2
 800b534:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b538:	e014      	b.n	800b564 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f000 f9bf 	bl	800b8be <USBD_CtlSendStatus>
      break;
 800b540:	e010      	b.n	800b564 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f9bb 	bl	800b8be <USBD_CtlSendStatus>
      break;
 800b548:	e00c      	b.n	800b564 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b54a:	6839      	ldr	r1, [r7, #0]
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f000 f8eb 	bl	800b728 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b552:	4b07      	ldr	r3, [pc, #28]	; (800b570 <USBD_SetConfig+0x148>)
 800b554:	781b      	ldrb	r3, [r3, #0]
 800b556:	4619      	mov	r1, r3
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f7ff f8f7 	bl	800a74c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b55e:	2303      	movs	r3, #3
 800b560:	73fb      	strb	r3, [r7, #15]
      break;
 800b562:	bf00      	nop
  }

  return ret;
 800b564:	7bfb      	ldrb	r3, [r7, #15]
}
 800b566:	4618      	mov	r0, r3
 800b568:	3710      	adds	r7, #16
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop
 800b570:	2000036c 	.word	0x2000036c

0800b574 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b082      	sub	sp, #8
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	88db      	ldrh	r3, [r3, #6]
 800b582:	2b01      	cmp	r3, #1
 800b584:	d004      	beq.n	800b590 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b586:	6839      	ldr	r1, [r7, #0]
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 f8cd 	bl	800b728 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b58e:	e023      	b.n	800b5d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b596:	b2db      	uxtb	r3, r3
 800b598:	2b02      	cmp	r3, #2
 800b59a:	dc02      	bgt.n	800b5a2 <USBD_GetConfig+0x2e>
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	dc03      	bgt.n	800b5a8 <USBD_GetConfig+0x34>
 800b5a0:	e015      	b.n	800b5ce <USBD_GetConfig+0x5a>
 800b5a2:	2b03      	cmp	r3, #3
 800b5a4:	d00b      	beq.n	800b5be <USBD_GetConfig+0x4a>
 800b5a6:	e012      	b.n	800b5ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	3308      	adds	r3, #8
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f927 	bl	800b80a <USBD_CtlSendData>
        break;
 800b5bc:	e00c      	b.n	800b5d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	3304      	adds	r3, #4
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 f91f 	bl	800b80a <USBD_CtlSendData>
        break;
 800b5cc:	e004      	b.n	800b5d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b5ce:	6839      	ldr	r1, [r7, #0]
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 f8a9 	bl	800b728 <USBD_CtlError>
        break;
 800b5d6:	bf00      	nop
}
 800b5d8:	bf00      	nop
 800b5da:	3708      	adds	r7, #8
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b082      	sub	sp, #8
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	2b02      	cmp	r3, #2
 800b5f6:	d81e      	bhi.n	800b636 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	88db      	ldrh	r3, [r3, #6]
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d004      	beq.n	800b60a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b600:	6839      	ldr	r1, [r7, #0]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 f890 	bl	800b728 <USBD_CtlError>
        break;
 800b608:	e01a      	b.n	800b640 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2201      	movs	r2, #1
 800b60e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b616:	2b00      	cmp	r3, #0
 800b618:	d005      	beq.n	800b626 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	f043 0202 	orr.w	r2, r3, #2
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	330c      	adds	r3, #12
 800b62a:	2202      	movs	r2, #2
 800b62c:	4619      	mov	r1, r3
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f000 f8eb 	bl	800b80a <USBD_CtlSendData>
      break;
 800b634:	e004      	b.n	800b640 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b636:	6839      	ldr	r1, [r7, #0]
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f000 f875 	bl	800b728 <USBD_CtlError>
      break;
 800b63e:	bf00      	nop
  }
}
 800b640:	bf00      	nop
 800b642:	3708      	adds	r7, #8
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}

0800b648 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	885b      	ldrh	r3, [r3, #2]
 800b656:	2b01      	cmp	r3, #1
 800b658:	d106      	bne.n	800b668 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2201      	movs	r2, #1
 800b65e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 f92b 	bl	800b8be <USBD_CtlSendStatus>
  }
}
 800b668:	bf00      	nop
 800b66a:	3708      	adds	r7, #8
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b082      	sub	sp, #8
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b680:	b2db      	uxtb	r3, r3
 800b682:	3b01      	subs	r3, #1
 800b684:	2b02      	cmp	r3, #2
 800b686:	d80b      	bhi.n	800b6a0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	885b      	ldrh	r3, [r3, #2]
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d10c      	bne.n	800b6aa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 f910 	bl	800b8be <USBD_CtlSendStatus>
      }
      break;
 800b69e:	e004      	b.n	800b6aa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b6a0:	6839      	ldr	r1, [r7, #0]
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 f840 	bl	800b728 <USBD_CtlError>
      break;
 800b6a8:	e000      	b.n	800b6ac <USBD_ClrFeature+0x3c>
      break;
 800b6aa:	bf00      	nop
  }
}
 800b6ac:	bf00      	nop
 800b6ae:	3708      	adds	r7, #8
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
 800b6bc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	781a      	ldrb	r2, [r3, #0]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	781a      	ldrb	r2, [r3, #0]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b6de:	68f8      	ldr	r0, [r7, #12]
 800b6e0:	f7ff fabb 	bl	800ac5a <SWAPBYTE>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	3301      	adds	r3, #1
 800b6f6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b6f8:	68f8      	ldr	r0, [r7, #12]
 800b6fa:	f7ff faae 	bl	800ac5a <SWAPBYTE>
 800b6fe:	4603      	mov	r3, r0
 800b700:	461a      	mov	r2, r3
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	3301      	adds	r3, #1
 800b70a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	3301      	adds	r3, #1
 800b710:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b712:	68f8      	ldr	r0, [r7, #12]
 800b714:	f7ff faa1 	bl	800ac5a <SWAPBYTE>
 800b718:	4603      	mov	r3, r0
 800b71a:	461a      	mov	r2, r3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	80da      	strh	r2, [r3, #6]
}
 800b720:	bf00      	nop
 800b722:	3710      	adds	r7, #16
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b732:	2180      	movs	r1, #128	; 0x80
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f002 f8b9 	bl	800d8ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b73a:	2100      	movs	r1, #0
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f002 f8b5 	bl	800d8ac <USBD_LL_StallEP>
}
 800b742:	bf00      	nop
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}

0800b74a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b74a:	b580      	push	{r7, lr}
 800b74c:	b086      	sub	sp, #24
 800b74e:	af00      	add	r7, sp, #0
 800b750:	60f8      	str	r0, [r7, #12]
 800b752:	60b9      	str	r1, [r7, #8]
 800b754:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b756:	2300      	movs	r3, #0
 800b758:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d036      	beq.n	800b7ce <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b764:	6938      	ldr	r0, [r7, #16]
 800b766:	f000 f836 	bl	800b7d6 <USBD_GetLen>
 800b76a:	4603      	mov	r3, r0
 800b76c:	3301      	adds	r3, #1
 800b76e:	b29b      	uxth	r3, r3
 800b770:	005b      	lsls	r3, r3, #1
 800b772:	b29a      	uxth	r2, r3
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b778:	7dfb      	ldrb	r3, [r7, #23]
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	4413      	add	r3, r2
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	7812      	ldrb	r2, [r2, #0]
 800b782:	701a      	strb	r2, [r3, #0]
  idx++;
 800b784:	7dfb      	ldrb	r3, [r7, #23]
 800b786:	3301      	adds	r3, #1
 800b788:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b78a:	7dfb      	ldrb	r3, [r7, #23]
 800b78c:	68ba      	ldr	r2, [r7, #8]
 800b78e:	4413      	add	r3, r2
 800b790:	2203      	movs	r2, #3
 800b792:	701a      	strb	r2, [r3, #0]
  idx++;
 800b794:	7dfb      	ldrb	r3, [r7, #23]
 800b796:	3301      	adds	r3, #1
 800b798:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b79a:	e013      	b.n	800b7c4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b79c:	7dfb      	ldrb	r3, [r7, #23]
 800b79e:	68ba      	ldr	r2, [r7, #8]
 800b7a0:	4413      	add	r3, r2
 800b7a2:	693a      	ldr	r2, [r7, #16]
 800b7a4:	7812      	ldrb	r2, [r2, #0]
 800b7a6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	613b      	str	r3, [r7, #16]
    idx++;
 800b7ae:	7dfb      	ldrb	r3, [r7, #23]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b7b4:	7dfb      	ldrb	r3, [r7, #23]
 800b7b6:	68ba      	ldr	r2, [r7, #8]
 800b7b8:	4413      	add	r3, r2
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	701a      	strb	r2, [r3, #0]
    idx++;
 800b7be:	7dfb      	ldrb	r3, [r7, #23]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	781b      	ldrb	r3, [r3, #0]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d1e7      	bne.n	800b79c <USBD_GetString+0x52>
 800b7cc:	e000      	b.n	800b7d0 <USBD_GetString+0x86>
    return;
 800b7ce:	bf00      	nop
  }
}
 800b7d0:	3718      	adds	r7, #24
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b7d6:	b480      	push	{r7}
 800b7d8:	b085      	sub	sp, #20
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b7e6:	e005      	b.n	800b7f4 <USBD_GetLen+0x1e>
  {
    len++;
 800b7e8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	781b      	ldrb	r3, [r3, #0]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d1f5      	bne.n	800b7e8 <USBD_GetLen+0x12>
  }

  return len;
 800b7fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	3714      	adds	r7, #20
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b084      	sub	sp, #16
 800b80e:	af00      	add	r7, sp, #0
 800b810:	60f8      	str	r0, [r7, #12]
 800b812:	60b9      	str	r1, [r7, #8]
 800b814:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2202      	movs	r2, #2
 800b81a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	68ba      	ldr	r2, [r7, #8]
 800b82e:	2100      	movs	r1, #0
 800b830:	68f8      	ldr	r0, [r7, #12]
 800b832:	f002 f8c4 	bl	800d9be <USBD_LL_Transmit>

  return USBD_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3710      	adds	r7, #16
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b084      	sub	sp, #16
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	68ba      	ldr	r2, [r7, #8]
 800b850:	2100      	movs	r1, #0
 800b852:	68f8      	ldr	r0, [r7, #12]
 800b854:	f002 f8b3 	bl	800d9be <USBD_LL_Transmit>

  return USBD_OK;
 800b858:	2300      	movs	r3, #0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3710      	adds	r7, #16
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}

0800b862 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b862:	b580      	push	{r7, lr}
 800b864:	b084      	sub	sp, #16
 800b866:	af00      	add	r7, sp, #0
 800b868:	60f8      	str	r0, [r7, #12]
 800b86a:	60b9      	str	r1, [r7, #8]
 800b86c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2203      	movs	r2, #3
 800b872:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	687a      	ldr	r2, [r7, #4]
 800b87a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	68ba      	ldr	r2, [r7, #8]
 800b88a:	2100      	movs	r1, #0
 800b88c:	68f8      	ldr	r0, [r7, #12]
 800b88e:	f002 f8b7 	bl	800da00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b892:	2300      	movs	r3, #0
}
 800b894:	4618      	mov	r0, r3
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	68ba      	ldr	r2, [r7, #8]
 800b8ac:	2100      	movs	r1, #0
 800b8ae:	68f8      	ldr	r0, [r7, #12]
 800b8b0:	f002 f8a6 	bl	800da00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b8be:	b580      	push	{r7, lr}
 800b8c0:	b082      	sub	sp, #8
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2204      	movs	r2, #4
 800b8ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	2100      	movs	r1, #0
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f002 f872 	bl	800d9be <USBD_LL_Transmit>

  return USBD_OK;
 800b8da:	2300      	movs	r3, #0
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3708      	adds	r7, #8
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}

0800b8e4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b082      	sub	sp, #8
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2205      	movs	r2, #5
 800b8f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	2100      	movs	r1, #0
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f002 f880 	bl	800da00 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b900:	2300      	movs	r3, #0
}
 800b902:	4618      	mov	r0, r3
 800b904:	3708      	adds	r7, #8
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
	...

0800b90c <ApplicationPerform>:


/* Interfaced functions */

void ApplicationPerform()
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	af00      	add	r7, sp, #0

	switch(kApplicationBase.eApplicationState)
 800b910:	4b19      	ldr	r3, [pc, #100]	; (800b978 <ApplicationPerform+0x6c>)
 800b912:	7e5b      	ldrb	r3, [r3, #25]
 800b914:	b2db      	uxtb	r3, r3
 800b916:	2b03      	cmp	r3, #3
 800b918:	d826      	bhi.n	800b968 <ApplicationPerform+0x5c>
 800b91a:	a201      	add	r2, pc, #4	; (adr r2, 800b920 <ApplicationPerform+0x14>)
 800b91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b920:	0800b931 	.word	0x0800b931
 800b924:	0800b93f 	.word	0x0800b93f
 800b928:	0800b963 	.word	0x0800b963
 800b92c:	0800b971 	.word	0x0800b971
	{
	case eApp_EntryState:
		OperateLED_A(eLED_On);
 800b930:	2000      	movs	r0, #0
 800b932:	f7f5 fabd 	bl	8000eb0 <OperateLED_A>
		AppStateChangeRequest(eApp_Initialization);
 800b936:	2001      	movs	r0, #1
 800b938:	f000 f8b2 	bl	800baa0 <AppStateChangeRequest>
		break;
 800b93c:	e019      	b.n	800b972 <ApplicationPerform+0x66>

	case eApp_Initialization:
		AppEnableResetTaskTimers();
 800b93e:	f000 f8fb 	bl	800bb38 <AppEnableResetTaskTimers>
		TempCollect_Initialize();
 800b942:	f000 fca3 	bl	800c28c <TempCollect_Initialize>
		DataHandler_Initialize();
 800b946:	f000 f93b 	bl	800bbc0 <DataHandler_Initialize>
		CommManager_Initialize();
 800b94a:	f000 fcdb 	bl	800c304 <CommManager_Initialize>
		EventSystem_Initialize();
 800b94e:	f000 fb1b 	bl	800bf88 <EventSystem_Initialize>
		TurnAllSensorOn();
 800b952:	f7f5 fb35 	bl	8000fc0 <TurnAllSensorOn>
		TurnOnSynchronousEvent(); //todo: add actual on/off functionality to synchronous timers
 800b956:	f000 f92b 	bl	800bbb0 <TurnOnSynchronousEvent>
		AppStateChangeRequest(eApp_Perform);
 800b95a:	2002      	movs	r0, #2
 800b95c:	f000 f8a0 	bl	800baa0 <AppStateChangeRequest>
		break;
 800b960:	e007      	b.n	800b972 <ApplicationPerform+0x66>

	case eApp_Perform:
		AsynchronousTaskScheduler();
 800b962:	f000 f86d 	bl	800ba40 <AsynchronousTaskScheduler>
		break;
 800b966:	e004      	b.n	800b972 <ApplicationPerform+0x66>

	case eApp_Shutdown:
		break;

	default:
		AssertError(AppError_AppDefaultStateEntryError);
 800b968:	2010      	movs	r0, #16
 800b96a:	f000 f90d 	bl	800bb88 <AssertError>
		break;
 800b96e:	e000      	b.n	800b972 <ApplicationPerform+0x66>
		break;
 800b970:	bf00      	nop
	}

}
 800b972:	bf00      	nop
 800b974:	bd80      	pop	{r7, pc}
 800b976:	bf00      	nop
 800b978:	20000370 	.word	0x20000370

0800b97c <AsynchronousTaskTimerUpdate>:

void AsynchronousTaskTimerUpdate()
{
 800b97c:	b480      	push	{r7}
 800b97e:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag)
 800b980:	4b20      	ldr	r3, [pc, #128]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	b2db      	uxtb	r3, r3
 800b986:	2b00      	cmp	r3, #0
 800b988:	d006      	beq.n	800b998 <AsynchronousTaskTimerUpdate+0x1c>
	{
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter++;
 800b98a:	4b1e      	ldr	r3, [pc, #120]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b98c:	885b      	ldrh	r3, [r3, #2]
 800b98e:	b29b      	uxth	r3, r3
 800b990:	3301      	adds	r3, #1
 800b992:	b29a      	uxth	r2, r3
 800b994:	4b1b      	ldr	r3, [pc, #108]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b996:	805a      	strh	r2, [r3, #2]
	}
	if(kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag)
 800b998:	4b1a      	ldr	r3, [pc, #104]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b99a:	791b      	ldrb	r3, [r3, #4]
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d006      	beq.n	800b9b0 <AsynchronousTaskTimerUpdate+0x34>
	{
		kApplicationBase.sAsyncTimers.s100ms.u16Counter++;
 800b9a2:	4b18      	ldr	r3, [pc, #96]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9a4:	88db      	ldrh	r3, [r3, #6]
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	b29a      	uxth	r2, r3
 800b9ac:	4b15      	ldr	r3, [pc, #84]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9ae:	80da      	strh	r2, [r3, #6]
	}
	if(kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag)
 800b9b0:	4b14      	ldr	r3, [pc, #80]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9b2:	7a1b      	ldrb	r3, [r3, #8]
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d006      	beq.n	800b9c8 <AsynchronousTaskTimerUpdate+0x4c>
	{
		kApplicationBase.sAsyncTimers.s10ms.u16Counter++;
 800b9ba:	4b12      	ldr	r3, [pc, #72]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9bc:	895b      	ldrh	r3, [r3, #10]
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	b29a      	uxth	r2, r3
 800b9c4:	4b0f      	ldr	r3, [pc, #60]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9c6:	815a      	strh	r2, [r3, #10]
	}
	if(kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag)
 800b9c8:	4b0e      	ldr	r3, [pc, #56]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9ca:	7b1b      	ldrb	r3, [r3, #12]
 800b9cc:	b2db      	uxtb	r3, r3
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d006      	beq.n	800b9e0 <AsynchronousTaskTimerUpdate+0x64>
	{
		kApplicationBase.sAsyncTimers.s1ms.u16Counter++;
 800b9d2:	4b0c      	ldr	r3, [pc, #48]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9d4:	89db      	ldrh	r3, [r3, #14]
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	3301      	adds	r3, #1
 800b9da:	b29a      	uxth	r2, r3
 800b9dc:	4b09      	ldr	r3, [pc, #36]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9de:	81da      	strh	r2, [r3, #14]
	}
	if(kApplicationBase.sAsyncTimers.s500us.bEnabledFlag)
 800b9e0:	4b08      	ldr	r3, [pc, #32]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9e2:	7c1b      	ldrb	r3, [r3, #16]
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d006      	beq.n	800b9f8 <AsynchronousTaskTimerUpdate+0x7c>
	{
		kApplicationBase.sAsyncTimers.s500us.u16Counter++;
 800b9ea:	4b06      	ldr	r3, [pc, #24]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9ec:	8a5b      	ldrh	r3, [r3, #18]
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	b29a      	uxth	r2, r3
 800b9f4:	4b03      	ldr	r3, [pc, #12]	; (800ba04 <AsynchronousTaskTimerUpdate+0x88>)
 800b9f6:	825a      	strh	r2, [r3, #18]
	}

}
 800b9f8:	bf00      	nop
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba00:	4770      	bx	lr
 800ba02:	bf00      	nop
 800ba04:	20000370 	.word	0x20000370

0800ba08 <AsynchronousTask_1ms>:

/* Internal functions */

void AsynchronousTask_1ms()
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	af00      	add	r7, sp, #0
	 * 10 us with no frame assembly,
	 * 70 us with frame assembly
	 *
	 * two functions (22.12.2201): EventSystem and CommManager
	 */
	EventSystem_HandleEvent();
 800ba0c:	f000 fac8 	bl	800bfa0 <EventSystem_HandleEvent>
	CommManager_Operate();
 800ba10:	f000 fc84 	bl	800c31c <CommManager_Operate>
}
 800ba14:	bf00      	nop
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <AsynchronousTask_10ms>:

void AsynchronousTask_10ms()
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	af00      	add	r7, sp, #0
	 * 5-10 us with no communication
	 * 1-9 us with communication
	 *
	 * one function (22.12.2201): TempCollect
	 */
	TempCollect_Operate();
 800ba1c:	f000 fb3e 	bl	800c09c <TempCollect_Operate>
}
 800ba20:	bf00      	nop
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <AsynchronousTask_100ms>:

void AsynchronousTask_100ms()
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0
	 * 8-11 us with no communication
	 * same with communication
	 *
	 * two functions (22.12.2201): USB_Check and DataHandler
	 */
	USB_CheckForUSBConnection();
 800ba28:	f000 fdec 	bl	800c604 <USB_CheckForUSBConnection>
	DataHandler_Operate();
 800ba2c:	f000 fa20 	bl	800be70 <DataHandler_Operate>
}
 800ba30:	bf00      	nop
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <AsynchronousTask_1000ms>:

void AsynchronousTask_1000ms()
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	af00      	add	r7, sp, #0
	 * 999 ms without communication
	 * same with communication
	 *
	 * Measured 22.12.2021
	 */
	ToggleLED_B();
 800ba38:	f7f5 fa72 	bl	8000f20 <ToggleLED_B>
}
 800ba3c:	bf00      	nop
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <AsynchronousTaskScheduler>:

void AsynchronousTaskScheduler()
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.u16Counter >= dAsynchronousTaskPeriod1000ms)
 800ba44:	4b15      	ldr	r3, [pc, #84]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba46:	885b      	ldrh	r3, [r3, #2]
 800ba48:	b29b      	uxth	r3, r3
 800ba4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ba4e:	d304      	bcc.n	800ba5a <AsynchronousTaskScheduler+0x1a>
	{
		AsynchronousTask_1000ms();
 800ba50:	f7ff fff0 	bl	800ba34 <AsynchronousTask_1000ms>
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800ba54:	4b11      	ldr	r3, [pc, #68]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	805a      	strh	r2, [r3, #2]
	}

	if(kApplicationBase.sAsyncTimers.s100ms.u16Counter >= dAsynchronousTaskPeriod100ms)
 800ba5a:	4b10      	ldr	r3, [pc, #64]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba5c:	88db      	ldrh	r3, [r3, #6]
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	2b63      	cmp	r3, #99	; 0x63
 800ba62:	d904      	bls.n	800ba6e <AsynchronousTaskScheduler+0x2e>
	{
		AsynchronousTask_100ms();
 800ba64:	f7ff ffde 	bl	800ba24 <AsynchronousTask_100ms>
		kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800ba68:	4b0c      	ldr	r3, [pc, #48]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	80da      	strh	r2, [r3, #6]
	}

	if(kApplicationBase.sAsyncTimers.s10ms.u16Counter >= dAsynchronousTaskPeriod10ms)
 800ba6e:	4b0b      	ldr	r3, [pc, #44]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba70:	895b      	ldrh	r3, [r3, #10]
 800ba72:	b29b      	uxth	r3, r3
 800ba74:	2b09      	cmp	r3, #9
 800ba76:	d904      	bls.n	800ba82 <AsynchronousTaskScheduler+0x42>
	{
		AsynchronousTask_10ms();
 800ba78:	f7ff ffce 	bl	800ba18 <AsynchronousTask_10ms>
		kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800ba7c:	4b07      	ldr	r3, [pc, #28]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba7e:	2200      	movs	r2, #0
 800ba80:	815a      	strh	r2, [r3, #10]
	}

	if(kApplicationBase.sAsyncTimers.s1ms.u16Counter >= dAsynchronousTaskPeriod1ms)
 800ba82:	4b06      	ldr	r3, [pc, #24]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba84:	89db      	ldrh	r3, [r3, #14]
 800ba86:	b29b      	uxth	r3, r3
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d004      	beq.n	800ba96 <AsynchronousTaskScheduler+0x56>
	{
		AsynchronousTask_1ms();
 800ba8c:	f7ff ffbc 	bl	800ba08 <AsynchronousTask_1ms>
		kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800ba90:	4b02      	ldr	r3, [pc, #8]	; (800ba9c <AsynchronousTaskScheduler+0x5c>)
 800ba92:	2200      	movs	r2, #0
 800ba94:	81da      	strh	r2, [r3, #14]
	}

}
 800ba96:	bf00      	nop
 800ba98:	bd80      	pop	{r7, pc}
 800ba9a:	bf00      	nop
 800ba9c:	20000370 	.word	0x20000370

0800baa0 <AppStateChangeRequest>:

void AppStateChangeRequest( ApplicationState_t eNewState)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b082      	sub	sp, #8
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	4603      	mov	r3, r0
 800baa8:	71fb      	strb	r3, [r7, #7]
	switch(kApplicationBase.eApplicationState)
 800baaa:	4b22      	ldr	r3, [pc, #136]	; (800bb34 <AppStateChangeRequest+0x94>)
 800baac:	7e5b      	ldrb	r3, [r3, #25]
 800baae:	b2db      	uxtb	r3, r3
 800bab0:	2b03      	cmp	r3, #3
 800bab2:	d837      	bhi.n	800bb24 <AppStateChangeRequest+0x84>
 800bab4:	a201      	add	r2, pc, #4	; (adr r2, 800babc <AppStateChangeRequest+0x1c>)
 800bab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baba:	bf00      	nop
 800babc:	0800bacd 	.word	0x0800bacd
 800bac0:	0800bae3 	.word	0x0800bae3
 800bac4:	0800baf9 	.word	0x0800baf9
 800bac8:	0800bb1d 	.word	0x0800bb1d
	{
	case eApp_EntryState:
		if(eNewState == eApp_Initialization)
 800bacc:	79fb      	ldrb	r3, [r7, #7]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d103      	bne.n	800bada <AppStateChangeRequest+0x3a>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800bad2:	4b18      	ldr	r3, [pc, #96]	; (800bb34 <AppStateChangeRequest+0x94>)
 800bad4:	2201      	movs	r2, #1
 800bad6:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800bad8:	e028      	b.n	800bb2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800bada:	2020      	movs	r0, #32
 800badc:	f000 f854 	bl	800bb88 <AssertError>
		break;
 800bae0:	e024      	b.n	800bb2c <AppStateChangeRequest+0x8c>

	case eApp_Initialization:
		if(eNewState == eApp_Perform)
 800bae2:	79fb      	ldrb	r3, [r7, #7]
 800bae4:	2b02      	cmp	r3, #2
 800bae6:	d103      	bne.n	800baf0 <AppStateChangeRequest+0x50>
		{
			kApplicationBase.eApplicationState = eApp_Perform;
 800bae8:	4b12      	ldr	r3, [pc, #72]	; (800bb34 <AppStateChangeRequest+0x94>)
 800baea:	2202      	movs	r2, #2
 800baec:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800baee:	e01d      	b.n	800bb2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800baf0:	2020      	movs	r0, #32
 800baf2:	f000 f849 	bl	800bb88 <AssertError>
		break;
 800baf6:	e019      	b.n	800bb2c <AppStateChangeRequest+0x8c>

	case eApp_Perform:
		if(eNewState == eApp_Initialization)
 800baf8:	79fb      	ldrb	r3, [r7, #7]
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d103      	bne.n	800bb06 <AppStateChangeRequest+0x66>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800bafe:	4b0d      	ldr	r3, [pc, #52]	; (800bb34 <AppStateChangeRequest+0x94>)
 800bb00:	2201      	movs	r2, #1
 800bb02:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800bb04:	e012      	b.n	800bb2c <AppStateChangeRequest+0x8c>
		else if(eNewState == eApp_Shutdown)
 800bb06:	79fb      	ldrb	r3, [r7, #7]
 800bb08:	2b03      	cmp	r3, #3
 800bb0a:	d103      	bne.n	800bb14 <AppStateChangeRequest+0x74>
			kApplicationBase.eApplicationState = eApp_Shutdown;
 800bb0c:	4b09      	ldr	r3, [pc, #36]	; (800bb34 <AppStateChangeRequest+0x94>)
 800bb0e:	2203      	movs	r2, #3
 800bb10:	765a      	strb	r2, [r3, #25]
		break;
 800bb12:	e00b      	b.n	800bb2c <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800bb14:	2020      	movs	r0, #32
 800bb16:	f000 f837 	bl	800bb88 <AssertError>
		break;
 800bb1a:	e007      	b.n	800bb2c <AppStateChangeRequest+0x8c>

	case eApp_Shutdown:
		AssertError(AppError_WrongStateTransition);
 800bb1c:	2020      	movs	r0, #32
 800bb1e:	f000 f833 	bl	800bb88 <AssertError>
		break;
 800bb22:	e003      	b.n	800bb2c <AppStateChangeRequest+0x8c>

	default:
		AssertError(AppError_WrongStateTransition);
 800bb24:	2020      	movs	r0, #32
 800bb26:	f000 f82f 	bl	800bb88 <AssertError>
		break;
 800bb2a:	bf00      	nop
	}

}
 800bb2c:	bf00      	nop
 800bb2e:	3708      	adds	r7, #8
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}
 800bb34:	20000370 	.word	0x20000370

0800bb38 <AppEnableResetTaskTimers>:

void AppEnableResetTaskTimers()
{
 800bb38:	b480      	push	{r7}
 800bb3a:	af00      	add	r7, sp, #0
	kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag = true;
 800bb3c:	4b11      	ldr	r3, [pc, #68]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb3e:	2201      	movs	r2, #1
 800bb40:	701a      	strb	r2, [r3, #0]
	kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag = true;
 800bb42:	4b10      	ldr	r3, [pc, #64]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb44:	2201      	movs	r2, #1
 800bb46:	711a      	strb	r2, [r3, #4]
	kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag = true;
 800bb48:	4b0e      	ldr	r3, [pc, #56]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	721a      	strb	r2, [r3, #8]
	kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag = true;
 800bb4e:	4b0d      	ldr	r3, [pc, #52]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb50:	2201      	movs	r2, #1
 800bb52:	731a      	strb	r2, [r3, #12]
	kApplicationBase.sAsyncTimers.s500us.bEnabledFlag = true;
 800bb54:	4b0b      	ldr	r3, [pc, #44]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb56:	2201      	movs	r2, #1
 800bb58:	741a      	strb	r2, [r3, #16]

	kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800bb5a:	4b0a      	ldr	r3, [pc, #40]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	805a      	strh	r2, [r3, #2]
	kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800bb60:	4b08      	ldr	r3, [pc, #32]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb62:	2200      	movs	r2, #0
 800bb64:	80da      	strh	r2, [r3, #6]
	kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800bb66:	4b07      	ldr	r3, [pc, #28]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb68:	2200      	movs	r2, #0
 800bb6a:	815a      	strh	r2, [r3, #10]
	kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800bb6c:	4b05      	ldr	r3, [pc, #20]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb6e:	2200      	movs	r2, #0
 800bb70:	81da      	strh	r2, [r3, #14]
	kApplicationBase.sAsyncTimers.s500us.u16Counter = 0;
 800bb72:	4b04      	ldr	r3, [pc, #16]	; (800bb84 <AppEnableResetTaskTimers+0x4c>)
 800bb74:	2200      	movs	r2, #0
 800bb76:	825a      	strh	r2, [r3, #18]
}
 800bb78:	bf00      	nop
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr
 800bb82:	bf00      	nop
 800bb84:	20000370 	.word	0x20000370

0800bb88 <AssertError>:

void AssertError( AppErrorList_t eAppError )
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b083      	sub	sp, #12
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	4603      	mov	r3, r0
 800bb90:	80fb      	strh	r3, [r7, #6]
	kApplicationBase.u32ErrorReg |= (uint32_t)eAppError;
 800bb92:	4b06      	ldr	r3, [pc, #24]	; (800bbac <AssertError+0x24>)
 800bb94:	695a      	ldr	r2, [r3, #20]
 800bb96:	88fb      	ldrh	r3, [r7, #6]
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	4a04      	ldr	r2, [pc, #16]	; (800bbac <AssertError+0x24>)
 800bb9c:	6153      	str	r3, [r2, #20]
}
 800bb9e:	bf00      	nop
 800bba0:	370c      	adds	r7, #12
 800bba2:	46bd      	mov	sp, r7
 800bba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	20000370 	.word	0x20000370

0800bbb0 <TurnOnSynchronousEvent>:

void TurnOnSynchronousEvent()
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	af00      	add	r7, sp, #0

}
 800bbb4:	bf00      	nop
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbc:	4770      	bx	lr
	...

0800bbc0 <DataHandler_Initialize>:
static MemoryInterchange_t kMemoryInterchange;

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray );

void DataHandler_Initialize()
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	af00      	add	r7, sp, #0
	DataHandler_Reset();
 800bbc4:	f000 f808 	bl	800bbd8 <DataHandler_Reset>
	kDataHandler.bEnabled = true;
 800bbc8:	4b02      	ldr	r3, [pc, #8]	; (800bbd4 <DataHandler_Initialize+0x14>)
 800bbca:	2201      	movs	r2, #1
 800bbcc:	701a      	strb	r2, [r3, #0]

}
 800bbce:	bf00      	nop
 800bbd0:	bd80      	pop	{r7, pc}
 800bbd2:	bf00      	nop
 800bbd4:	2000038c 	.word	0x2000038c

0800bbd8 <DataHandler_Reset>:
void DataHandler_Reset()
{
 800bbd8:	b490      	push	{r4, r7}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
	kDataHandler.u8ActiveMemoryPage = 0;
 800bbde:	4b35      	ldr	r3, [pc, #212]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
	kDataHandler.u8LastMemoryPage = 0;
 800bbe6:	4b33      	ldr	r3, [pc, #204]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bbe8:	2200      	movs	r2, #0
 800bbea:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
	kDataHandler.u8WidthPointer = 0;
 800bbee:	4b31      	ldr	r3, [pc, #196]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
	kDataHandler.u8LengthPointer = 0;
 800bbf6:	4b2f      	ldr	r3, [pc, #188]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
	kDataHandler.bPageFilled = false;
 800bbfe:	4b2d      	ldr	r3, [pc, #180]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	kDataHandler.bReadyToSend = false;
 800bc06:	4b2b      	ldr	r3, [pc, #172]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800bc0e:	2300      	movs	r3, #0
 800bc10:	71fb      	strb	r3, [r7, #7]
 800bc12:	e046      	b.n	800bca2 <DataHandler_Reset+0xca>
	{
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800bc14:	2300      	movs	r3, #0
 800bc16:	71bb      	strb	r3, [r7, #6]
 800bc18:	e03d      	b.n	800bc96 <DataHandler_Reset+0xbe>
		{
			kDataHandler.kMeasurementMemory[u8PageIdx].bAlreadySent = false;
 800bc1a:	79fa      	ldrb	r2, [r7, #7]
 800bc1c:	4925      	ldr	r1, [pc, #148]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc1e:	4613      	mov	r3, r2
 800bc20:	019b      	lsls	r3, r3, #6
 800bc22:	4413      	add	r3, r2
 800bc24:	00db      	lsls	r3, r3, #3
 800bc26:	440b      	add	r3, r1
 800bc28:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaved = false;
 800bc30:	79fa      	ldrb	r2, [r7, #7]
 800bc32:	4920      	ldr	r1, [pc, #128]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc34:	4613      	mov	r3, r2
 800bc36:	019b      	lsls	r3, r3, #6
 800bc38:	4413      	add	r3, r2
 800bc3a:	00db      	lsls	r3, r3, #3
 800bc3c:	440b      	add	r3, r1
 800bc3e:	f203 2309 	addw	r3, r3, #521	; 0x209
 800bc42:	2200      	movs	r2, #0
 800bc44:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaveRequest = false;
 800bc46:	79fa      	ldrb	r2, [r7, #7]
 800bc48:	491a      	ldr	r1, [pc, #104]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc4a:	4613      	mov	r3, r2
 800bc4c:	019b      	lsls	r3, r3, #6
 800bc4e:	4413      	add	r3, r2
 800bc50:	00db      	lsls	r3, r3, #3
 800bc52:	440b      	add	r3, r1
 800bc54:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800bc58:	2200      	movs	r2, #0
 800bc5a:	701a      	strb	r2, [r3, #0]

			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	717b      	strb	r3, [r7, #5]
 800bc60:	e013      	b.n	800bc8a <DataHandler_Reset+0xb2>
			{
				kDataHandler.kMeasurementMemory[u8PageIdx].fMeasurementArray[u8LengthIdx][u8WidthIdx] = 0;
 800bc62:	79fa      	ldrb	r2, [r7, #7]
 800bc64:	79bb      	ldrb	r3, [r7, #6]
 800bc66:	7979      	ldrb	r1, [r7, #5]
 800bc68:	4c12      	ldr	r4, [pc, #72]	; (800bcb4 <DataHandler_Reset+0xdc>)
 800bc6a:	0118      	lsls	r0, r3, #4
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	019b      	lsls	r3, r3, #6
 800bc70:	4413      	add	r3, r2
 800bc72:	005b      	lsls	r3, r3, #1
 800bc74:	4403      	add	r3, r0
 800bc76:	440b      	add	r3, r1
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	4423      	add	r3, r4
 800bc7c:	3308      	adds	r3, #8
 800bc7e:	f04f 0200 	mov.w	r2, #0
 800bc82:	601a      	str	r2, [r3, #0]
			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800bc84:	797b      	ldrb	r3, [r7, #5]
 800bc86:	3301      	adds	r3, #1
 800bc88:	717b      	strb	r3, [r7, #5]
 800bc8a:	797b      	ldrb	r3, [r7, #5]
 800bc8c:	2b0f      	cmp	r3, #15
 800bc8e:	d9e8      	bls.n	800bc62 <DataHandler_Reset+0x8a>
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800bc90:	79bb      	ldrb	r3, [r7, #6]
 800bc92:	3301      	adds	r3, #1
 800bc94:	71bb      	strb	r3, [r7, #6]
 800bc96:	79bb      	ldrb	r3, [r7, #6]
 800bc98:	2b07      	cmp	r3, #7
 800bc9a:	d9be      	bls.n	800bc1a <DataHandler_Reset+0x42>
	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800bc9c:	79fb      	ldrb	r3, [r7, #7]
 800bc9e:	3301      	adds	r3, #1
 800bca0:	71fb      	strb	r3, [r7, #7]
 800bca2:	79fb      	ldrb	r3, [r7, #7]
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d9b5      	bls.n	800bc14 <DataHandler_Reset+0x3c>
			}
		}
	}

}
 800bca8:	bf00      	nop
 800bcaa:	bf00      	nop
 800bcac:	3708      	adds	r7, #8
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bc90      	pop	{r4, r7}
 800bcb2:	4770      	bx	lr
 800bcb4:	2000038c 	.word	0x2000038c

0800bcb8 <DataHandler_OpenNewMeasurement>:
void DataHandler_OpenNewMeasurement( uint32_t u32TimeStamp )
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]

	if( kDataHandler.bEnabled )
 800bcc0:	4b46      	ldr	r3, [pc, #280]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f000 8081 	beq.w	800bdcc <DataHandler_OpenNewMeasurement+0x114>
	{
		kDataHandler.u8LengthPointer++;
 800bcca:	4b44      	ldr	r3, [pc, #272]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bccc:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	b2da      	uxtb	r2, r3
 800bcd4:	4b41      	ldr	r3, [pc, #260]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcd6:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
		kDataHandler.u8WidthPointer = 0;
 800bcda:	4b40      	ldr	r3, [pc, #256]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		/*
		 * Every time new measurement is opened the previous one is assumed to be ready for transmission
		 */
		kDataHandler.bReadyToSend = true;
 800bce2:	4b3e      	ldr	r3, [pc, #248]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bce4:	2201      	movs	r2, #1
 800bce6:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

		if(kDataHandler.u8LengthPointer >= dMemoryLength)
 800bcea:	4b3c      	ldr	r3, [pc, #240]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcec:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800bcf0:	2b07      	cmp	r3, #7
 800bcf2:	d96f      	bls.n	800bdd4 <DataHandler_OpenNewMeasurement+0x11c>
		{
			kDataHandler.u8LengthPointer = 0;
 800bcf4:	4b39      	ldr	r3, [pc, #228]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bAlreadySent = false;
 800bcfc:	4b37      	ldr	r3, [pc, #220]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bcfe:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd02:	4619      	mov	r1, r3
 800bd04:	4a35      	ldr	r2, [pc, #212]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd06:	460b      	mov	r3, r1
 800bd08:	019b      	lsls	r3, r3, #6
 800bd0a:	440b      	add	r3, r1
 800bd0c:	00db      	lsls	r3, r3, #3
 800bd0e:	4413      	add	r3, r2
 800bd10:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bd14:	2200      	movs	r2, #0
 800bd16:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaveRequest = true;
 800bd18:	4b30      	ldr	r3, [pc, #192]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd1a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd1e:	4619      	mov	r1, r3
 800bd20:	4a2e      	ldr	r2, [pc, #184]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd22:	460b      	mov	r3, r1
 800bd24:	019b      	lsls	r3, r3, #6
 800bd26:	440b      	add	r3, r1
 800bd28:	00db      	lsls	r3, r3, #3
 800bd2a:	4413      	add	r3, r2
 800bd2c:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800bd30:	2201      	movs	r2, #1
 800bd32:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved = false;
 800bd34:	4b29      	ldr	r3, [pc, #164]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd36:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	4a27      	ldr	r2, [pc, #156]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd3e:	460b      	mov	r3, r1
 800bd40:	019b      	lsls	r3, r3, #6
 800bd42:	440b      	add	r3, r1
 800bd44:	00db      	lsls	r3, r3, #3
 800bd46:	4413      	add	r3, r2
 800bd48:	f203 2309 	addw	r3, r3, #521	; 0x209
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].u16Timestamp = u32TimeStamp;
 800bd50:	4b22      	ldr	r3, [pc, #136]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd52:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd56:	4619      	mov	r1, r3
 800bd58:	4a20      	ldr	r2, [pc, #128]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	019b      	lsls	r3, r3, #6
 800bd5e:	440b      	add	r3, r1
 800bd60:	00db      	lsls	r3, r3, #3
 800bd62:	4413      	add	r3, r2
 800bd64:	3304      	adds	r3, #4
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	601a      	str	r2, [r3, #0]

			if( !kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved )
 800bd6a:	4b1c      	ldr	r3, [pc, #112]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd6c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd70:	4619      	mov	r1, r3
 800bd72:	4a1a      	ldr	r2, [pc, #104]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd74:	460b      	mov	r3, r1
 800bd76:	019b      	lsls	r3, r3, #6
 800bd78:	440b      	add	r3, r1
 800bd7a:	00db      	lsls	r3, r3, #3
 800bd7c:	4413      	add	r3, r2
 800bd7e:	f203 2309 	addw	r3, r3, #521	; 0x209
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	f083 0301 	eor.w	r3, r3, #1
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d002      	beq.n	800bd94 <DataHandler_OpenNewMeasurement+0xdc>
			{
				AssertError(AppError_DataLost); // Data not saved; possibly add timestamp to track lost data chunks
 800bd8e:	2040      	movs	r0, #64	; 0x40
 800bd90:	f7ff fefa 	bl	800bb88 <AssertError>
			}

			kDataHandler.u8LastMemoryPage = kDataHandler.u8ActiveMemoryPage;
 800bd94:	4b11      	ldr	r3, [pc, #68]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd96:	f893 2414 	ldrb.w	r2, [r3, #1044]	; 0x414
 800bd9a:	4b10      	ldr	r3, [pc, #64]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bd9c:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
			kDataHandler.u8ActiveMemoryPage++;
 800bda0:	4b0e      	ldr	r3, [pc, #56]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bda2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bda6:	3301      	adds	r3, #1
 800bda8:	b2da      	uxtb	r2, r3
 800bdaa:	4b0c      	ldr	r3, [pc, #48]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bdac:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			if(kDataHandler.u8ActiveMemoryPage >= dMemoryPagesCount)
 800bdb0:	4b0a      	ldr	r3, [pc, #40]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bdb2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d903      	bls.n	800bdc2 <DataHandler_OpenNewMeasurement+0x10a>
			{
				kDataHandler.u8ActiveMemoryPage = 0;
 800bdba:	4b08      	ldr	r3, [pc, #32]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			}
			kDataHandler.bPageFilled = true;
 800bdc2:	4b06      	ldr	r3, [pc, #24]	; (800bddc <DataHandler_OpenNewMeasurement+0x124>)
 800bdc4:	2201      	movs	r2, #1
 800bdc6:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}

}
 800bdca:	e003      	b.n	800bdd4 <DataHandler_OpenNewMeasurement+0x11c>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800bdcc:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bdd0:	f7ff feda 	bl	800bb88 <AssertError>
}
 800bdd4:	bf00      	nop
 800bdd6:	3708      	adds	r7, #8
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	2000038c 	.word	0x2000038c

0800bde0 <DataHandler_StoreMeasurement>:

void DataHandler_StoreMeasurement( float fNewMeasurement )
{
 800bde0:	b590      	push	{r4, r7, lr}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t u8MemPage = kDataHandler.u8ActiveMemoryPage;
 800bdea:	4b20      	ldr	r3, [pc, #128]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800bdec:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bdf0:	73fb      	strb	r3, [r7, #15]
	uint8_t u8LenPtr = kDataHandler.u8LengthPointer;
 800bdf2:	4b1e      	ldr	r3, [pc, #120]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800bdf4:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800bdf8:	73bb      	strb	r3, [r7, #14]
	uint8_t u8WidPtr = kDataHandler.u8WidthPointer;
 800bdfa:	4b1c      	ldr	r3, [pc, #112]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800bdfc:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800be00:	737b      	strb	r3, [r7, #13]

	if( kDataHandler.bEnabled )
 800be02:	4b1a      	ldr	r3, [pc, #104]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d028      	beq.n	800be5c <DataHandler_StoreMeasurement+0x7c>
	{
		kDataHandler.kMeasurementMemory[u8MemPage].fMeasurementArray[u8LenPtr][u8WidPtr] = fNewMeasurement;
 800be0a:	7bfa      	ldrb	r2, [r7, #15]
 800be0c:	7bbb      	ldrb	r3, [r7, #14]
 800be0e:	7b79      	ldrb	r1, [r7, #13]
 800be10:	4c16      	ldr	r4, [pc, #88]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be12:	0118      	lsls	r0, r3, #4
 800be14:	4613      	mov	r3, r2
 800be16:	019b      	lsls	r3, r3, #6
 800be18:	4413      	add	r3, r2
 800be1a:	005b      	lsls	r3, r3, #1
 800be1c:	4403      	add	r3, r0
 800be1e:	440b      	add	r3, r1
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	4423      	add	r3, r4
 800be24:	3308      	adds	r3, #8
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	601a      	str	r2, [r3, #0]
		kDataHandler.u8WidthPointer++;
 800be2a:	4b10      	ldr	r3, [pc, #64]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be2c:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800be30:	3301      	adds	r3, #1
 800be32:	b2da      	uxtb	r2, r3
 800be34:	4b0d      	ldr	r3, [pc, #52]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be36:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		if(kDataHandler.u8WidthPointer >= dMemoryWidth)
 800be3a:	4b0c      	ldr	r3, [pc, #48]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be3c:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800be40:	2b0f      	cmp	r3, #15
 800be42:	d90f      	bls.n	800be64 <DataHandler_StoreMeasurement+0x84>
		{
			kDataHandler.u8WidthPointer--;
 800be44:	4b09      	ldr	r3, [pc, #36]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be46:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800be4a:	3b01      	subs	r3, #1
 800be4c:	b2da      	uxtb	r2, r3
 800be4e:	4b07      	ldr	r3, [pc, #28]	; (800be6c <DataHandler_StoreMeasurement+0x8c>)
 800be50:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
			AssertError(AppError_WidthOverstretched); // Width overstretched - no new measurement was called;
 800be54:	2080      	movs	r0, #128	; 0x80
 800be56:	f7ff fe97 	bl	800bb88 <AssertError>
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800be5a:	e003      	b.n	800be64 <DataHandler_StoreMeasurement+0x84>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800be5c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800be60:	f7ff fe92 	bl	800bb88 <AssertError>
}
 800be64:	bf00      	nop
 800be66:	3714      	adds	r7, #20
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd90      	pop	{r4, r7, pc}
 800be6c:	2000038c 	.word	0x2000038c

0800be70 <DataHandler_Operate>:

void DataHandler_Operate()
{
 800be70:	b580      	push	{r7, lr}
 800be72:	af00      	add	r7, sp, #0
	if( kDataHandler.bEnabled )
 800be74:	4b2b      	ldr	r3, [pc, #172]	; (800bf24 <DataHandler_Operate+0xb4>)
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d04c      	beq.n	800bf16 <DataHandler_Operate+0xa6>
	{

		if( kDataHandler.bPageFilled )
 800be7c:	4b29      	ldr	r3, [pc, #164]	; (800bf24 <DataHandler_Operate+0xb4>)
 800be7e:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 800be82:	2b00      	cmp	r3, #0
 800be84:	d011      	beq.n	800beaa <DataHandler_Operate+0x3a>
		{
			kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].bHardSaveRequest = true;
 800be86:	4b27      	ldr	r3, [pc, #156]	; (800bf24 <DataHandler_Operate+0xb4>)
 800be88:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800be8c:	4619      	mov	r1, r3
 800be8e:	4a25      	ldr	r2, [pc, #148]	; (800bf24 <DataHandler_Operate+0xb4>)
 800be90:	460b      	mov	r3, r1
 800be92:	019b      	lsls	r3, r3, #6
 800be94:	440b      	add	r3, r1
 800be96:	00db      	lsls	r3, r3, #3
 800be98:	4413      	add	r3, r2
 800be9a:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800be9e:	2201      	movs	r2, #1
 800bea0:	701a      	strb	r2, [r3, #0]
			kDataHandler.bPageFilled = false;
 800bea2:	4b20      	ldr	r3, [pc, #128]	; (800bf24 <DataHandler_Operate+0xb4>)
 800bea4:	2200      	movs	r2, #0
 800bea6:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
			// Call to save with SD card
		}

		if( kDataHandler.bReadyToSend )
 800beaa:	4b1e      	ldr	r3, [pc, #120]	; (800bf24 <DataHandler_Operate+0xb4>)
 800beac:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d034      	beq.n	800bf1e <DataHandler_Operate+0xae>
		{
			if(kDataHandler.u8LengthPointer == 0)
 800beb4:	4b1b      	ldr	r3, [pc, #108]	; (800bf24 <DataHandler_Operate+0xb4>)
 800beb6:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d110      	bne.n	800bee0 <DataHandler_Operate+0x70>
			{
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
 800bebe:	4b19      	ldr	r3, [pc, #100]	; (800bf24 <DataHandler_Operate+0xb4>)
 800bec0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800bec4:	461a      	mov	r2, r3
 800bec6:	4613      	mov	r3, r2
 800bec8:	019b      	lsls	r3, r3, #6
 800beca:	4413      	add	r3, r2
 800becc:	00db      	lsls	r3, r3, #3
 800bece:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800bed2:	4a14      	ldr	r2, [pc, #80]	; (800bf24 <DataHandler_Operate+0xb4>)
 800bed4:	4413      	add	r3, r2
 800bed6:	3308      	adds	r3, #8
 800bed8:	4618      	mov	r0, r3
 800beda:	f000 f837 	bl	800bf4c <DataHandler_CopyMemoryToTransmissionBuffer>
 800bede:	e013      	b.n	800bf08 <DataHandler_Operate+0x98>
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
			}
			else
			{
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
 800bee0:	4b10      	ldr	r3, [pc, #64]	; (800bf24 <DataHandler_Operate+0xb4>)
 800bee2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bee6:	4619      	mov	r1, r3
 800bee8:	4b0e      	ldr	r3, [pc, #56]	; (800bf24 <DataHandler_Operate+0xb4>)
 800beea:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800beee:	3b01      	subs	r3, #1
 800bef0:	019a      	lsls	r2, r3, #6
 800bef2:	460b      	mov	r3, r1
 800bef4:	019b      	lsls	r3, r3, #6
 800bef6:	440b      	add	r3, r1
 800bef8:	00db      	lsls	r3, r3, #3
 800befa:	4413      	add	r3, r2
 800befc:	4a09      	ldr	r2, [pc, #36]	; (800bf24 <DataHandler_Operate+0xb4>)
 800befe:	4413      	add	r3, r2
 800bf00:	3308      	adds	r3, #8
 800bf02:	4618      	mov	r0, r3
 800bf04:	f000 f822 	bl	800bf4c <DataHandler_CopyMemoryToTransmissionBuffer>
			}

			CallForTransmissionEvent(); //Inform main event system that there is a pending transmission and data is preloaded to Memory Interchange
 800bf08:	f000 f8b2 	bl	800c070 <CallForTransmissionEvent>
			kDataHandler.bReadyToSend = false;
 800bf0c:	4b05      	ldr	r3, [pc, #20]	; (800bf24 <DataHandler_Operate+0xb4>)
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800bf14:	e003      	b.n	800bf1e <DataHandler_Operate+0xae>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800bf16:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bf1a:	f7ff fe35 	bl	800bb88 <AssertError>
}
 800bf1e:	bf00      	nop
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	2000038c 	.word	0x2000038c

0800bf28 <DataHandler_AccessMemoryInterchange>:

void DataHandler_AccessMemoryInterchange( MemoryInterchange_t ** pkMemoryInterchangeAddress)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
	MemoryInterchange_t *pkPointer;
	pkPointer = &kMemoryInterchange;
 800bf30:	4b05      	ldr	r3, [pc, #20]	; (800bf48 <DataHandler_AccessMemoryInterchange+0x20>)
 800bf32:	60fb      	str	r3, [r7, #12]
	*pkMemoryInterchangeAddress = pkPointer;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	68fa      	ldr	r2, [r7, #12]
 800bf38:	601a      	str	r2, [r3, #0]
}
 800bf3a:	bf00      	nop
 800bf3c:	3714      	adds	r7, #20
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
 800bf46:	bf00      	nop
 800bf48:	200007a8 	.word	0x200007a8

0800bf4c <DataHandler_CopyMemoryToTransmissionBuffer>:

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b082      	sub	sp, #8
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
	if( (kMemoryInterchange.eMemoryState != MemoryState_DataSent) && ( kMemoryInterchange.eMemoryState != MemoryState_DataSkipped ) )
 800bf54:	4b0b      	ldr	r3, [pc, #44]	; (800bf84 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800bf56:	791b      	ldrb	r3, [r3, #4]
 800bf58:	2b02      	cmp	r3, #2
 800bf5a:	d007      	beq.n	800bf6c <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
 800bf5c:	4b09      	ldr	r3, [pc, #36]	; (800bf84 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800bf5e:	791b      	ldrb	r3, [r3, #4]
 800bf60:	2b03      	cmp	r3, #3
 800bf62:	d003      	beq.n	800bf6c <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
	{
		AssertError(AppError_DataLost); // Memory would be overwritten;
 800bf64:	2040      	movs	r0, #64	; 0x40
 800bf66:	f7ff fe0f 	bl	800bb88 <AssertError>
 800bf6a:	e006      	b.n	800bf7a <DataHandler_CopyMemoryToTransmissionBuffer+0x2e>
	}
	else
	{
		kMemoryInterchange.fDataPointer = pfMemoryArray;
 800bf6c:	4a05      	ldr	r2, [pc, #20]	; (800bf84 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6013      	str	r3, [r2, #0]
		kMemoryInterchange.eMemoryState = MemoryState_NewData;
 800bf72:	4b04      	ldr	r3, [pc, #16]	; (800bf84 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800bf74:	2200      	movs	r2, #0
 800bf76:	711a      	strb	r2, [r3, #4]
	}

}
 800bf78:	bf00      	nop
 800bf7a:	bf00      	nop
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	200007a8 	.word	0x200007a8

0800bf88 <EventSystem_Initialize>:
}EventData_t;

static EventData_t kEventData;

void EventSystem_Initialize()
{
 800bf88:	b480      	push	{r7}
 800bf8a:	af00      	add	r7, sp, #0
	kEventData.bInitalized = true;
 800bf8c:	4b03      	ldr	r3, [pc, #12]	; (800bf9c <EventSystem_Initialize+0x14>)
 800bf8e:	2201      	movs	r2, #1
 800bf90:	701a      	strb	r2, [r3, #0]
}
 800bf92:	bf00      	nop
 800bf94:	46bd      	mov	sp, r7
 800bf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9a:	4770      	bx	lr
 800bf9c:	200007b0 	.word	0x200007b0

0800bfa0 <EventSystem_HandleEvent>:
void EventSystem_HandleEvent()
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b082      	sub	sp, #8
 800bfa4:	af00      	add	r7, sp, #0
	uint32_t u32EventCode = 0;
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	607b      	str	r3, [r7, #4]

	u32EventCode = (uint32_t)Event_DataReadyToTransmit;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800bfae:	4b1d      	ldr	r3, [pc, #116]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bfb0:	685a      	ldr	r2, [r3, #4]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	687a      	ldr	r2, [r7, #4]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d108      	bne.n	800bfce <EventSystem_HandleEvent+0x2e>
	{
		ComManager_ArmTransmission();
 800bfbc:	f000 fa9c 	bl	800c4f8 <ComManager_ArmTransmission>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800bfc0:	4b18      	ldr	r3, [pc, #96]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bfc2:	685a      	ldr	r2, [r3, #4]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	43db      	mvns	r3, r3
 800bfc8:	4013      	ands	r3, r2
 800bfca:	4a16      	ldr	r2, [pc, #88]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bfcc:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBConnected;
 800bfce:	2302      	movs	r3, #2
 800bfd0:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800bfd2:	4b14      	ldr	r3, [pc, #80]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bfd4:	685a      	ldr	r2, [r3, #4]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	4013      	ands	r3, r2
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d109      	bne.n	800bff4 <EventSystem_HandleEvent+0x54>
	{
		CommManager_SetUSBConnectionState(USB_Connected);
 800bfe0:	2001      	movs	r0, #1
 800bfe2:	f000 fa6b 	bl	800c4bc <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800bfe6:	4b0f      	ldr	r3, [pc, #60]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bfe8:	685a      	ldr	r2, [r3, #4]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	43db      	mvns	r3, r3
 800bfee:	4013      	ands	r3, r2
 800bff0:	4a0c      	ldr	r2, [pc, #48]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bff2:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBDisconnected;
 800bff4:	2304      	movs	r3, #4
 800bff6:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800bff8:	4b0a      	ldr	r3, [pc, #40]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800bffa:	685a      	ldr	r2, [r3, #4]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	4013      	ands	r3, r2
 800c000:	687a      	ldr	r2, [r7, #4]
 800c002:	429a      	cmp	r2, r3
 800c004:	d109      	bne.n	800c01a <EventSystem_HandleEvent+0x7a>
	{
		CommManager_SetUSBConnectionState(USB_Disconnected);
 800c006:	2000      	movs	r0, #0
 800c008:	f000 fa58 	bl	800c4bc <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800c00c:	4b05      	ldr	r3, [pc, #20]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800c00e:	685a      	ldr	r2, [r3, #4]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	43db      	mvns	r3, r3
 800c014:	4013      	ands	r3, r2
 800c016:	4a03      	ldr	r2, [pc, #12]	; (800c024 <EventSystem_HandleEvent+0x84>)
 800c018:	6053      	str	r3, [r2, #4]
	}
}
 800c01a:	bf00      	nop
 800c01c:	3708      	adds	r7, #8
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	200007b0 	.word	0x200007b0

0800c028 <EventSystem_Signalize>:

void EventSystem_Signalize(Event_t eEvent)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	4603      	mov	r3, r0
 800c030:	71fb      	strb	r3, [r7, #7]
	uint32_t u32EventCode = (uint32_t)eEvent;
 800c032:	79fb      	ldrb	r3, [r7, #7]
 800c034:	60fb      	str	r3, [r7, #12]

	if(kEventData.bInitalized)
 800c036:	4b0d      	ldr	r3, [pc, #52]	; (800c06c <EventSystem_Signalize+0x44>)
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d011      	beq.n	800c062 <EventSystem_Signalize+0x3a>
	{
		if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800c03e:	4b0b      	ldr	r3, [pc, #44]	; (800c06c <EventSystem_Signalize+0x44>)
 800c040:	685a      	ldr	r2, [r3, #4]
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	4013      	ands	r3, r2
 800c046:	68fa      	ldr	r2, [r7, #12]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d104      	bne.n	800c056 <EventSystem_Signalize+0x2e>
		{
			AssertError(AppError_EventOverlap); // Event already set, before handling it
 800c04c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c050:	f7ff fd9a 	bl	800bb88 <AssertError>
		else
		{
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
		}
	}
}
 800c054:	e005      	b.n	800c062 <EventSystem_Signalize+0x3a>
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
 800c056:	4b05      	ldr	r3, [pc, #20]	; (800c06c <EventSystem_Signalize+0x44>)
 800c058:	685a      	ldr	r2, [r3, #4]
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	4313      	orrs	r3, r2
 800c05e:	4a03      	ldr	r2, [pc, #12]	; (800c06c <EventSystem_Signalize+0x44>)
 800c060:	6053      	str	r3, [r2, #4]
}
 800c062:	bf00      	nop
 800c064:	3710      	adds	r7, #16
 800c066:	46bd      	mov	sp, r7
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	200007b0 	.word	0x200007b0

0800c070 <CallForTransmissionEvent>:
#include "ModuleInterconnect.h"
#include "EventSystem.h"
#include "DataCommon.h"

void CallForTransmissionEvent()
{
 800c070:	b580      	push	{r7, lr}
 800c072:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_DataReadyToTransmit);
 800c074:	2001      	movs	r0, #1
 800c076:	f7ff ffd7 	bl	800c028 <EventSystem_Signalize>
}
 800c07a:	bf00      	nop
 800c07c:	bd80      	pop	{r7, pc}

0800c07e <CallForUSBConnection>:

void CallForUSBConnection()
{
 800c07e:	b580      	push	{r7, lr}
 800c080:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBConnected);
 800c082:	2002      	movs	r0, #2
 800c084:	f7ff ffd0 	bl	800c028 <EventSystem_Signalize>
}
 800c088:	bf00      	nop
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <CallForUSBDisonnection>:
void CallForUSBDisonnection()
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBDisconnected);
 800c090:	2004      	movs	r0, #4
 800c092:	f7ff ffc9 	bl	800c028 <EventSystem_Signalize>
}
 800c096:	bf00      	nop
 800c098:	bd80      	pop	{r7, pc}
	...

0800c09c <TempCollect_Operate>:
	.bEnabledFlag = false,
	.eState = TempCollect_EntryState,
};

void TempCollect_Operate()
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	af00      	add	r7, sp, #0
	switch(kTemperatureData.eState)
 800c0a0:	4b77      	ldr	r3, [pc, #476]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0a2:	79db      	ldrb	r3, [r3, #7]
 800c0a4:	2b05      	cmp	r3, #5
 800c0a6:	f200 80e3 	bhi.w	800c270 <TempCollect_Operate+0x1d4>
 800c0aa:	a201      	add	r2, pc, #4	; (adr r2, 800c0b0 <TempCollect_Operate+0x14>)
 800c0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b0:	0800c0c9 	.word	0x0800c0c9
 800c0b4:	0800c0d3 	.word	0x0800c0d3
 800c0b8:	0800c103 	.word	0x0800c103
 800c0bc:	0800c189 	.word	0x0800c189
 800c0c0:	0800c20d 	.word	0x0800c20d
 800c0c4:	0800c15d 	.word	0x0800c15d
	{
	case(TempCollect_EntryState):
		AssertError(AppError_TempCollectUninitialized); // Incorrect entry - before initialization
 800c0c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800c0cc:	f7ff fd5c 	bl	800bb88 <AssertError>
		break;
 800c0d0:	e0d4      	b.n	800c27c <TempCollect_Operate+0x1e0>
	case(TempCollect_Initialized):
		if(kTemperatureData.bScheduleMeasurement)
 800c0d2:	4b6b      	ldr	r3, [pc, #428]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0d4:	799b      	ldrb	r3, [r3, #6]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	f000 80cf 	beq.w	800c27a <TempCollect_Operate+0x1de>
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800c0dc:	4b68      	ldr	r3, [pc, #416]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0de:	2202      	movs	r2, #2
 800c0e0:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u16ArrayASensorIndex = 0;
 800c0e2:	4b67      	ldr	r3, [pc, #412]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	829a      	strh	r2, [r3, #20]
			kTemperatureData.u16ArrayBSensorIndex = 0;
 800c0e8:	4b65      	ldr	r3, [pc, #404]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	82da      	strh	r2, [r3, #22]
			kTemperatureData.bReadFinished[0] = false;
 800c0ee:	4b64      	ldr	r3, [pc, #400]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	721a      	strb	r2, [r3, #8]
			kTemperatureData.bReadFinished[1] = false;
 800c0f4:	4b62      	ldr	r3, [pc, #392]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	725a      	strb	r2, [r3, #9]
			kTemperatureData.u8TimeoutCounter = 0;
 800c0fa:	4b61      	ldr	r3, [pc, #388]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	771a      	strb	r2, [r3, #28]
		}
		break;
 800c100:	e0bb      	b.n	800c27a <TempCollect_Operate+0x1de>
	case(TempCollect_TemperatureReadRequest):
		kTemperatureData.bScheduleMeasurement = false;
 800c102:	4b5f      	ldr	r3, [pc, #380]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c104:	2200      	movs	r2, #0
 800c106:	719a      	strb	r2, [r3, #6]
		if(kTemperatureData.u16ArrayASensorIndex < MCP9808_I2CA_DeviceCount)
 800c108:	4b5d      	ldr	r3, [pc, #372]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c10a:	8a9b      	ldrh	r3, [r3, #20]
 800c10c:	2b04      	cmp	r3, #4
 800c10e:	d80e      	bhi.n	800c12e <TempCollect_Operate+0x92>
		{
			/*
			 * By placing "ready" flag clearing here this app will not get stuck
			 * if the sensor number on each array branch would be not equal
			 */
			kTemperatureData.bStateReady[0] = false;
 800c110:	4b5b      	ldr	r3, [pc, #364]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c112:	2200      	movs	r2, #0
 800c114:	729a      	strb	r2, [r3, #10]
			MCP9808_Read(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800c116:	4b5a      	ldr	r3, [pc, #360]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c118:	8a9b      	ldrh	r3, [r3, #20]
 800c11a:	461a      	mov	r2, r3
 800c11c:	4613      	mov	r3, r2
 800c11e:	005b      	lsls	r3, r3, #1
 800c120:	4413      	add	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	4a57      	ldr	r2, [pc, #348]	; (800c284 <TempCollect_Operate+0x1e8>)
 800c126:	4413      	add	r3, r2
 800c128:	4618      	mov	r0, r3
 800c12a:	f7f4 ffbd 	bl	80010a8 <MCP9808_Read>
		}
		if(kTemperatureData.u16ArrayBSensorIndex < MCP9808_I2CB_DeviceCount)
 800c12e:	4b54      	ldr	r3, [pc, #336]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c130:	8adb      	ldrh	r3, [r3, #22]
 800c132:	2b04      	cmp	r3, #4
 800c134:	d80e      	bhi.n	800c154 <TempCollect_Operate+0xb8>
		{
			kTemperatureData.bStateReady[1] = false;
 800c136:	4b52      	ldr	r3, [pc, #328]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c138:	2200      	movs	r2, #0
 800c13a:	72da      	strb	r2, [r3, #11]
			MCP9808_Read(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800c13c:	4b50      	ldr	r3, [pc, #320]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c13e:	8adb      	ldrh	r3, [r3, #22]
 800c140:	461a      	mov	r2, r3
 800c142:	4613      	mov	r3, r2
 800c144:	005b      	lsls	r3, r3, #1
 800c146:	4413      	add	r3, r2
 800c148:	009b      	lsls	r3, r3, #2
 800c14a:	4a4f      	ldr	r2, [pc, #316]	; (800c288 <TempCollect_Operate+0x1ec>)
 800c14c:	4413      	add	r3, r2
 800c14e:	4618      	mov	r0, r3
 800c150:	f7f4 ffaa 	bl	80010a8 <MCP9808_Read>
		}
		kTemperatureData.eState = TempCollect_Waiting;
 800c154:	4b4a      	ldr	r3, [pc, #296]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c156:	2205      	movs	r2, #5
 800c158:	71da      	strb	r2, [r3, #7]
		break;
 800c15a:	e08f      	b.n	800c27c <TempCollect_Operate+0x1e0>
	case(TempCollect_Waiting):
		if(kTemperatureData.bStateReady[0] && kTemperatureData.bStateReady[1])
 800c15c:	4b48      	ldr	r3, [pc, #288]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c15e:	7a9b      	ldrb	r3, [r3, #10]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d00a      	beq.n	800c17a <TempCollect_Operate+0xde>
 800c164:	4b46      	ldr	r3, [pc, #280]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c166:	7adb      	ldrb	r3, [r3, #11]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d006      	beq.n	800c17a <TempCollect_Operate+0xde>
		{
			kTemperatureData.eState = TempCollect_ProcessData;
 800c16c:	4b44      	ldr	r3, [pc, #272]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c16e:	2203      	movs	r2, #3
 800c170:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u8TimeoutCounter = 0;
 800c172:	4b43      	ldr	r3, [pc, #268]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c174:	2200      	movs	r2, #0
 800c176:	771a      	strb	r2, [r3, #28]
		else
		{
			kTemperatureData.u8TimeoutCounter++;
			//todo: implement a timeout comm reset function
		}
		break;
 800c178:	e080      	b.n	800c27c <TempCollect_Operate+0x1e0>
			kTemperatureData.u8TimeoutCounter++;
 800c17a:	4b41      	ldr	r3, [pc, #260]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c17c:	7f1b      	ldrb	r3, [r3, #28]
 800c17e:	3301      	adds	r3, #1
 800c180:	b2da      	uxtb	r2, r3
 800c182:	4b3f      	ldr	r3, [pc, #252]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c184:	771a      	strb	r2, [r3, #28]
		break;
 800c186:	e079      	b.n	800c27c <TempCollect_Operate+0x1e0>
	case(TempCollect_ProcessData):
		if( !kTemperatureData.bReadFinished[0] )
 800c188:	4b3d      	ldr	r3, [pc, #244]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c18a:	7a1b      	ldrb	r3, [r3, #8]
 800c18c:	f083 0301 	eor.w	r3, r3, #1
 800c190:	b2db      	uxtb	r3, r3
 800c192:	2b00      	cmp	r3, #0
 800c194:	d017      	beq.n	800c1c6 <TempCollect_Operate+0x12a>
		{
			kTemperatureData.fConvertedTemperature[0] = MCP9808_DecodeTemperature(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800c196:	4b3a      	ldr	r3, [pc, #232]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c198:	8a9b      	ldrh	r3, [r3, #20]
 800c19a:	461a      	mov	r2, r3
 800c19c:	4613      	mov	r3, r2
 800c19e:	005b      	lsls	r3, r3, #1
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	4a37      	ldr	r2, [pc, #220]	; (800c284 <TempCollect_Operate+0x1e8>)
 800c1a6:	4413      	add	r3, r2
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f7f4 ff93 	bl	80010d4 <MCP9808_DecodeTemperature>
 800c1ae:	eef0 7a40 	vmov.f32	s15, s0
 800c1b2:	4b33      	ldr	r3, [pc, #204]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1b4:	edc3 7a03 	vstr	s15, [r3, #12]
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[0]);
 800c1b8:	4b31      	ldr	r3, [pc, #196]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1ba:	edd3 7a03 	vldr	s15, [r3, #12]
 800c1be:	eeb0 0a67 	vmov.f32	s0, s15
 800c1c2:	f7ff fe0d 	bl	800bde0 <DataHandler_StoreMeasurement>
		}
		if( !kTemperatureData.bReadFinished[1] )
 800c1c6:	4b2e      	ldr	r3, [pc, #184]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1c8:	7a5b      	ldrb	r3, [r3, #9]
 800c1ca:	f083 0301 	eor.w	r3, r3, #1
 800c1ce:	b2db      	uxtb	r3, r3
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d017      	beq.n	800c204 <TempCollect_Operate+0x168>
		{
			kTemperatureData.fConvertedTemperature[1] = MCP9808_DecodeTemperature(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800c1d4:	4b2a      	ldr	r3, [pc, #168]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1d6:	8adb      	ldrh	r3, [r3, #22]
 800c1d8:	461a      	mov	r2, r3
 800c1da:	4613      	mov	r3, r2
 800c1dc:	005b      	lsls	r3, r3, #1
 800c1de:	4413      	add	r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	4a29      	ldr	r2, [pc, #164]	; (800c288 <TempCollect_Operate+0x1ec>)
 800c1e4:	4413      	add	r3, r2
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f7f4 ff74 	bl	80010d4 <MCP9808_DecodeTemperature>
 800c1ec:	eef0 7a40 	vmov.f32	s15, s0
 800c1f0:	4b23      	ldr	r3, [pc, #140]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1f2:	edc3 7a04 	vstr	s15, [r3, #16]
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[1]);
 800c1f6:	4b22      	ldr	r3, [pc, #136]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c1f8:	edd3 7a04 	vldr	s15, [r3, #16]
 800c1fc:	eeb0 0a67 	vmov.f32	s0, s15
 800c200:	f7ff fdee 	bl	800bde0 <DataHandler_StoreMeasurement>
		}

		kTemperatureData.eState = TempCollect_ArmNewReading;
 800c204:	4b1e      	ldr	r3, [pc, #120]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c206:	2204      	movs	r2, #4
 800c208:	71da      	strb	r2, [r3, #7]
		break;
 800c20a:	e037      	b.n	800c27c <TempCollect_Operate+0x1e0>

	case(TempCollect_ArmNewReading):
		kTemperatureData.u16ArrayASensorIndex++;
 800c20c:	4b1c      	ldr	r3, [pc, #112]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c20e:	8a9b      	ldrh	r3, [r3, #20]
 800c210:	3301      	adds	r3, #1
 800c212:	b29a      	uxth	r2, r3
 800c214:	4b1a      	ldr	r3, [pc, #104]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c216:	829a      	strh	r2, [r3, #20]

		if( kTemperatureData.u16ArrayASensorIndex >= MCP9808_I2CA_DeviceCount)
 800c218:	4b19      	ldr	r3, [pc, #100]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c21a:	8a9b      	ldrh	r3, [r3, #20]
 800c21c:	2b04      	cmp	r3, #4
 800c21e:	d902      	bls.n	800c226 <TempCollect_Operate+0x18a>
		{
			kTemperatureData.bReadFinished[0] = true;
 800c220:	4b17      	ldr	r3, [pc, #92]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c222:	2201      	movs	r2, #1
 800c224:	721a      	strb	r2, [r3, #8]
		}

		kTemperatureData.u16ArrayBSensorIndex++;
 800c226:	4b16      	ldr	r3, [pc, #88]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c228:	8adb      	ldrh	r3, [r3, #22]
 800c22a:	3301      	adds	r3, #1
 800c22c:	b29a      	uxth	r2, r3
 800c22e:	4b14      	ldr	r3, [pc, #80]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c230:	82da      	strh	r2, [r3, #22]

		if( kTemperatureData.u16ArrayBSensorIndex >= MCP9808_I2CB_DeviceCount)
 800c232:	4b13      	ldr	r3, [pc, #76]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c234:	8adb      	ldrh	r3, [r3, #22]
 800c236:	2b04      	cmp	r3, #4
 800c238:	d902      	bls.n	800c240 <TempCollect_Operate+0x1a4>
		{
			kTemperatureData.bReadFinished[1] = true;
 800c23a:	4b11      	ldr	r3, [pc, #68]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c23c:	2201      	movs	r2, #1
 800c23e:	725a      	strb	r2, [r3, #9]
		}

		if ( kTemperatureData.bReadFinished[0] && kTemperatureData.bReadFinished[1] )
 800c240:	4b0f      	ldr	r3, [pc, #60]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c242:	7a1b      	ldrb	r3, [r3, #8]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d00f      	beq.n	800c268 <TempCollect_Operate+0x1cc>
 800c248:	4b0d      	ldr	r3, [pc, #52]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c24a:	7a5b      	ldrb	r3, [r3, #9]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d00b      	beq.n	800c268 <TempCollect_Operate+0x1cc>
		{
			kTemperatureData.eState = TempCollect_Initialized;
 800c250:	4b0b      	ldr	r3, [pc, #44]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c252:	2201      	movs	r2, #1
 800c254:	71da      	strb	r2, [r3, #7]

			/*
			 * Open new measurement at the end of current session
			 */
			DataHandler_OpenNewMeasurement(kTemperatureData.u32MeasurementCounter++);
 800c256:	4b0a      	ldr	r3, [pc, #40]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c258:	699b      	ldr	r3, [r3, #24]
 800c25a:	1c5a      	adds	r2, r3, #1
 800c25c:	4908      	ldr	r1, [pc, #32]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c25e:	618a      	str	r2, [r1, #24]
 800c260:	4618      	mov	r0, r3
 800c262:	f7ff fd29 	bl	800bcb8 <DataHandler_OpenNewMeasurement>
		}
		else
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
		}
		break;
 800c266:	e009      	b.n	800c27c <TempCollect_Operate+0x1e0>
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800c268:	4b05      	ldr	r3, [pc, #20]	; (800c280 <TempCollect_Operate+0x1e4>)
 800c26a:	2202      	movs	r2, #2
 800c26c:	71da      	strb	r2, [r3, #7]
		break;
 800c26e:	e005      	b.n	800c27c <TempCollect_Operate+0x1e0>
	default:
		AssertError(AppError_TempCollectDefaultState); // Incorrect entry
 800c270:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800c274:	f7ff fc88 	bl	800bb88 <AssertError>
	break;
 800c278:	e000      	b.n	800c27c <TempCollect_Operate+0x1e0>
		break;
 800c27a:	bf00      	nop
	}
}
 800c27c:	bf00      	nop
 800c27e:	bd80      	pop	{r7, pc}
 800c280:	200007b8 	.word	0x200007b8
 800c284:	20000a2c 	.word	0x20000a2c
 800c288:	20000a68 	.word	0x20000a68

0800c28c <TempCollect_Initialize>:

void TempCollect_Initialize()
{
 800c28c:	b480      	push	{r7}
 800c28e:	af00      	add	r7, sp, #0
	kTemperatureData.eState = TempCollect_Initialized;
 800c290:	4b05      	ldr	r3, [pc, #20]	; (800c2a8 <TempCollect_Initialize+0x1c>)
 800c292:	2201      	movs	r2, #1
 800c294:	71da      	strb	r2, [r3, #7]
	kTemperatureData.bEnabledFlag = true;
 800c296:	4b04      	ldr	r3, [pc, #16]	; (800c2a8 <TempCollect_Initialize+0x1c>)
 800c298:	2201      	movs	r2, #1
 800c29a:	715a      	strb	r2, [r3, #5]
	}
	if(MCP9808_I2CB_DeviceCount == 0)
	{
		kTemperatureData.bStateReady[1] = true;
	}
}
 800c29c:	bf00      	nop
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	200007b8 	.word	0x200007b8

0800c2ac <TempCollect_ScheduleMeasurement>:
void TempCollect_RetrieveResult(TemperatureData_t *sTemperatureData);

/* Interrupt callback functions */

void TempCollect_ScheduleMeasurement()
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	af00      	add	r7, sp, #0
	ToggleLED_D();
 800c2b0:	f7f4 fe40 	bl	8000f34 <ToggleLED_D>
	if(kTemperatureData.bScheduleMeasurement)
 800c2b4:	4b06      	ldr	r3, [pc, #24]	; (800c2d0 <TempCollect_ScheduleMeasurement+0x24>)
 800c2b6:	799b      	ldrb	r3, [r3, #6]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d004      	beq.n	800c2c6 <TempCollect_ScheduleMeasurement+0x1a>
	{
		AssertError(AppError_TempCollectRequestOverlap); // Overlap of requests;
 800c2bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c2c0:	f7ff fc62 	bl	800bb88 <AssertError>
	}
	else
	{
		kTemperatureData.bScheduleMeasurement = true;
	}
}
 800c2c4:	e002      	b.n	800c2cc <TempCollect_ScheduleMeasurement+0x20>
		kTemperatureData.bScheduleMeasurement = true;
 800c2c6:	4b02      	ldr	r3, [pc, #8]	; (800c2d0 <TempCollect_ScheduleMeasurement+0x24>)
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	719a      	strb	r2, [r3, #6]
}
 800c2cc:	bf00      	nop
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	200007b8 	.word	0x200007b8

0800c2d4 <TempCollect_I2CA_Done>:

void TempCollect_I2CA_Done()
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[0] = true;
 800c2d8:	4b03      	ldr	r3, [pc, #12]	; (800c2e8 <TempCollect_I2CA_Done+0x14>)
 800c2da:	2201      	movs	r2, #1
 800c2dc:	729a      	strb	r2, [r3, #10]
}
 800c2de:	bf00      	nop
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e6:	4770      	bx	lr
 800c2e8:	200007b8 	.word	0x200007b8

0800c2ec <TempCollect_I2CB_Done>:
void TempCollect_I2CB_Done()
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[1] = true;
 800c2f0:	4b03      	ldr	r3, [pc, #12]	; (800c300 <TempCollect_I2CB_Done+0x14>)
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	72da      	strb	r2, [r3, #11]
}
 800c2f6:	bf00      	nop
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr
 800c300:	200007b8 	.word	0x200007b8

0800c304 <CommManager_Initialize>:
}CommunicationData_t;

static CommunicationData_t kCommData;

void CommManager_Initialize()
{
 800c304:	b580      	push	{r7, lr}
 800c306:	af00      	add	r7, sp, #0
	kCommData.bInitialized = true;
 800c308:	4b03      	ldr	r3, [pc, #12]	; (800c318 <CommManager_Initialize+0x14>)
 800c30a:	2201      	movs	r2, #1
 800c30c:	701a      	strb	r2, [r3, #0]
	CommManager_FlushFrame();
 800c30e:	f000 f917 	bl	800c540 <CommManager_FlushFrame>
}
 800c312:	bf00      	nop
 800c314:	bd80      	pop	{r7, pc}
 800c316:	bf00      	nop
 800c318:	200007d8 	.word	0x200007d8

0800c31c <CommManager_Operate>:
void CommManager_Operate()
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
	bool bResult;
	float * pfPointer;
	float fValue;

	if(kCommData.bInitialized)
 800c322:	4b64      	ldr	r3, [pc, #400]	; (800c4b4 <CommManager_Operate+0x198>)
 800c324:	781b      	ldrb	r3, [r3, #0]
 800c326:	2b00      	cmp	r3, #0
 800c328:	f000 80ba 	beq.w	800c4a0 <CommManager_Operate+0x184>
	{

		switch (kCommData.eState)
 800c32c:	4b61      	ldr	r3, [pc, #388]	; (800c4b4 <CommManager_Operate+0x198>)
 800c32e:	7a1b      	ldrb	r3, [r3, #8]
 800c330:	2b07      	cmp	r3, #7
 800c332:	f200 80b7 	bhi.w	800c4a4 <CommManager_Operate+0x188>
 800c336:	a201      	add	r2, pc, #4	; (adr r2, 800c33c <CommManager_Operate+0x20>)
 800c338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c33c:	0800c35d 	.word	0x0800c35d
 800c340:	0800c4a5 	.word	0x0800c4a5
 800c344:	0800c365 	.word	0x0800c365
 800c348:	0800c381 	.word	0x0800c381
 800c34c:	0800c3b7 	.word	0x0800c3b7
 800c350:	0800c3d3 	.word	0x0800c3d3
 800c354:	0800c4a5 	.word	0x0800c4a5
 800c358:	0800c487 	.word	0x0800c487
		{
		case Comm_Initialized:

			kCommData.eState = Comm_Idle;
 800c35c:	4b55      	ldr	r3, [pc, #340]	; (800c4b4 <CommManager_Operate+0x198>)
 800c35e:	2201      	movs	r2, #1
 800c360:	721a      	strb	r2, [r3, #8]
			break;
 800c362:	e0a2      	b.n	800c4aa <CommManager_Operate+0x18e>

			//Wait for new Arm_Transmission call
			break;
		case Comm_OpenTransmission:

			kCommData.u8Frame[0] = dOpeningByte;
 800c364:	4b53      	ldr	r3, [pc, #332]	; (800c4b4 <CommManager_Operate+0x198>)
 800c366:	220a      	movs	r2, #10
 800c368:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800c36a:	4b52      	ldr	r3, [pc, #328]	; (800c4b4 <CommManager_Operate+0x198>)
 800c36c:	2201      	movs	r2, #1
 800c36e:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c370:	4b50      	ldr	r3, [pc, #320]	; (800c4b4 <CommManager_Operate+0x198>)
 800c372:	7a1a      	ldrb	r2, [r3, #8]
 800c374:	4b4f      	ldr	r3, [pc, #316]	; (800c4b4 <CommManager_Operate+0x198>)
 800c376:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c378:	4b4e      	ldr	r3, [pc, #312]	; (800c4b4 <CommManager_Operate+0x198>)
 800c37a:	2205      	movs	r2, #5
 800c37c:	721a      	strb	r2, [r3, #8]
			break;
 800c37e:	e094      	b.n	800c4aa <CommManager_Operate+0x18e>
		case Comm_AssembleFrame:

			pfPointer = kCommData.pkMemoryPointer->fDataPointer;
 800c380:	4b4c      	ldr	r3, [pc, #304]	; (800c4b4 <CommManager_Operate+0x198>)
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	60bb      	str	r3, [r7, #8]
			fValue = pfPointer[kCommData.u16ReadoutPointer];
 800c388:	4b4a      	ldr	r3, [pc, #296]	; (800c4b4 <CommManager_Operate+0x198>)
 800c38a:	895b      	ldrh	r3, [r3, #10]
 800c38c:	009b      	lsls	r3, r3, #2
 800c38e:	68ba      	ldr	r2, [r7, #8]
 800c390:	4413      	add	r3, r2
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	607b      	str	r3, [r7, #4]
			FrameAssembler_ConvertFloatToCharArray(kCommData.u8Frame, fValue);
 800c396:	ed97 0a01 	vldr	s0, [r7, #4]
 800c39a:	4847      	ldr	r0, [pc, #284]	; (800c4b8 <CommManager_Operate+0x19c>)
 800c39c:	f000 f8ea 	bl	800c574 <FrameAssembler_ConvertFloatToCharArray>
			kCommData.u8CurrentFrameLength = 10;
 800c3a0:	4b44      	ldr	r3, [pc, #272]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3a2:	220a      	movs	r2, #10
 800c3a4:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c3a6:	4b43      	ldr	r3, [pc, #268]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3a8:	7a1a      	ldrb	r2, [r3, #8]
 800c3aa:	4b42      	ldr	r3, [pc, #264]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3ac:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c3ae:	4b41      	ldr	r3, [pc, #260]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3b0:	2205      	movs	r2, #5
 800c3b2:	721a      	strb	r2, [r3, #8]
			break;
 800c3b4:	e079      	b.n	800c4aa <CommManager_Operate+0x18e>
		case Comm_CloseTransmission:

			kCommData.u8Frame[0] = dClosingByte;
 800c3b6:	4b3f      	ldr	r3, [pc, #252]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3b8:	220d      	movs	r2, #13
 800c3ba:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800c3bc:	4b3d      	ldr	r3, [pc, #244]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3be:	2201      	movs	r2, #1
 800c3c0:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800c3c2:	4b3c      	ldr	r3, [pc, #240]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3c4:	7a1a      	ldrb	r2, [r3, #8]
 800c3c6:	4b3b      	ldr	r3, [pc, #236]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3c8:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800c3ca:	4b3a      	ldr	r3, [pc, #232]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3cc:	2205      	movs	r2, #5
 800c3ce:	721a      	strb	r2, [r3, #8]
			break;
 800c3d0:	e06b      	b.n	800c4aa <CommManager_Operate+0x18e>
		case Comm_Transmit:

			bResult = USB_TransmitData(kCommData.u8Frame, kCommData.u8CurrentFrameLength);
 800c3d2:	4b38      	ldr	r3, [pc, #224]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3d4:	7d9b      	ldrb	r3, [r3, #22]
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	4837      	ldr	r0, [pc, #220]	; (800c4b8 <CommManager_Operate+0x19c>)
 800c3da:	f000 f8f3 	bl	800c5c4 <USB_TransmitData>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	73fb      	strb	r3, [r7, #15]
			if( !bResult )
 800c3e2:	7bfb      	ldrb	r3, [r7, #15]
 800c3e4:	f083 0301 	eor.w	r3, r3, #1
 800c3e8:	b2db      	uxtb	r3, r3
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d039      	beq.n	800c462 <CommManager_Operate+0x146>
			{
				kCommData.u8TrialsCounter = 0;
 800c3ee:	4b31      	ldr	r3, [pc, #196]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	75da      	strb	r2, [r3, #23]
				if ( kCommData.ePreviousState == Comm_AssembleFrame )
 800c3f4:	4b2f      	ldr	r3, [pc, #188]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3f6:	7a5b      	ldrb	r3, [r3, #9]
 800c3f8:	2b03      	cmp	r3, #3
 800c3fa:	d113      	bne.n	800c424 <CommManager_Operate+0x108>
				{
					kCommData.u16ReadoutPointer++;
 800c3fc:	4b2d      	ldr	r3, [pc, #180]	; (800c4b4 <CommManager_Operate+0x198>)
 800c3fe:	895b      	ldrh	r3, [r3, #10]
 800c400:	3301      	adds	r3, #1
 800c402:	b29a      	uxth	r2, r3
 800c404:	4b2b      	ldr	r3, [pc, #172]	; (800c4b4 <CommManager_Operate+0x198>)
 800c406:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800c408:	4b2a      	ldr	r3, [pc, #168]	; (800c4b4 <CommManager_Operate+0x198>)
 800c40a:	2203      	movs	r2, #3
 800c40c:	721a      	strb	r2, [r3, #8]
					if( kCommData.u16ReadoutPointer >= dMemoryWidth)
 800c40e:	4b29      	ldr	r3, [pc, #164]	; (800c4b4 <CommManager_Operate+0x198>)
 800c410:	895b      	ldrh	r3, [r3, #10]
 800c412:	2b0f      	cmp	r3, #15
 800c414:	d948      	bls.n	800c4a8 <CommManager_Operate+0x18c>
					{
						kCommData.eState = Comm_CloseTransmission;
 800c416:	4b27      	ldr	r3, [pc, #156]	; (800c4b4 <CommManager_Operate+0x198>)
 800c418:	2204      	movs	r2, #4
 800c41a:	721a      	strb	r2, [r3, #8]
						kCommData.u16ReadoutPointer = 0;
 800c41c:	4b25      	ldr	r3, [pc, #148]	; (800c4b4 <CommManager_Operate+0x198>)
 800c41e:	2200      	movs	r2, #0
 800c420:	815a      	strh	r2, [r3, #10]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
				{
					kCommData.eState = Comm_Abort;
				}
			}
			break;
 800c422:	e041      	b.n	800c4a8 <CommManager_Operate+0x18c>
				else if( kCommData.ePreviousState == Comm_CloseTransmission)
 800c424:	4b23      	ldr	r3, [pc, #140]	; (800c4b4 <CommManager_Operate+0x198>)
 800c426:	7a5b      	ldrb	r3, [r3, #9]
 800c428:	2b04      	cmp	r3, #4
 800c42a:	d107      	bne.n	800c43c <CommManager_Operate+0x120>
					kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSent;
 800c42c:	4b21      	ldr	r3, [pc, #132]	; (800c4b4 <CommManager_Operate+0x198>)
 800c42e:	685b      	ldr	r3, [r3, #4]
 800c430:	2202      	movs	r2, #2
 800c432:	711a      	strb	r2, [r3, #4]
					kCommData.eState = Comm_Idle;
 800c434:	4b1f      	ldr	r3, [pc, #124]	; (800c4b4 <CommManager_Operate+0x198>)
 800c436:	2201      	movs	r2, #1
 800c438:	721a      	strb	r2, [r3, #8]
			break;
 800c43a:	e035      	b.n	800c4a8 <CommManager_Operate+0x18c>
				else if ( kCommData.ePreviousState == Comm_OpenTransmission )
 800c43c:	4b1d      	ldr	r3, [pc, #116]	; (800c4b4 <CommManager_Operate+0x198>)
 800c43e:	7a5b      	ldrb	r3, [r3, #9]
 800c440:	2b02      	cmp	r3, #2
 800c442:	d106      	bne.n	800c452 <CommManager_Operate+0x136>
					kCommData.u16ReadoutPointer = 0;
 800c444:	4b1b      	ldr	r3, [pc, #108]	; (800c4b4 <CommManager_Operate+0x198>)
 800c446:	2200      	movs	r2, #0
 800c448:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800c44a:	4b1a      	ldr	r3, [pc, #104]	; (800c4b4 <CommManager_Operate+0x198>)
 800c44c:	2203      	movs	r2, #3
 800c44e:	721a      	strb	r2, [r3, #8]
			break;
 800c450:	e02a      	b.n	800c4a8 <CommManager_Operate+0x18c>
					AssertError(AppError_TransmissionLogicBroken);
 800c452:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800c456:	f7ff fb97 	bl	800bb88 <AssertError>
					kCommData.eState = Comm_Abort;
 800c45a:	4b16      	ldr	r3, [pc, #88]	; (800c4b4 <CommManager_Operate+0x198>)
 800c45c:	2207      	movs	r2, #7
 800c45e:	721a      	strb	r2, [r3, #8]
			break;
 800c460:	e022      	b.n	800c4a8 <CommManager_Operate+0x18c>
				kCommData.eState = kCommData.ePreviousState;
 800c462:	4b14      	ldr	r3, [pc, #80]	; (800c4b4 <CommManager_Operate+0x198>)
 800c464:	7a5a      	ldrb	r2, [r3, #9]
 800c466:	4b13      	ldr	r3, [pc, #76]	; (800c4b4 <CommManager_Operate+0x198>)
 800c468:	721a      	strb	r2, [r3, #8]
				kCommData.u8TrialsCounter++;
 800c46a:	4b12      	ldr	r3, [pc, #72]	; (800c4b4 <CommManager_Operate+0x198>)
 800c46c:	7ddb      	ldrb	r3, [r3, #23]
 800c46e:	3301      	adds	r3, #1
 800c470:	b2da      	uxtb	r2, r3
 800c472:	4b10      	ldr	r3, [pc, #64]	; (800c4b4 <CommManager_Operate+0x198>)
 800c474:	75da      	strb	r2, [r3, #23]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
 800c476:	4b0f      	ldr	r3, [pc, #60]	; (800c4b4 <CommManager_Operate+0x198>)
 800c478:	7ddb      	ldrb	r3, [r3, #23]
 800c47a:	2b03      	cmp	r3, #3
 800c47c:	d914      	bls.n	800c4a8 <CommManager_Operate+0x18c>
					kCommData.eState = Comm_Abort;
 800c47e:	4b0d      	ldr	r3, [pc, #52]	; (800c4b4 <CommManager_Operate+0x198>)
 800c480:	2207      	movs	r2, #7
 800c482:	721a      	strb	r2, [r3, #8]
			break;
 800c484:	e010      	b.n	800c4a8 <CommManager_Operate+0x18c>
		case Comm_Receiving:

			break;
		case Comm_Abort:

			kCommData.eState = Comm_Idle;
 800c486:	4b0b      	ldr	r3, [pc, #44]	; (800c4b4 <CommManager_Operate+0x198>)
 800c488:	2201      	movs	r2, #1
 800c48a:	721a      	strb	r2, [r3, #8]

			kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800c48c:	4b09      	ldr	r3, [pc, #36]	; (800c4b4 <CommManager_Operate+0x198>)
 800c48e:	685b      	ldr	r3, [r3, #4]
 800c490:	2203      	movs	r2, #3
 800c492:	711a      	strb	r2, [r3, #4]
			kCommData.u16ReadoutPointer = 0;
 800c494:	4b07      	ldr	r3, [pc, #28]	; (800c4b4 <CommManager_Operate+0x198>)
 800c496:	2200      	movs	r2, #0
 800c498:	815a      	strh	r2, [r3, #10]
			CommManager_FlushFrame();
 800c49a:	f000 f851 	bl	800c540 <CommManager_FlushFrame>
			break;
 800c49e:	e004      	b.n	800c4aa <CommManager_Operate+0x18e>
		default:

			break;
		}
	}
 800c4a0:	bf00      	nop
 800c4a2:	e002      	b.n	800c4aa <CommManager_Operate+0x18e>
			break;
 800c4a4:	bf00      	nop
 800c4a6:	e000      	b.n	800c4aa <CommManager_Operate+0x18e>
			break;
 800c4a8:	bf00      	nop
}
 800c4aa:	bf00      	nop
 800c4ac:	3710      	adds	r7, #16
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}
 800c4b2:	bf00      	nop
 800c4b4:	200007d8 	.word	0x200007d8
 800c4b8:	200007e4 	.word	0x200007e4

0800c4bc <CommManager_SetUSBConnectionState>:

void CommManager_SetUSBConnectionState( USBState_t eState )
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	71fb      	strb	r3, [r7, #7]
	//todo: Add periodic change of the VSENSE pin
	if( eState == USB_Connected)
 800c4c6:	79fb      	ldrb	r3, [r7, #7]
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d106      	bne.n	800c4da <CommManager_SetUSBConnectionState+0x1e>
	{
		kCommData.bUSBConnected = true;
 800c4cc:	4b09      	ldr	r3, [pc, #36]	; (800c4f4 <CommManager_SetUSBConnectionState+0x38>)
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	761a      	strb	r2, [r3, #24]
		OperateLED_C(eLED_On);
 800c4d2:	2000      	movs	r0, #0
 800c4d4:	f7f4 fd08 	bl	8000ee8 <OperateLED_C>
	{
		kCommData.bUSBConnected = false;
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
		OperateLED_C(eLED_Off);
	}
}
 800c4d8:	e008      	b.n	800c4ec <CommManager_SetUSBConnectionState+0x30>
		kCommData.bUSBConnected = false;
 800c4da:	4b06      	ldr	r3, [pc, #24]	; (800c4f4 <CommManager_SetUSBConnectionState+0x38>)
 800c4dc:	2200      	movs	r2, #0
 800c4de:	761a      	strb	r2, [r3, #24]
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
 800c4e0:	4b04      	ldr	r3, [pc, #16]	; (800c4f4 <CommManager_SetUSBConnectionState+0x38>)
 800c4e2:	2207      	movs	r2, #7
 800c4e4:	721a      	strb	r2, [r3, #8]
		OperateLED_C(eLED_Off);
 800c4e6:	2001      	movs	r0, #1
 800c4e8:	f7f4 fcfe 	bl	8000ee8 <OperateLED_C>
}
 800c4ec:	bf00      	nop
 800c4ee:	3708      	adds	r7, #8
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}
 800c4f4:	200007d8 	.word	0x200007d8

0800c4f8 <ComManager_ArmTransmission>:

void ComManager_ArmTransmission()
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	af00      	add	r7, sp, #0
	DataHandler_AccessMemoryInterchange(&kCommData.pkMemoryPointer);
 800c4fc:	480e      	ldr	r0, [pc, #56]	; (800c538 <ComManager_ArmTransmission+0x40>)
 800c4fe:	f7ff fd13 	bl	800bf28 <DataHandler_AccessMemoryInterchange>

	if( kCommData.bUSBConnected)
 800c502:	4b0e      	ldr	r3, [pc, #56]	; (800c53c <ComManager_ArmTransmission+0x44>)
 800c504:	7e1b      	ldrb	r3, [r3, #24]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d00f      	beq.n	800c52a <ComManager_ArmTransmission+0x32>
	{
		if(kCommData.eState == Comm_Idle)
 800c50a:	4b0c      	ldr	r3, [pc, #48]	; (800c53c <ComManager_ArmTransmission+0x44>)
 800c50c:	7a1b      	ldrb	r3, [r3, #8]
 800c50e:	2b01      	cmp	r3, #1
 800c510:	d106      	bne.n	800c520 <ComManager_ArmTransmission+0x28>
		{
			kCommData.eState = Comm_OpenTransmission;
 800c512:	4b0a      	ldr	r3, [pc, #40]	; (800c53c <ComManager_ArmTransmission+0x44>)
 800c514:	2202      	movs	r2, #2
 800c516:	721a      	strb	r2, [r3, #8]
			kCommData.u16ReadoutPointer = 0;
 800c518:	4b08      	ldr	r3, [pc, #32]	; (800c53c <ComManager_ArmTransmission+0x44>)
 800c51a:	2200      	movs	r2, #0
 800c51c:	815a      	strh	r2, [r3, #10]
	else
	{
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
	}

}
 800c51e:	e008      	b.n	800c532 <ComManager_ArmTransmission+0x3a>
			AssertError(AppError_TransmissionOverlap);
 800c520:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800c524:	f7ff fb30 	bl	800bb88 <AssertError>
}
 800c528:	e003      	b.n	800c532 <ComManager_ArmTransmission+0x3a>
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800c52a:	4b04      	ldr	r3, [pc, #16]	; (800c53c <ComManager_ArmTransmission+0x44>)
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	2203      	movs	r2, #3
 800c530:	711a      	strb	r2, [r3, #4]
}
 800c532:	bf00      	nop
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	200007dc 	.word	0x200007dc
 800c53c:	200007d8 	.word	0x200007d8

0800c540 <CommManager_FlushFrame>:

/* Internal functions */

void CommManager_FlushFrame()
{
 800c540:	b480      	push	{r7}
 800c542:	b083      	sub	sp, #12
 800c544:	af00      	add	r7, sp, #0
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800c546:	2300      	movs	r3, #0
 800c548:	71fb      	strb	r3, [r7, #7]
 800c54a:	e007      	b.n	800c55c <CommManager_FlushFrame+0x1c>
	{
		kCommData.u8Frame[u8Idx] = 0;
 800c54c:	79fb      	ldrb	r3, [r7, #7]
 800c54e:	4a08      	ldr	r2, [pc, #32]	; (800c570 <CommManager_FlushFrame+0x30>)
 800c550:	4413      	add	r3, r2
 800c552:	2200      	movs	r2, #0
 800c554:	731a      	strb	r2, [r3, #12]
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800c556:	79fb      	ldrb	r3, [r7, #7]
 800c558:	3301      	adds	r3, #1
 800c55a:	71fb      	strb	r3, [r7, #7]
 800c55c:	79fb      	ldrb	r3, [r7, #7]
 800c55e:	2b09      	cmp	r3, #9
 800c560:	d9f4      	bls.n	800c54c <CommManager_FlushFrame+0xc>
	}
}
 800c562:	bf00      	nop
 800c564:	bf00      	nop
 800c566:	370c      	adds	r7, #12
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr
 800c570:	200007d8 	.word	0x200007d8

0800c574 <FrameAssembler_ConvertFloatToCharArray>:

#include "FrameAssembler.h"
#include <stdio.h>

void FrameAssembler_ConvertFloatToCharArray(uint8_t *pResultArray, float fNumber)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b082      	sub	sp, #8
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
 800c57c:	ed87 0a00 	vstr	s0, [r7]
	sprintf((char*)pResultArray,"%+8.4f \t",fNumber);
 800c580:	6838      	ldr	r0, [r7, #0]
 800c582:	f7f3 ffe9 	bl	8000558 <__aeabi_f2d>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	4904      	ldr	r1, [pc, #16]	; (800c59c <FrameAssembler_ConvertFloatToCharArray+0x28>)
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f002 f87f 	bl	800e690 <siprintf>
}
 800c592:	bf00      	nop
 800c594:	3708      	adds	r7, #8
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	08010ba0 	.word	0x08010ba0

0800c5a0 <USB_InitalizeTransmitterLogic>:
//static uint8_t Buf[] = "Test/r/n";

void ConvertDataToBytes(float *Dataset);

void USB_InitalizeTransmitterLogic(ADC_HandleTypeDef *phADCHandle)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.phADCHandle = phADCHandle;
 800c5a8:	4a05      	ldr	r2, [pc, #20]	; (800c5c0 <USB_InitalizeTransmitterLogic+0x20>)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6093      	str	r3, [r2, #8]
	kUSBTransmitterData.bInitialized = true;
 800c5ae:	4b04      	ldr	r3, [pc, #16]	; (800c5c0 <USB_InitalizeTransmitterLogic+0x20>)
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	701a      	strb	r2, [r3, #0]
}
 800c5b4:	bf00      	nop
 800c5b6:	370c      	adds	r7, #12
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr
 800c5c0:	200007f4 	.word	0x200007f4

0800c5c4 <USB_TransmitData>:

bool USB_TransmitData(uint8_t *Dataset, uint8_t u8Length)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	70fb      	strb	r3, [r7, #3]
	bool bResult = true;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	73fb      	strb	r3, [r7, #15]

	if(kUSBTransmitterData.bInitialized)
 800c5d4:	4b0a      	ldr	r3, [pc, #40]	; (800c600 <USB_TransmitData+0x3c>)
 800c5d6:	781b      	ldrb	r3, [r3, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d00b      	beq.n	800c5f4 <USB_TransmitData+0x30>
	{
	/*
	 * result = true means that a fault occurred
	 */
	bResult = CDC_Transmit_FS(Dataset,  u8Length);
 800c5dc:	78fb      	ldrb	r3, [r7, #3]
 800c5de:	b29b      	uxth	r3, r3
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 ff42 	bl	800d46c <CDC_Transmit_FS>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	bf14      	ite	ne
 800c5ee:	2301      	movne	r3, #1
 800c5f0:	2300      	moveq	r3, #0
 800c5f2:	73fb      	strb	r3, [r7, #15]
	}
	return bResult;
 800c5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	200007f4 	.word	0x200007f4

0800c604 <USB_CheckForUSBConnection>:

void USB_CheckForUSBConnection()
{
 800c604:	b580      	push	{r7, lr}
 800c606:	af00      	add	r7, sp, #0
	if( kUSBTransmitterData.bInitialized )
 800c608:	4b1e      	ldr	r3, [pc, #120]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d037      	beq.n	800c680 <USB_CheckForUSBConnection+0x7c>
	{
		if( !kUSBTransmitterData.bCheckStarted )
 800c610:	4b1c      	ldr	r3, [pc, #112]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c612:	785b      	ldrb	r3, [r3, #1]
 800c614:	f083 0301 	eor.w	r3, r3, #1
 800c618:	b2db      	uxtb	r3, r3
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d007      	beq.n	800c62e <USB_CheckForUSBConnection+0x2a>
		{
			HAL_ADC_Start_IT(kUSBTransmitterData.phADCHandle);
 800c61e:	4b19      	ldr	r3, [pc, #100]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c620:	689b      	ldr	r3, [r3, #8]
 800c622:	4618      	mov	r0, r3
 800c624:	f7f4 fe7e 	bl	8001324 <HAL_ADC_Start_IT>
			kUSBTransmitterData.bCheckStarted = true;
 800c628:	4b16      	ldr	r3, [pc, #88]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c62a:	2201      	movs	r2, #1
 800c62c:	705a      	strb	r2, [r3, #1]
		}

		if( kUSBTransmitterData.bNewMeasurement )
 800c62e:	4b15      	ldr	r3, [pc, #84]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c630:	789b      	ldrb	r3, [r3, #2]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d024      	beq.n	800c680 <USB_CheckForUSBConnection+0x7c>
		{
			kUSBTransmitterData.bNewMeasurement = false;
 800c636:	4b13      	ldr	r3, [pc, #76]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c638:	2200      	movs	r2, #0
 800c63a:	709a      	strb	r2, [r3, #2]
			if( (kUSBTransmitterData.u32MeasuredVbus < dLowThreshold) && kUSBTransmitterData.bConnected )
 800c63c:	4b11      	ldr	r3, [pc, #68]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c63e:	889b      	ldrh	r3, [r3, #4]
 800c640:	f640 429a 	movw	r2, #3226	; 0xc9a
 800c644:	4293      	cmp	r3, r2
 800c646:	d809      	bhi.n	800c65c <USB_CheckForUSBConnection+0x58>
 800c648:	4b0e      	ldr	r3, [pc, #56]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c64a:	78db      	ldrb	r3, [r3, #3]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d005      	beq.n	800c65c <USB_CheckForUSBConnection+0x58>
			{
				kUSBTransmitterData.bConnected = false;
 800c650:	4b0c      	ldr	r3, [pc, #48]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c652:	2200      	movs	r2, #0
 800c654:	70da      	strb	r2, [r3, #3]
				CallForUSBDisonnection();
 800c656:	f7ff fd19 	bl	800c08c <CallForUSBDisonnection>
				CallForUSBConnection();
			}
		}
	}

}
 800c65a:	e011      	b.n	800c680 <USB_CheckForUSBConnection+0x7c>
			else if ( (kUSBTransmitterData.u32MeasuredVbus > dHighThreshold) && !kUSBTransmitterData.bConnected )
 800c65c:	4b09      	ldr	r3, [pc, #36]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c65e:	889b      	ldrh	r3, [r3, #4]
 800c660:	f640 5217 	movw	r2, #3351	; 0xd17
 800c664:	4293      	cmp	r3, r2
 800c666:	d90b      	bls.n	800c680 <USB_CheckForUSBConnection+0x7c>
 800c668:	4b06      	ldr	r3, [pc, #24]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c66a:	78db      	ldrb	r3, [r3, #3]
 800c66c:	f083 0301 	eor.w	r3, r3, #1
 800c670:	b2db      	uxtb	r3, r3
 800c672:	2b00      	cmp	r3, #0
 800c674:	d004      	beq.n	800c680 <USB_CheckForUSBConnection+0x7c>
				kUSBTransmitterData.bConnected = true;
 800c676:	4b03      	ldr	r3, [pc, #12]	; (800c684 <USB_CheckForUSBConnection+0x80>)
 800c678:	2201      	movs	r2, #1
 800c67a:	70da      	strb	r2, [r3, #3]
				CallForUSBConnection();
 800c67c:	f7ff fcff 	bl	800c07e <CallForUSBConnection>
}
 800c680:	bf00      	nop
 800c682:	bd80      	pop	{r7, pc}
 800c684:	200007f4 	.word	0x200007f4

0800c688 <USB_SignalizeVBUSMeasurementReady>:

void USB_SignalizeVBUSMeasurementReady(uint32_t u32Result)
{
 800c688:	b480      	push	{r7}
 800c68a:	b083      	sub	sp, #12
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.bNewMeasurement = true;
 800c690:	4b07      	ldr	r3, [pc, #28]	; (800c6b0 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800c692:	2201      	movs	r2, #1
 800c694:	709a      	strb	r2, [r3, #2]
	kUSBTransmitterData.u32MeasuredVbus = u32Result;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	b29a      	uxth	r2, r3
 800c69a:	4b05      	ldr	r3, [pc, #20]	; (800c6b0 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800c69c:	809a      	strh	r2, [r3, #4]
	kUSBTransmitterData.bCheckStarted = false;
 800c69e:	4b04      	ldr	r3, [pc, #16]	; (800c6b0 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	705a      	strb	r2, [r3, #1]
}
 800c6a4:	bf00      	nop
 800c6a6:	370c      	adds	r7, #12
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr
 800c6b0:	200007f4 	.word	0x200007f4

0800c6b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c6b8:	f7f4 fd5a 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c6bc:	f000 f83c 	bl	800c738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c6c0:	f000 fa68 	bl	800cb94 <MX_GPIO_Init>
  MX_DMA_Init();
 800c6c4:	f000 fa46 	bl	800cb54 <MX_DMA_Init>
  MX_RTC_Init();
 800c6c8:	f000 f950 	bl	800c96c <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800c6cc:	f000 f974 	bl	800c9b8 <MX_SDIO_SD_Init>
  MX_I2C1_Init();
 800c6d0:	f000 f8f0 	bl	800c8b4 <MX_I2C1_Init>
  MX_I2C2_Init();
 800c6d4:	f000 f91c 	bl	800c910 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800c6d8:	f000 fa12 	bl	800cb00 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800c6dc:	f000 fe08 	bl	800d2f0 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800c6e0:	f000 f99a 	bl	800ca18 <MX_TIM2_Init>
  MX_ADC1_Init();
 800c6e4:	f000 f894 	bl	800c810 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  SensorArray_Init(&hi2c1, &hi2c2);
 800c6e8:	490e      	ldr	r1, [pc, #56]	; (800c724 <main+0x70>)
 800c6ea:	480f      	ldr	r0, [pc, #60]	; (800c728 <main+0x74>)
 800c6ec:	f7f4 fc72 	bl	8000fd4 <SensorArray_Init>
  USB_InitalizeTransmitterLogic(&hadc1);
 800c6f0:	480e      	ldr	r0, [pc, #56]	; (800c72c <main+0x78>)
 800c6f2:	f7ff ff55 	bl	800c5a0 <USB_InitalizeTransmitterLogic>

  HAL_TIM_Base_Start_IT(&htim2);
 800c6f6:	480e      	ldr	r0, [pc, #56]	; (800c730 <main+0x7c>)
 800c6f8:	f7fa fc0e 	bl	8006f18 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, SET);
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	2101      	movs	r1, #1
 800c700:	480c      	ldr	r0, [pc, #48]	; (800c734 <main+0x80>)
 800c702:	f7f6 f839 	bl	8002778 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, SET);
 800c706:	2201      	movs	r2, #1
 800c708:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c70c:	4809      	ldr	r0, [pc, #36]	; (800c734 <main+0x80>)
 800c70e:	f7f6 f833 	bl	8002778 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, SET);
 800c712:	2201      	movs	r2, #1
 800c714:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c718:	4806      	ldr	r0, [pc, #24]	; (800c734 <main+0x80>)
 800c71a:	f7f6 f82d 	bl	8002778 <HAL_GPIO_WritePin>

  while (1)
  {
	  ApplicationPerform();
 800c71e:	f7ff f8f5 	bl	800b90c <ApplicationPerform>
 800c722:	e7fc      	b.n	800c71e <main+0x6a>
 800c724:	20000b5c 	.word	0x20000b5c
 800c728:	20000b08 	.word	0x20000b08
 800c72c:	20000bb0 	.word	0x20000bb0
 800c730:	20000ce0 	.word	0x20000ce0
 800c734:	40020800 	.word	0x40020800

0800c738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b094      	sub	sp, #80	; 0x50
 800c73c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c73e:	f107 0320 	add.w	r3, r7, #32
 800c742:	2230      	movs	r2, #48	; 0x30
 800c744:	2100      	movs	r1, #0
 800c746:	4618      	mov	r0, r3
 800c748:	f001 fb30 	bl	800ddac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c74c:	f107 030c 	add.w	r3, r7, #12
 800c750:	2200      	movs	r2, #0
 800c752:	601a      	str	r2, [r3, #0]
 800c754:	605a      	str	r2, [r3, #4]
 800c756:	609a      	str	r2, [r3, #8]
 800c758:	60da      	str	r2, [r3, #12]
 800c75a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800c75c:	2300      	movs	r3, #0
 800c75e:	60bb      	str	r3, [r7, #8]
 800c760:	4b29      	ldr	r3, [pc, #164]	; (800c808 <SystemClock_Config+0xd0>)
 800c762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c764:	4a28      	ldr	r2, [pc, #160]	; (800c808 <SystemClock_Config+0xd0>)
 800c766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c76a:	6413      	str	r3, [r2, #64]	; 0x40
 800c76c:	4b26      	ldr	r3, [pc, #152]	; (800c808 <SystemClock_Config+0xd0>)
 800c76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c774:	60bb      	str	r3, [r7, #8]
 800c776:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c778:	2300      	movs	r3, #0
 800c77a:	607b      	str	r3, [r7, #4]
 800c77c:	4b23      	ldr	r3, [pc, #140]	; (800c80c <SystemClock_Config+0xd4>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4a22      	ldr	r2, [pc, #136]	; (800c80c <SystemClock_Config+0xd4>)
 800c782:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c786:	6013      	str	r3, [r2, #0]
 800c788:	4b20      	ldr	r3, [pc, #128]	; (800c80c <SystemClock_Config+0xd4>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c790:	607b      	str	r3, [r7, #4]
 800c792:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800c794:	2305      	movs	r3, #5
 800c796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c798:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c79c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800c79e:	2301      	movs	r3, #1
 800c7a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c7a2:	2302      	movs	r3, #2
 800c7a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c7a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c7aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800c7ac:	230c      	movs	r3, #12
 800c7ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800c7b0:	2348      	movs	r3, #72	; 0x48
 800c7b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c7b4:	2302      	movs	r3, #2
 800c7b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800c7b8:	2303      	movs	r3, #3
 800c7ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c7bc:	f107 0320 	add.w	r3, r7, #32
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7f8 ff67 	bl	8005694 <HAL_RCC_OscConfig>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d001      	beq.n	800c7d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800c7cc:	f000 fa6e 	bl	800ccac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c7d0:	230f      	movs	r3, #15
 800c7d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c7d4:	2302      	movs	r3, #2
 800c7d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800c7dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c7e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800c7e6:	f107 030c 	add.w	r3, r7, #12
 800c7ea:	2102      	movs	r1, #2
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7f9 f9c7 	bl	8005b80 <HAL_RCC_ClockConfig>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d001      	beq.n	800c7fc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800c7f8:	f000 fa58 	bl	800ccac <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800c7fc:	f7f9 faa6 	bl	8005d4c <HAL_RCC_EnableCSS>
}
 800c800:	bf00      	nop
 800c802:	3750      	adds	r7, #80	; 0x50
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}
 800c808:	40023800 	.word	0x40023800
 800c80c:	40007000 	.word	0x40007000

0800c810 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b084      	sub	sp, #16
 800c814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800c816:	463b      	mov	r3, r7
 800c818:	2200      	movs	r2, #0
 800c81a:	601a      	str	r2, [r3, #0]
 800c81c:	605a      	str	r2, [r3, #4]
 800c81e:	609a      	str	r2, [r3, #8]
 800c820:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800c822:	4b21      	ldr	r3, [pc, #132]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c824:	4a21      	ldr	r2, [pc, #132]	; (800c8ac <MX_ADC1_Init+0x9c>)
 800c826:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800c828:	4b1f      	ldr	r3, [pc, #124]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c82e:	4b1e      	ldr	r3, [pc, #120]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c830:	2200      	movs	r2, #0
 800c832:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800c834:	4b1c      	ldr	r3, [pc, #112]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c836:	2200      	movs	r2, #0
 800c838:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800c83a:	4b1b      	ldr	r3, [pc, #108]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c83c:	2200      	movs	r2, #0
 800c83e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c840:	4b19      	ldr	r3, [pc, #100]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c842:	2200      	movs	r2, #0
 800c844:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c848:	4b17      	ldr	r3, [pc, #92]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c84a:	2200      	movs	r2, #0
 800c84c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c84e:	4b16      	ldr	r3, [pc, #88]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c850:	4a17      	ldr	r2, [pc, #92]	; (800c8b0 <MX_ADC1_Init+0xa0>)
 800c852:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c854:	4b14      	ldr	r3, [pc, #80]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c856:	2200      	movs	r2, #0
 800c858:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800c85a:	4b13      	ldr	r3, [pc, #76]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c85c:	2201      	movs	r2, #1
 800c85e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800c860:	4b11      	ldr	r3, [pc, #68]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c862:	2200      	movs	r2, #0
 800c864:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c868:	4b0f      	ldr	r3, [pc, #60]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c86a:	2201      	movs	r2, #1
 800c86c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c86e:	480e      	ldr	r0, [pc, #56]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c870:	f7f4 fd14 	bl	800129c <HAL_ADC_Init>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d001      	beq.n	800c87e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800c87a:	f000 fa17 	bl	800ccac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800c87e:	2308      	movs	r3, #8
 800c880:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800c882:	2301      	movs	r3, #1
 800c884:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800c886:	2300      	movs	r3, #0
 800c888:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c88a:	463b      	mov	r3, r7
 800c88c:	4619      	mov	r1, r3
 800c88e:	4806      	ldr	r0, [pc, #24]	; (800c8a8 <MX_ADC1_Init+0x98>)
 800c890:	f7f4 ff72 	bl	8001778 <HAL_ADC_ConfigChannel>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	d001      	beq.n	800c89e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800c89a:	f000 fa07 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800c89e:	bf00      	nop
 800c8a0:	3710      	adds	r7, #16
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	20000bb0 	.word	0x20000bb0
 800c8ac:	40012000 	.word	0x40012000
 800c8b0:	0f000001 	.word	0x0f000001

0800c8b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800c8b8:	4b13      	ldr	r3, [pc, #76]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8ba:	4a14      	ldr	r2, [pc, #80]	; (800c90c <MX_I2C1_Init+0x58>)
 800c8bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 25000;
 800c8be:	4b12      	ldr	r3, [pc, #72]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8c0:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800c8c4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800c8c6:	4b10      	ldr	r3, [pc, #64]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800c8cc:	4b0e      	ldr	r3, [pc, #56]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c8d2:	4b0d      	ldr	r3, [pc, #52]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c8d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c8da:	4b0b      	ldr	r3, [pc, #44]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8dc:	2200      	movs	r2, #0
 800c8de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800c8e0:	4b09      	ldr	r3, [pc, #36]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c8e6:	4b08      	ldr	r3, [pc, #32]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c8ec:	4b06      	ldr	r3, [pc, #24]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800c8f2:	4805      	ldr	r0, [pc, #20]	; (800c908 <MX_I2C1_Init+0x54>)
 800c8f4:	f7f5 ff98 	bl	8002828 <HAL_I2C_Init>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d001      	beq.n	800c902 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800c8fe:	f000 f9d5 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800c902:	bf00      	nop
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	20000b08 	.word	0x20000b08
 800c90c:	40005400 	.word	0x40005400

0800c910 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800c914:	4b13      	ldr	r3, [pc, #76]	; (800c964 <MX_I2C2_Init+0x54>)
 800c916:	4a14      	ldr	r2, [pc, #80]	; (800c968 <MX_I2C2_Init+0x58>)
 800c918:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 25000;
 800c91a:	4b12      	ldr	r3, [pc, #72]	; (800c964 <MX_I2C2_Init+0x54>)
 800c91c:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800c920:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800c922:	4b10      	ldr	r3, [pc, #64]	; (800c964 <MX_I2C2_Init+0x54>)
 800c924:	2200      	movs	r2, #0
 800c926:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800c928:	4b0e      	ldr	r3, [pc, #56]	; (800c964 <MX_I2C2_Init+0x54>)
 800c92a:	2200      	movs	r2, #0
 800c92c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c92e:	4b0d      	ldr	r3, [pc, #52]	; (800c964 <MX_I2C2_Init+0x54>)
 800c930:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c934:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c936:	4b0b      	ldr	r3, [pc, #44]	; (800c964 <MX_I2C2_Init+0x54>)
 800c938:	2200      	movs	r2, #0
 800c93a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800c93c:	4b09      	ldr	r3, [pc, #36]	; (800c964 <MX_I2C2_Init+0x54>)
 800c93e:	2200      	movs	r2, #0
 800c940:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c942:	4b08      	ldr	r3, [pc, #32]	; (800c964 <MX_I2C2_Init+0x54>)
 800c944:	2200      	movs	r2, #0
 800c946:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c948:	4b06      	ldr	r3, [pc, #24]	; (800c964 <MX_I2C2_Init+0x54>)
 800c94a:	2200      	movs	r2, #0
 800c94c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800c94e:	4805      	ldr	r0, [pc, #20]	; (800c964 <MX_I2C2_Init+0x54>)
 800c950:	f7f5 ff6a 	bl	8002828 <HAL_I2C_Init>
 800c954:	4603      	mov	r3, r0
 800c956:	2b00      	cmp	r3, #0
 800c958:	d001      	beq.n	800c95e <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 800c95a:	f000 f9a7 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800c95e:	bf00      	nop
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20000b5c 	.word	0x20000b5c
 800c968:	40005800 	.word	0x40005800

0800c96c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800c970:	4b0f      	ldr	r3, [pc, #60]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c972:	4a10      	ldr	r2, [pc, #64]	; (800c9b4 <MX_RTC_Init+0x48>)
 800c974:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800c976:	4b0e      	ldr	r3, [pc, #56]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c978:	2200      	movs	r2, #0
 800c97a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800c97c:	4b0c      	ldr	r3, [pc, #48]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c97e:	227f      	movs	r2, #127	; 0x7f
 800c980:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800c982:	4b0b      	ldr	r3, [pc, #44]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c984:	22ff      	movs	r2, #255	; 0xff
 800c986:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800c988:	4b09      	ldr	r3, [pc, #36]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c98a:	2200      	movs	r2, #0
 800c98c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800c98e:	4b08      	ldr	r3, [pc, #32]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c990:	2200      	movs	r2, #0
 800c992:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800c994:	4b06      	ldr	r3, [pc, #24]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c996:	2200      	movs	r2, #0
 800c998:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800c99a:	4805      	ldr	r0, [pc, #20]	; (800c9b0 <MX_RTC_Init+0x44>)
 800c99c:	f7f9 fbd8 	bl	8006150 <HAL_RTC_Init>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d001      	beq.n	800c9aa <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800c9a6:	f000 f981 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800c9aa:	bf00      	nop
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	20000c3c 	.word	0x20000c3c
 800c9b4:	40002800 	.word	0x40002800

0800c9b8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800c9bc:	4b14      	ldr	r3, [pc, #80]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9be:	4a15      	ldr	r2, [pc, #84]	; (800ca14 <MX_SDIO_SD_Init+0x5c>)
 800c9c0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800c9c2:	4b13      	ldr	r3, [pc, #76]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800c9c8:	4b11      	ldr	r3, [pc, #68]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800c9ce:	4b10      	ldr	r3, [pc, #64]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800c9d4:	4b0e      	ldr	r3, [pc, #56]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800c9da:	4b0d      	ldr	r3, [pc, #52]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9dc:	2200      	movs	r2, #0
 800c9de:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800c9e0:	4b0b      	ldr	r3, [pc, #44]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 800c9e6:	480a      	ldr	r0, [pc, #40]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9e8:	f7f9 fc97 	bl	800631a <HAL_SD_Init>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d001      	beq.n	800c9f6 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 800c9f2:	f000 f95b 	bl	800ccac <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c9f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c9fa:	4805      	ldr	r0, [pc, #20]	; (800ca10 <MX_SDIO_SD_Init+0x58>)
 800c9fc:	f7f9 fee0 	bl	80067c0 <HAL_SD_ConfigWideBusOperation>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d001      	beq.n	800ca0a <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 800ca06:	f000 f951 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800ca0a:	bf00      	nop
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	20000c5c 	.word	0x20000c5c
 800ca14:	40012c00 	.word	0x40012c00

0800ca18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b08e      	sub	sp, #56	; 0x38
 800ca1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ca1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ca22:	2200      	movs	r2, #0
 800ca24:	601a      	str	r2, [r3, #0]
 800ca26:	605a      	str	r2, [r3, #4]
 800ca28:	609a      	str	r2, [r3, #8]
 800ca2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ca2c:	f107 0320 	add.w	r3, r7, #32
 800ca30:	2200      	movs	r2, #0
 800ca32:	601a      	str	r2, [r3, #0]
 800ca34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ca36:	1d3b      	adds	r3, r7, #4
 800ca38:	2200      	movs	r2, #0
 800ca3a:	601a      	str	r2, [r3, #0]
 800ca3c:	605a      	str	r2, [r3, #4]
 800ca3e:	609a      	str	r2, [r3, #8]
 800ca40:	60da      	str	r2, [r3, #12]
 800ca42:	611a      	str	r2, [r3, #16]
 800ca44:	615a      	str	r2, [r3, #20]
 800ca46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800ca48:	4b2b      	ldr	r3, [pc, #172]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800ca50:	4b29      	ldr	r3, [pc, #164]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca52:	2248      	movs	r2, #72	; 0x48
 800ca54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ca56:	4b28      	ldr	r3, [pc, #160]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca58:	2200      	movs	r2, #0
 800ca5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250000;
 800ca5c:	4b26      	ldr	r3, [pc, #152]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca5e:	4a27      	ldr	r2, [pc, #156]	; (800cafc <MX_TIM2_Init+0xe4>)
 800ca60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ca62:	4b25      	ldr	r3, [pc, #148]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca64:	2200      	movs	r2, #0
 800ca66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800ca68:	4b23      	ldr	r3, [pc, #140]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca6a:	2280      	movs	r2, #128	; 0x80
 800ca6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800ca6e:	4822      	ldr	r0, [pc, #136]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca70:	f7fa fa03 	bl	8006e7a <HAL_TIM_Base_Init>
 800ca74:	4603      	mov	r3, r0
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d001      	beq.n	800ca7e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800ca7a:	f000 f917 	bl	800ccac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ca7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca82:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800ca84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ca88:	4619      	mov	r1, r3
 800ca8a:	481b      	ldr	r0, [pc, #108]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca8c:	f7fa fc64 	bl	8007358 <HAL_TIM_ConfigClockSource>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d001      	beq.n	800ca9a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800ca96:	f000 f909 	bl	800ccac <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800ca9a:	4817      	ldr	r0, [pc, #92]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800ca9c:	f7fa fa9e 	bl	8006fdc <HAL_TIM_OC_Init>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d001      	beq.n	800caaa <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800caa6:	f000 f901 	bl	800ccac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800caaa:	2300      	movs	r3, #0
 800caac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800caae:	2300      	movs	r3, #0
 800cab0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800cab2:	f107 0320 	add.w	r3, r7, #32
 800cab6:	4619      	mov	r1, r3
 800cab8:	480f      	ldr	r0, [pc, #60]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800caba:	f7fa ffed 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 800cabe:	4603      	mov	r3, r0
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d001      	beq.n	800cac8 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800cac4:	f000 f8f2 	bl	800ccac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800cac8:	2300      	movs	r3, #0
 800caca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cacc:	2300      	movs	r3, #0
 800cace:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cad0:	2300      	movs	r3, #0
 800cad2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cad4:	2300      	movs	r3, #0
 800cad6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800cad8:	1d3b      	adds	r3, r7, #4
 800cada:	2200      	movs	r2, #0
 800cadc:	4619      	mov	r1, r3
 800cade:	4806      	ldr	r0, [pc, #24]	; (800caf8 <MX_TIM2_Init+0xe0>)
 800cae0:	f7fa fbde 	bl	80072a0 <HAL_TIM_OC_ConfigChannel>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d001      	beq.n	800caee <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800caea:	f000 f8df 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800caee:	bf00      	nop
 800caf0:	3738      	adds	r7, #56	; 0x38
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
 800caf6:	bf00      	nop
 800caf8:	20000ce0 	.word	0x20000ce0
 800cafc:	0003d090 	.word	0x0003d090

0800cb00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800cb04:	4b11      	ldr	r3, [pc, #68]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb06:	4a12      	ldr	r2, [pc, #72]	; (800cb50 <MX_USART1_UART_Init+0x50>)
 800cb08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800cb0a:	4b10      	ldr	r3, [pc, #64]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800cb10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800cb12:	4b0e      	ldr	r3, [pc, #56]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb14:	2200      	movs	r2, #0
 800cb16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800cb18:	4b0c      	ldr	r3, [pc, #48]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800cb1e:	4b0b      	ldr	r3, [pc, #44]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb20:	2200      	movs	r2, #0
 800cb22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800cb24:	4b09      	ldr	r3, [pc, #36]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb26:	220c      	movs	r2, #12
 800cb28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cb2a:	4b08      	ldr	r3, [pc, #32]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800cb30:	4b06      	ldr	r3, [pc, #24]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb32:	2200      	movs	r2, #0
 800cb34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800cb36:	4805      	ldr	r0, [pc, #20]	; (800cb4c <MX_USART1_UART_Init+0x4c>)
 800cb38:	f7fb f830 	bl	8007b9c <HAL_UART_Init>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d001      	beq.n	800cb46 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800cb42:	f000 f8b3 	bl	800ccac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800cb46:	bf00      	nop
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	bf00      	nop
 800cb4c:	20000bf8 	.word	0x20000bf8
 800cb50:	40011000 	.word	0x40011000

0800cb54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b082      	sub	sp, #8
 800cb58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	607b      	str	r3, [r7, #4]
 800cb5e:	4b0c      	ldr	r3, [pc, #48]	; (800cb90 <MX_DMA_Init+0x3c>)
 800cb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb62:	4a0b      	ldr	r2, [pc, #44]	; (800cb90 <MX_DMA_Init+0x3c>)
 800cb64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cb68:	6313      	str	r3, [r2, #48]	; 0x30
 800cb6a:	4b09      	ldr	r3, [pc, #36]	; (800cb90 <MX_DMA_Init+0x3c>)
 800cb6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cb72:	607b      	str	r3, [r7, #4]
 800cb74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800cb76:	2200      	movs	r2, #0
 800cb78:	2100      	movs	r1, #0
 800cb7a:	200c      	movs	r0, #12
 800cb7c:	f7f5 f90f 	bl	8001d9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800cb80:	200c      	movs	r0, #12
 800cb82:	f7f5 f928 	bl	8001dd6 <HAL_NVIC_EnableIRQ>

}
 800cb86:	bf00      	nop
 800cb88:	3708      	adds	r7, #8
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	40023800 	.word	0x40023800

0800cb94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b08a      	sub	sp, #40	; 0x28
 800cb98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb9a:	f107 0314 	add.w	r3, r7, #20
 800cb9e:	2200      	movs	r2, #0
 800cba0:	601a      	str	r2, [r3, #0]
 800cba2:	605a      	str	r2, [r3, #4]
 800cba4:	609a      	str	r2, [r3, #8]
 800cba6:	60da      	str	r2, [r3, #12]
 800cba8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cbaa:	2300      	movs	r3, #0
 800cbac:	613b      	str	r3, [r7, #16]
 800cbae:	4b3c      	ldr	r3, [pc, #240]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb2:	4a3b      	ldr	r2, [pc, #236]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbb4:	f043 0304 	orr.w	r3, r3, #4
 800cbb8:	6313      	str	r3, [r2, #48]	; 0x30
 800cbba:	4b39      	ldr	r3, [pc, #228]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbbe:	f003 0304 	and.w	r3, r3, #4
 800cbc2:	613b      	str	r3, [r7, #16]
 800cbc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	60fb      	str	r3, [r7, #12]
 800cbca:	4b35      	ldr	r3, [pc, #212]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbce:	4a34      	ldr	r2, [pc, #208]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cbd4:	6313      	str	r3, [r2, #48]	; 0x30
 800cbd6:	4b32      	ldr	r3, [pc, #200]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbde:	60fb      	str	r3, [r7, #12]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	60bb      	str	r3, [r7, #8]
 800cbe6:	4b2e      	ldr	r3, [pc, #184]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbea:	4a2d      	ldr	r2, [pc, #180]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbec:	f043 0301 	orr.w	r3, r3, #1
 800cbf0:	6313      	str	r3, [r2, #48]	; 0x30
 800cbf2:	4b2b      	ldr	r3, [pc, #172]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cbf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbf6:	f003 0301 	and.w	r3, r3, #1
 800cbfa:	60bb      	str	r3, [r7, #8]
 800cbfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cbfe:	2300      	movs	r3, #0
 800cc00:	607b      	str	r3, [r7, #4]
 800cc02:	4b27      	ldr	r3, [pc, #156]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cc04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc06:	4a26      	ldr	r2, [pc, #152]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cc08:	f043 0302 	orr.w	r3, r3, #2
 800cc0c:	6313      	str	r3, [r2, #48]	; 0x30
 800cc0e:	4b24      	ldr	r3, [pc, #144]	; (800cca0 <MX_GPIO_Init+0x10c>)
 800cc10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc12:	f003 0302 	and.w	r3, r3, #2
 800cc16:	607b      	str	r3, [r7, #4]
 800cc18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	f243 010f 	movw	r1, #12303	; 0x300f
 800cc20:	4820      	ldr	r0, [pc, #128]	; (800cca4 <MX_GPIO_Init+0x110>)
 800cc22:	f7f5 fda9 	bl	8002778 <HAL_GPIO_WritePin>
                          |LED3_Pin|I2C1_VDD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_0_Pin|PIN_1_Pin|PIN_2_Pin, GPIO_PIN_RESET);
 800cc26:	2200      	movs	r2, #0
 800cc28:	2107      	movs	r1, #7
 800cc2a:	481f      	ldr	r0, [pc, #124]	; (800cca8 <MX_GPIO_Init+0x114>)
 800cc2c:	f7f5 fda4 	bl	8002778 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C2_VDD_Pin LED0_Pin LED1_Pin LED2_Pin
                           LED3_Pin I2C1_VDD_Pin */
  GPIO_InitStruct.Pin = I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800cc30:	f243 030f 	movw	r3, #12303	; 0x300f
 800cc34:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|I2C1_VDD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cc36:	2301      	movs	r3, #1
 800cc38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc3e:	2300      	movs	r3, #0
 800cc40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cc42:	f107 0314 	add.w	r3, r7, #20
 800cc46:	4619      	mov	r1, r3
 800cc48:	4816      	ldr	r0, [pc, #88]	; (800cca4 <MX_GPIO_Init+0x110>)
 800cc4a:	f7f5 fbf9 	bl	8002440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_0_Pin PIN_1_Pin PIN_2_Pin */
  GPIO_InitStruct.Pin = PIN_0_Pin|PIN_1_Pin|PIN_2_Pin;
 800cc4e:	2307      	movs	r3, #7
 800cc50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cc52:	2301      	movs	r3, #1
 800cc54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc56:	2300      	movs	r3, #0
 800cc58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc5e:	f107 0314 	add.w	r3, r7, #20
 800cc62:	4619      	mov	r1, r3
 800cc64:	4810      	ldr	r0, [pc, #64]	; (800cca8 <MX_GPIO_Init+0x114>)
 800cc66:	f7f5 fbeb 	bl	8002440 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VSENSE_Pin */
  GPIO_InitStruct.Pin = USB_VSENSE_Pin;
 800cc6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cc6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800cc70:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800cc74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc76:	2300      	movs	r3, #0
 800cc78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_VSENSE_GPIO_Port, &GPIO_InitStruct);
 800cc7a:	f107 0314 	add.w	r3, r7, #20
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4809      	ldr	r0, [pc, #36]	; (800cca8 <MX_GPIO_Init+0x114>)
 800cc82:	f7f5 fbdd 	bl	8002440 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800cc86:	2200      	movs	r2, #0
 800cc88:	2100      	movs	r1, #0
 800cc8a:	2017      	movs	r0, #23
 800cc8c:	f7f5 f887 	bl	8001d9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800cc90:	2017      	movs	r0, #23
 800cc92:	f7f5 f8a0 	bl	8001dd6 <HAL_NVIC_EnableIRQ>

}
 800cc96:	bf00      	nop
 800cc98:	3728      	adds	r7, #40	; 0x28
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd80      	pop	{r7, pc}
 800cc9e:	bf00      	nop
 800cca0:	40023800 	.word	0x40023800
 800cca4:	40020800 	.word	0x40020800
 800cca8:	40020000 	.word	0x40020000

0800ccac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ccac:	b480      	push	{r7}
 800ccae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800ccb0:	b672      	cpsid	i
}
 800ccb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ccb4:	e7fe      	b.n	800ccb4 <Error_Handler+0x8>
	...

0800ccb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ccb8:	b480      	push	{r7}
 800ccba:	b083      	sub	sp, #12
 800ccbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	607b      	str	r3, [r7, #4]
 800ccc2:	4b10      	ldr	r3, [pc, #64]	; (800cd04 <HAL_MspInit+0x4c>)
 800ccc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccc6:	4a0f      	ldr	r2, [pc, #60]	; (800cd04 <HAL_MspInit+0x4c>)
 800ccc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cccc:	6453      	str	r3, [r2, #68]	; 0x44
 800ccce:	4b0d      	ldr	r3, [pc, #52]	; (800cd04 <HAL_MspInit+0x4c>)
 800ccd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ccd6:	607b      	str	r3, [r7, #4]
 800ccd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ccda:	2300      	movs	r3, #0
 800ccdc:	603b      	str	r3, [r7, #0]
 800ccde:	4b09      	ldr	r3, [pc, #36]	; (800cd04 <HAL_MspInit+0x4c>)
 800cce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cce2:	4a08      	ldr	r2, [pc, #32]	; (800cd04 <HAL_MspInit+0x4c>)
 800cce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cce8:	6413      	str	r3, [r2, #64]	; 0x40
 800ccea:	4b06      	ldr	r3, [pc, #24]	; (800cd04 <HAL_MspInit+0x4c>)
 800ccec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ccf2:	603b      	str	r3, [r7, #0]
 800ccf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ccf6:	bf00      	nop
 800ccf8:	370c      	adds	r7, #12
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	40023800 	.word	0x40023800

0800cd08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b08a      	sub	sp, #40	; 0x28
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cd10:	f107 0314 	add.w	r3, r7, #20
 800cd14:	2200      	movs	r2, #0
 800cd16:	601a      	str	r2, [r3, #0]
 800cd18:	605a      	str	r2, [r3, #4]
 800cd1a:	609a      	str	r2, [r3, #8]
 800cd1c:	60da      	str	r2, [r3, #12]
 800cd1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	4a1b      	ldr	r2, [pc, #108]	; (800cd94 <HAL_ADC_MspInit+0x8c>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d12f      	bne.n	800cd8a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	613b      	str	r3, [r7, #16]
 800cd2e:	4b1a      	ldr	r3, [pc, #104]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd32:	4a19      	ldr	r2, [pc, #100]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd38:	6453      	str	r3, [r2, #68]	; 0x44
 800cd3a:	4b17      	ldr	r3, [pc, #92]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd42:	613b      	str	r3, [r7, #16]
 800cd44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cd46:	2300      	movs	r3, #0
 800cd48:	60fb      	str	r3, [r7, #12]
 800cd4a:	4b13      	ldr	r3, [pc, #76]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd4e:	4a12      	ldr	r2, [pc, #72]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd50:	f043 0302 	orr.w	r3, r3, #2
 800cd54:	6313      	str	r3, [r2, #48]	; 0x30
 800cd56:	4b10      	ldr	r3, [pc, #64]	; (800cd98 <HAL_ADC_MspInit+0x90>)
 800cd58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd5a:	f003 0302 	and.w	r3, r3, #2
 800cd5e:	60fb      	str	r3, [r7, #12]
 800cd60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800cd62:	2301      	movs	r3, #1
 800cd64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cd66:	2303      	movs	r3, #3
 800cd68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cd6e:	f107 0314 	add.w	r3, r7, #20
 800cd72:	4619      	mov	r1, r3
 800cd74:	4809      	ldr	r0, [pc, #36]	; (800cd9c <HAL_ADC_MspInit+0x94>)
 800cd76:	f7f5 fb63 	bl	8002440 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	2100      	movs	r1, #0
 800cd7e:	2012      	movs	r0, #18
 800cd80:	f7f5 f80d 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800cd84:	2012      	movs	r0, #18
 800cd86:	f7f5 f826 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800cd8a:	bf00      	nop
 800cd8c:	3728      	adds	r7, #40	; 0x28
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}
 800cd92:	bf00      	nop
 800cd94:	40012000 	.word	0x40012000
 800cd98:	40023800 	.word	0x40023800
 800cd9c:	40020400 	.word	0x40020400

0800cda0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b08c      	sub	sp, #48	; 0x30
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cda8:	f107 031c 	add.w	r3, r7, #28
 800cdac:	2200      	movs	r2, #0
 800cdae:	601a      	str	r2, [r3, #0]
 800cdb0:	605a      	str	r2, [r3, #4]
 800cdb2:	609a      	str	r2, [r3, #8]
 800cdb4:	60da      	str	r2, [r3, #12]
 800cdb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a59      	ldr	r2, [pc, #356]	; (800cf24 <HAL_I2C_MspInit+0x184>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d162      	bne.n	800ce88 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	61bb      	str	r3, [r7, #24]
 800cdc6:	4b58      	ldr	r3, [pc, #352]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cdc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdca:	4a57      	ldr	r2, [pc, #348]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cdcc:	f043 0302 	orr.w	r3, r3, #2
 800cdd0:	6313      	str	r3, [r2, #48]	; 0x30
 800cdd2:	4b55      	ldr	r3, [pc, #340]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cdd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdd6:	f003 0302 	and.w	r3, r3, #2
 800cdda:	61bb      	str	r3, [r7, #24]
 800cddc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cdde:	23c0      	movs	r3, #192	; 0xc0
 800cde0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800cde2:	2312      	movs	r3, #18
 800cde4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cde6:	2301      	movs	r3, #1
 800cde8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cdea:	2303      	movs	r3, #3
 800cdec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800cdee:	2304      	movs	r3, #4
 800cdf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cdf2:	f107 031c 	add.w	r3, r7, #28
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	484c      	ldr	r0, [pc, #304]	; (800cf2c <HAL_I2C_MspInit+0x18c>)
 800cdfa:	f7f5 fb21 	bl	8002440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800cdfe:	2300      	movs	r3, #0
 800ce00:	617b      	str	r3, [r7, #20]
 800ce02:	4b49      	ldr	r3, [pc, #292]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800ce04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce06:	4a48      	ldr	r2, [pc, #288]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800ce08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce0c:	6413      	str	r3, [r2, #64]	; 0x40
 800ce0e:	4b46      	ldr	r3, [pc, #280]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800ce10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ce16:	617b      	str	r3, [r7, #20]
 800ce18:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800ce1a:	4b45      	ldr	r3, [pc, #276]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce1c:	4a45      	ldr	r2, [pc, #276]	; (800cf34 <HAL_I2C_MspInit+0x194>)
 800ce1e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800ce20:	4b43      	ldr	r3, [pc, #268]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce22:	2200      	movs	r2, #0
 800ce24:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ce26:	4b42      	ldr	r3, [pc, #264]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce28:	2240      	movs	r2, #64	; 0x40
 800ce2a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ce2c:	4b40      	ldr	r3, [pc, #256]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce2e:	2200      	movs	r2, #0
 800ce30:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ce32:	4b3f      	ldr	r3, [pc, #252]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ce38:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ce3a:	4b3d      	ldr	r3, [pc, #244]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ce40:	4b3b      	ldr	r3, [pc, #236]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce42:	2200      	movs	r2, #0
 800ce44:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800ce46:	4b3a      	ldr	r3, [pc, #232]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce48:	2200      	movs	r2, #0
 800ce4a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ce4c:	4b38      	ldr	r3, [pc, #224]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ce52:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ce54:	4b36      	ldr	r3, [pc, #216]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce56:	2200      	movs	r2, #0
 800ce58:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800ce5a:	4835      	ldr	r0, [pc, #212]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce5c:	f7f4 ffd6 	bl	8001e0c <HAL_DMA_Init>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d001      	beq.n	800ce6a <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800ce66:	f7ff ff21 	bl	800ccac <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	4a30      	ldr	r2, [pc, #192]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce6e:	635a      	str	r2, [r3, #52]	; 0x34
 800ce70:	4a2f      	ldr	r2, [pc, #188]	; (800cf30 <HAL_I2C_MspInit+0x190>)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800ce76:	2200      	movs	r2, #0
 800ce78:	2100      	movs	r1, #0
 800ce7a:	201f      	movs	r0, #31
 800ce7c:	f7f4 ff8f 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800ce80:	201f      	movs	r0, #31
 800ce82:	f7f4 ffa8 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800ce86:	e049      	b.n	800cf1c <HAL_I2C_MspInit+0x17c>
  else if(hi2c->Instance==I2C2)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	4a2a      	ldr	r2, [pc, #168]	; (800cf38 <HAL_I2C_MspInit+0x198>)
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	d144      	bne.n	800cf1c <HAL_I2C_MspInit+0x17c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ce92:	2300      	movs	r3, #0
 800ce94:	613b      	str	r3, [r7, #16]
 800ce96:	4b24      	ldr	r3, [pc, #144]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800ce98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce9a:	4a23      	ldr	r2, [pc, #140]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800ce9c:	f043 0302 	orr.w	r3, r3, #2
 800cea0:	6313      	str	r3, [r2, #48]	; 0x30
 800cea2:	4b21      	ldr	r3, [pc, #132]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cea6:	f003 0302 	and.w	r3, r3, #2
 800ceaa:	613b      	str	r3, [r7, #16]
 800ceac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ceae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ceb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ceb4:	2312      	movs	r3, #18
 800ceb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ceb8:	2301      	movs	r3, #1
 800ceba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cebc:	2303      	movs	r3, #3
 800cebe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800cec0:	2304      	movs	r3, #4
 800cec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cec4:	f107 031c 	add.w	r3, r7, #28
 800cec8:	4619      	mov	r1, r3
 800ceca:	4818      	ldr	r0, [pc, #96]	; (800cf2c <HAL_I2C_MspInit+0x18c>)
 800cecc:	f7f5 fab8 	bl	8002440 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ced0:	2308      	movs	r3, #8
 800ced2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ced4:	2312      	movs	r3, #18
 800ced6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ced8:	2301      	movs	r3, #1
 800ceda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cedc:	2303      	movs	r3, #3
 800cede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800cee0:	2309      	movs	r3, #9
 800cee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cee4:	f107 031c 	add.w	r3, r7, #28
 800cee8:	4619      	mov	r1, r3
 800ceea:	4810      	ldr	r0, [pc, #64]	; (800cf2c <HAL_I2C_MspInit+0x18c>)
 800ceec:	f7f5 faa8 	bl	8002440 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800cef0:	2300      	movs	r3, #0
 800cef2:	60fb      	str	r3, [r7, #12]
 800cef4:	4b0c      	ldr	r3, [pc, #48]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cef8:	4a0b      	ldr	r2, [pc, #44]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cefa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cefe:	6413      	str	r3, [r2, #64]	; 0x40
 800cf00:	4b09      	ldr	r3, [pc, #36]	; (800cf28 <HAL_I2C_MspInit+0x188>)
 800cf02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf08:	60fb      	str	r3, [r7, #12]
 800cf0a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	2100      	movs	r1, #0
 800cf10:	2021      	movs	r0, #33	; 0x21
 800cf12:	f7f4 ff44 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800cf16:	2021      	movs	r0, #33	; 0x21
 800cf18:	f7f4 ff5d 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
}
 800cf1c:	bf00      	nop
 800cf1e:	3730      	adds	r7, #48	; 0x30
 800cf20:	46bd      	mov	sp, r7
 800cf22:	bd80      	pop	{r7, pc}
 800cf24:	40005400 	.word	0x40005400
 800cf28:	40023800 	.word	0x40023800
 800cf2c:	40020400 	.word	0x40020400
 800cf30:	20000aa8 	.word	0x20000aa8
 800cf34:	40026028 	.word	0x40026028
 800cf38:	40005800 	.word	0x40005800

0800cf3c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800cf44:	f107 0308 	add.w	r3, r7, #8
 800cf48:	2200      	movs	r2, #0
 800cf4a:	601a      	str	r2, [r3, #0]
 800cf4c:	605a      	str	r2, [r3, #4]
 800cf4e:	609a      	str	r2, [r3, #8]
 800cf50:	60da      	str	r2, [r3, #12]
 800cf52:	611a      	str	r2, [r3, #16]
 800cf54:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4a0c      	ldr	r2, [pc, #48]	; (800cf8c <HAL_RTC_MspInit+0x50>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d111      	bne.n	800cf84 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800cf60:	2302      	movs	r3, #2
 800cf62:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800cf64:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf68:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800cf6a:	f107 0308 	add.w	r3, r7, #8
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7f8 fffe 	bl	8005f70 <HAL_RCCEx_PeriphCLKConfig>
 800cf74:	4603      	mov	r3, r0
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d001      	beq.n	800cf7e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800cf7a:	f7ff fe97 	bl	800ccac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800cf7e:	4b04      	ldr	r3, [pc, #16]	; (800cf90 <HAL_RTC_MspInit+0x54>)
 800cf80:	2201      	movs	r2, #1
 800cf82:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800cf84:	bf00      	nop
 800cf86:	3720      	adds	r7, #32
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}
 800cf8c:	40002800 	.word	0x40002800
 800cf90:	42470e3c 	.word	0x42470e3c

0800cf94 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b08c      	sub	sp, #48	; 0x30
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf9c:	f107 031c 	add.w	r3, r7, #28
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	601a      	str	r2, [r3, #0]
 800cfa4:	605a      	str	r2, [r3, #4]
 800cfa6:	609a      	str	r2, [r3, #8]
 800cfa8:	60da      	str	r2, [r3, #12]
 800cfaa:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	4a38      	ldr	r2, [pc, #224]	; (800d094 <HAL_SD_MspInit+0x100>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d169      	bne.n	800d08a <HAL_SD_MspInit+0xf6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	61bb      	str	r3, [r7, #24]
 800cfba:	4b37      	ldr	r3, [pc, #220]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfbe:	4a36      	ldr	r2, [pc, #216]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800cfc4:	6453      	str	r3, [r2, #68]	; 0x44
 800cfc6:	4b34      	ldr	r3, [pc, #208]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cfca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cfce:	61bb      	str	r3, [r7, #24]
 800cfd0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	617b      	str	r3, [r7, #20]
 800cfd6:	4b30      	ldr	r3, [pc, #192]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfda:	4a2f      	ldr	r2, [pc, #188]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfdc:	f043 0301 	orr.w	r3, r3, #1
 800cfe0:	6313      	str	r3, [r2, #48]	; 0x30
 800cfe2:	4b2d      	ldr	r3, [pc, #180]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cfe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe6:	f003 0301 	and.w	r3, r3, #1
 800cfea:	617b      	str	r3, [r7, #20]
 800cfec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cfee:	2300      	movs	r3, #0
 800cff0:	613b      	str	r3, [r7, #16]
 800cff2:	4b29      	ldr	r3, [pc, #164]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff6:	4a28      	ldr	r2, [pc, #160]	; (800d098 <HAL_SD_MspInit+0x104>)
 800cff8:	f043 0302 	orr.w	r3, r3, #2
 800cffc:	6313      	str	r3, [r2, #48]	; 0x30
 800cffe:	4b26      	ldr	r3, [pc, #152]	; (800d098 <HAL_SD_MspInit+0x104>)
 800d000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d002:	f003 0302 	and.w	r3, r3, #2
 800d006:	613b      	str	r3, [r7, #16]
 800d008:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d00a:	2300      	movs	r3, #0
 800d00c:	60fb      	str	r3, [r7, #12]
 800d00e:	4b22      	ldr	r3, [pc, #136]	; (800d098 <HAL_SD_MspInit+0x104>)
 800d010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d012:	4a21      	ldr	r2, [pc, #132]	; (800d098 <HAL_SD_MspInit+0x104>)
 800d014:	f043 0304 	orr.w	r3, r3, #4
 800d018:	6313      	str	r3, [r2, #48]	; 0x30
 800d01a:	4b1f      	ldr	r3, [pc, #124]	; (800d098 <HAL_SD_MspInit+0x104>)
 800d01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d01e:	f003 0304 	and.w	r3, r3, #4
 800d022:	60fb      	str	r3, [r7, #12]
 800d024:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d026:	2340      	movs	r3, #64	; 0x40
 800d028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d02a:	2302      	movs	r3, #2
 800d02c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d02e:	2300      	movs	r3, #0
 800d030:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d032:	2303      	movs	r3, #3
 800d034:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d036:	230c      	movs	r3, #12
 800d038:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d03a:	f107 031c 	add.w	r3, r7, #28
 800d03e:	4619      	mov	r1, r3
 800d040:	4816      	ldr	r0, [pc, #88]	; (800d09c <HAL_SD_MspInit+0x108>)
 800d042:	f7f5 f9fd 	bl	8002440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800d046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d04a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d04c:	2302      	movs	r3, #2
 800d04e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d050:	2300      	movs	r3, #0
 800d052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d054:	2303      	movs	r3, #3
 800d056:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d058:	230c      	movs	r3, #12
 800d05a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d05c:	f107 031c 	add.w	r3, r7, #28
 800d060:	4619      	mov	r1, r3
 800d062:	480f      	ldr	r0, [pc, #60]	; (800d0a0 <HAL_SD_MspInit+0x10c>)
 800d064:	f7f5 f9ec 	bl	8002440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800d068:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800d06c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d06e:	2302      	movs	r3, #2
 800d070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d072:	2300      	movs	r3, #0
 800d074:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d076:	2303      	movs	r3, #3
 800d078:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800d07a:	230c      	movs	r3, #12
 800d07c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d07e:	f107 031c 	add.w	r3, r7, #28
 800d082:	4619      	mov	r1, r3
 800d084:	4807      	ldr	r0, [pc, #28]	; (800d0a4 <HAL_SD_MspInit+0x110>)
 800d086:	f7f5 f9db 	bl	8002440 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800d08a:	bf00      	nop
 800d08c:	3730      	adds	r7, #48	; 0x30
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
 800d092:	bf00      	nop
 800d094:	40012c00 	.word	0x40012c00
 800d098:	40023800 	.word	0x40023800
 800d09c:	40020000 	.word	0x40020000
 800d0a0:	40020400 	.word	0x40020400
 800d0a4:	40020800 	.word	0x40020800

0800d0a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b084      	sub	sp, #16
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0b8:	d115      	bne.n	800d0e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	60fb      	str	r3, [r7, #12]
 800d0be:	4b0c      	ldr	r3, [pc, #48]	; (800d0f0 <HAL_TIM_Base_MspInit+0x48>)
 800d0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0c2:	4a0b      	ldr	r2, [pc, #44]	; (800d0f0 <HAL_TIM_Base_MspInit+0x48>)
 800d0c4:	f043 0301 	orr.w	r3, r3, #1
 800d0c8:	6413      	str	r3, [r2, #64]	; 0x40
 800d0ca:	4b09      	ldr	r3, [pc, #36]	; (800d0f0 <HAL_TIM_Base_MspInit+0x48>)
 800d0cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ce:	f003 0301 	and.w	r3, r3, #1
 800d0d2:	60fb      	str	r3, [r7, #12]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	2100      	movs	r1, #0
 800d0da:	201c      	movs	r0, #28
 800d0dc:	f7f4 fe5f 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d0e0:	201c      	movs	r0, #28
 800d0e2:	f7f4 fe78 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800d0e6:	bf00      	nop
 800d0e8:	3710      	adds	r7, #16
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}
 800d0ee:	bf00      	nop
 800d0f0:	40023800 	.word	0x40023800

0800d0f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b08a      	sub	sp, #40	; 0x28
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d0fc:	f107 0314 	add.w	r3, r7, #20
 800d100:	2200      	movs	r2, #0
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	605a      	str	r2, [r3, #4]
 800d106:	609a      	str	r2, [r3, #8]
 800d108:	60da      	str	r2, [r3, #12]
 800d10a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4a19      	ldr	r2, [pc, #100]	; (800d178 <HAL_UART_MspInit+0x84>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d12c      	bne.n	800d170 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800d116:	2300      	movs	r3, #0
 800d118:	613b      	str	r3, [r7, #16]
 800d11a:	4b18      	ldr	r3, [pc, #96]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d11c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d11e:	4a17      	ldr	r2, [pc, #92]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d120:	f043 0310 	orr.w	r3, r3, #16
 800d124:	6453      	str	r3, [r2, #68]	; 0x44
 800d126:	4b15      	ldr	r3, [pc, #84]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d12a:	f003 0310 	and.w	r3, r3, #16
 800d12e:	613b      	str	r3, [r7, #16]
 800d130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d132:	2300      	movs	r3, #0
 800d134:	60fb      	str	r3, [r7, #12]
 800d136:	4b11      	ldr	r3, [pc, #68]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d13a:	4a10      	ldr	r2, [pc, #64]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d13c:	f043 0301 	orr.w	r3, r3, #1
 800d140:	6313      	str	r3, [r2, #48]	; 0x30
 800d142:	4b0e      	ldr	r3, [pc, #56]	; (800d17c <HAL_UART_MspInit+0x88>)
 800d144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d146:	f003 0301 	and.w	r3, r3, #1
 800d14a:	60fb      	str	r3, [r7, #12]
 800d14c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800d14e:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 800d152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d154:	2302      	movs	r3, #2
 800d156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d158:	2300      	movs	r3, #0
 800d15a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d15c:	2303      	movs	r3, #3
 800d15e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800d160:	2307      	movs	r3, #7
 800d162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d164:	f107 0314 	add.w	r3, r7, #20
 800d168:	4619      	mov	r1, r3
 800d16a:	4805      	ldr	r0, [pc, #20]	; (800d180 <HAL_UART_MspInit+0x8c>)
 800d16c:	f7f5 f968 	bl	8002440 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800d170:	bf00      	nop
 800d172:	3728      	adds	r7, #40	; 0x28
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}
 800d178:	40011000 	.word	0x40011000
 800d17c:	40023800 	.word	0x40023800
 800d180:	40020000 	.word	0x40020000

0800d184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800d188:	f7f8 fed6 	bl	8005f38 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800d18c:	e7fe      	b.n	800d18c <NMI_Handler+0x8>

0800d18e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d18e:	b480      	push	{r7}
 800d190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d192:	e7fe      	b.n	800d192 <HardFault_Handler+0x4>

0800d194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d194:	b480      	push	{r7}
 800d196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d198:	e7fe      	b.n	800d198 <MemManage_Handler+0x4>

0800d19a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d19a:	b480      	push	{r7}
 800d19c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d19e:	e7fe      	b.n	800d19e <BusFault_Handler+0x4>

0800d1a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d1a4:	e7fe      	b.n	800d1a4 <UsageFault_Handler+0x4>

0800d1a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d1a6:	b480      	push	{r7}
 800d1a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800d1aa:	bf00      	nop
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b2:	4770      	bx	lr

0800d1b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d1b8:	bf00      	nop
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr

0800d1c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d1c2:	b480      	push	{r7}
 800d1c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800d1c6:	bf00      	nop
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr

0800d1d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    AsynchronousTaskTimerUpdate();
 800d1d4:	f7fe fbd2 	bl	800b97c <AsynchronousTaskTimerUpdate>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800d1d8:	f7f4 f81c 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800d1dc:	bf00      	nop
 800d1de:	bd80      	pop	{r7, pc}

0800d1e0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800d1e4:	4802      	ldr	r0, [pc, #8]	; (800d1f0 <DMA1_Stream1_IRQHandler+0x10>)
 800d1e6:	f7f4 fee1 	bl	8001fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800d1ea:	bf00      	nop
 800d1ec:	bd80      	pop	{r7, pc}
 800d1ee:	bf00      	nop
 800d1f0:	20000aa8 	.word	0x20000aa8

0800d1f4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b082      	sub	sp, #8
 800d1f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	uint32_t u32Result;

	u32Result = HAL_ADC_GetValue(&hadc1);
 800d1fa:	4807      	ldr	r0, [pc, #28]	; (800d218 <ADC_IRQHandler+0x24>)
 800d1fc:	f7f4 fa91 	bl	8001722 <HAL_ADC_GetValue>
 800d200:	6078      	str	r0, [r7, #4]

	USB_SignalizeVBUSMeasurementReady(u32Result);
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f7ff fa40 	bl	800c688 <USB_SignalizeVBUSMeasurementReady>

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800d208:	4803      	ldr	r0, [pc, #12]	; (800d218 <ADC_IRQHandler+0x24>)
 800d20a:	f7f4 f949 	bl	80014a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800d20e:	bf00      	nop
 800d210:	3708      	adds	r7, #8
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}
 800d216:	bf00      	nop
 800d218:	20000bb0 	.word	0x20000bb0

0800d21c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET)
 800d220:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d224:	4804      	ldr	r0, [pc, #16]	; (800d238 <EXTI9_5_IRQHandler+0x1c>)
 800d226:	f7f5 fa8f 	bl	8002748 <HAL_GPIO_ReadPin>
	else
	{
//		CommManager_SetUSBConnectionState(USB_Disconnected);
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800d22a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800d22e:	f7f5 fad7 	bl	80027e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800d232:	bf00      	nop
 800d234:	bd80      	pop	{r7, pc}
 800d236:	bf00      	nop
 800d238:	40020000 	.word	0x40020000

0800d23c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800d240:	4803      	ldr	r0, [pc, #12]	; (800d250 <TIM2_IRQHandler+0x14>)
 800d242:	f7f9 ff24 	bl	800708e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  TempCollect_ScheduleMeasurement();
 800d246:	f7ff f831 	bl	800c2ac <TempCollect_ScheduleMeasurement>

  /* USER CODE END TIM2_IRQn 1 */
}
 800d24a:	bf00      	nop
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	20000ce0 	.word	0x20000ce0

0800d254 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800d254:	b580      	push	{r7, lr}
 800d256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

//	TempCollect_I2CA_Done();

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800d258:	4802      	ldr	r0, [pc, #8]	; (800d264 <I2C1_EV_IRQHandler+0x10>)
 800d25a:	f7f5 fce7 	bl	8002c2c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800d25e:	bf00      	nop
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	20000b08 	.word	0x20000b08

0800d268 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
//	TempCollect_I2CB_Done();

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800d26c:	4802      	ldr	r0, [pc, #8]	; (800d278 <I2C2_EV_IRQHandler+0x10>)
 800d26e:	f7f5 fcdd 	bl	8002c2c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800d272:	bf00      	nop
 800d274:	bd80      	pop	{r7, pc}
 800d276:	bf00      	nop
 800d278:	20000b5c 	.word	0x20000b5c

0800d27c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800d280:	4802      	ldr	r0, [pc, #8]	; (800d28c <OTG_FS_IRQHandler+0x10>)
 800d282:	f7f7 f9d4 	bl	800462e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800d286:	bf00      	nop
 800d288:	bd80      	pop	{r7, pc}
 800d28a:	bf00      	nop
 800d28c:	20001ff8 	.word	0x20001ff8

0800d290 <HAL_I2C_MemRxCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b082      	sub	sp, #8
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1)
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	4a0a      	ldr	r2, [pc, #40]	; (800d2c4 <HAL_I2C_MemRxCpltCallback+0x34>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d102      	bne.n	800d2a6 <HAL_I2C_MemRxCpltCallback+0x16>
	{
		TempCollect_I2CA_Done();
 800d2a0:	f7ff f818 	bl	800c2d4 <TempCollect_I2CA_Done>
	}
	else
	{
		AssertError(AppError_UndefinedError);
	}
}
 800d2a4:	e009      	b.n	800d2ba <HAL_I2C_MemRxCpltCallback+0x2a>
	else if ( hi2c == &hi2c2)
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	4a07      	ldr	r2, [pc, #28]	; (800d2c8 <HAL_I2C_MemRxCpltCallback+0x38>)
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	d102      	bne.n	800d2b4 <HAL_I2C_MemRxCpltCallback+0x24>
		TempCollect_I2CB_Done();
 800d2ae:	f7ff f81d 	bl	800c2ec <TempCollect_I2CB_Done>
}
 800d2b2:	e002      	b.n	800d2ba <HAL_I2C_MemRxCpltCallback+0x2a>
		AssertError(AppError_UndefinedError);
 800d2b4:	2008      	movs	r0, #8
 800d2b6:	f7fe fc67 	bl	800bb88 <AssertError>
}
 800d2ba:	bf00      	nop
 800d2bc:	3708      	adds	r7, #8
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	20000b08 	.word	0x20000b08
 800d2c8:	20000b5c 	.word	0x20000b5c

0800d2cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d2d0:	4b06      	ldr	r3, [pc, #24]	; (800d2ec <SystemInit+0x20>)
 800d2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2d6:	4a05      	ldr	r2, [pc, #20]	; (800d2ec <SystemInit+0x20>)
 800d2d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d2dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800d2e0:	bf00      	nop
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop
 800d2ec:	e000ed00 	.word	0xe000ed00

0800d2f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	4912      	ldr	r1, [pc, #72]	; (800d340 <MX_USB_DEVICE_Init+0x50>)
 800d2f8:	4812      	ldr	r0, [pc, #72]	; (800d344 <MX_USB_DEVICE_Init+0x54>)
 800d2fa:	f7fd f99d 	bl	800a638 <USBD_Init>
 800d2fe:	4603      	mov	r3, r0
 800d300:	2b00      	cmp	r3, #0
 800d302:	d001      	beq.n	800d308 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d304:	f7ff fcd2 	bl	800ccac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d308:	490f      	ldr	r1, [pc, #60]	; (800d348 <MX_USB_DEVICE_Init+0x58>)
 800d30a:	480e      	ldr	r0, [pc, #56]	; (800d344 <MX_USB_DEVICE_Init+0x54>)
 800d30c:	f7fd f9c4 	bl	800a698 <USBD_RegisterClass>
 800d310:	4603      	mov	r3, r0
 800d312:	2b00      	cmp	r3, #0
 800d314:	d001      	beq.n	800d31a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d316:	f7ff fcc9 	bl	800ccac <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d31a:	490c      	ldr	r1, [pc, #48]	; (800d34c <MX_USB_DEVICE_Init+0x5c>)
 800d31c:	4809      	ldr	r0, [pc, #36]	; (800d344 <MX_USB_DEVICE_Init+0x54>)
 800d31e:	f7fd f8e5 	bl	800a4ec <USBD_CDC_RegisterInterface>
 800d322:	4603      	mov	r3, r0
 800d324:	2b00      	cmp	r3, #0
 800d326:	d001      	beq.n	800d32c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d328:	f7ff fcc0 	bl	800ccac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d32c:	4805      	ldr	r0, [pc, #20]	; (800d344 <MX_USB_DEVICE_Init+0x54>)
 800d32e:	f7fd f9da 	bl	800a6e6 <USBD_Start>
 800d332:	4603      	mov	r3, r0
 800d334:	2b00      	cmp	r3, #0
 800d336:	d001      	beq.n	800d33c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d338:	f7ff fcb8 	bl	800ccac <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d33c:	bf00      	nop
 800d33e:	bd80      	pop	{r7, pc}
 800d340:	20000130 	.word	0x20000130
 800d344:	20000d28 	.word	0x20000d28
 800d348:	20000014 	.word	0x20000014
 800d34c:	2000011c 	.word	0x2000011c

0800d350 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d354:	2200      	movs	r2, #0
 800d356:	4905      	ldr	r1, [pc, #20]	; (800d36c <CDC_Init_FS+0x1c>)
 800d358:	4805      	ldr	r0, [pc, #20]	; (800d370 <CDC_Init_FS+0x20>)
 800d35a:	f7fd f8dc 	bl	800a516 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d35e:	4905      	ldr	r1, [pc, #20]	; (800d374 <CDC_Init_FS+0x24>)
 800d360:	4803      	ldr	r0, [pc, #12]	; (800d370 <CDC_Init_FS+0x20>)
 800d362:	f7fd f8f6 	bl	800a552 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d366:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d368:	4618      	mov	r0, r3
 800d36a:	bd80      	pop	{r7, pc}
 800d36c:	200017f8 	.word	0x200017f8
 800d370:	20000d28 	.word	0x20000d28
 800d374:	20000ff8 	.word	0x20000ff8

0800d378 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d378:	b480      	push	{r7}
 800d37a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d37c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d37e:	4618      	mov	r0, r3
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr

0800d388 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d388:	b480      	push	{r7}
 800d38a:	b083      	sub	sp, #12
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	4603      	mov	r3, r0
 800d390:	6039      	str	r1, [r7, #0]
 800d392:	71fb      	strb	r3, [r7, #7]
 800d394:	4613      	mov	r3, r2
 800d396:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d398:	79fb      	ldrb	r3, [r7, #7]
 800d39a:	2b23      	cmp	r3, #35	; 0x23
 800d39c:	d84a      	bhi.n	800d434 <CDC_Control_FS+0xac>
 800d39e:	a201      	add	r2, pc, #4	; (adr r2, 800d3a4 <CDC_Control_FS+0x1c>)
 800d3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3a4:	0800d435 	.word	0x0800d435
 800d3a8:	0800d435 	.word	0x0800d435
 800d3ac:	0800d435 	.word	0x0800d435
 800d3b0:	0800d435 	.word	0x0800d435
 800d3b4:	0800d435 	.word	0x0800d435
 800d3b8:	0800d435 	.word	0x0800d435
 800d3bc:	0800d435 	.word	0x0800d435
 800d3c0:	0800d435 	.word	0x0800d435
 800d3c4:	0800d435 	.word	0x0800d435
 800d3c8:	0800d435 	.word	0x0800d435
 800d3cc:	0800d435 	.word	0x0800d435
 800d3d0:	0800d435 	.word	0x0800d435
 800d3d4:	0800d435 	.word	0x0800d435
 800d3d8:	0800d435 	.word	0x0800d435
 800d3dc:	0800d435 	.word	0x0800d435
 800d3e0:	0800d435 	.word	0x0800d435
 800d3e4:	0800d435 	.word	0x0800d435
 800d3e8:	0800d435 	.word	0x0800d435
 800d3ec:	0800d435 	.word	0x0800d435
 800d3f0:	0800d435 	.word	0x0800d435
 800d3f4:	0800d435 	.word	0x0800d435
 800d3f8:	0800d435 	.word	0x0800d435
 800d3fc:	0800d435 	.word	0x0800d435
 800d400:	0800d435 	.word	0x0800d435
 800d404:	0800d435 	.word	0x0800d435
 800d408:	0800d435 	.word	0x0800d435
 800d40c:	0800d435 	.word	0x0800d435
 800d410:	0800d435 	.word	0x0800d435
 800d414:	0800d435 	.word	0x0800d435
 800d418:	0800d435 	.word	0x0800d435
 800d41c:	0800d435 	.word	0x0800d435
 800d420:	0800d435 	.word	0x0800d435
 800d424:	0800d435 	.word	0x0800d435
 800d428:	0800d435 	.word	0x0800d435
 800d42c:	0800d435 	.word	0x0800d435
 800d430:	0800d435 	.word	0x0800d435
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d434:	bf00      	nop
  }

  return (USBD_OK);
 800d436:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d438:	4618      	mov	r0, r3
 800d43a:	370c      	adds	r7, #12
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr

0800d444 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b082      	sub	sp, #8
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d44e:	6879      	ldr	r1, [r7, #4]
 800d450:	4805      	ldr	r0, [pc, #20]	; (800d468 <CDC_Receive_FS+0x24>)
 800d452:	f7fd f87e 	bl	800a552 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d456:	4804      	ldr	r0, [pc, #16]	; (800d468 <CDC_Receive_FS+0x24>)
 800d458:	f7fd f8c4 	bl	800a5e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d45c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3708      	adds	r7, #8
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	20000d28 	.word	0x20000d28

0800d46c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
 800d474:	460b      	mov	r3, r1
 800d476:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d478:	2300      	movs	r3, #0
 800d47a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d47c:	4b0d      	ldr	r3, [pc, #52]	; (800d4b4 <CDC_Transmit_FS+0x48>)
 800d47e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d482:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d48e:	2301      	movs	r3, #1
 800d490:	e00b      	b.n	800d4aa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d492:	887b      	ldrh	r3, [r7, #2]
 800d494:	461a      	mov	r2, r3
 800d496:	6879      	ldr	r1, [r7, #4]
 800d498:	4806      	ldr	r0, [pc, #24]	; (800d4b4 <CDC_Transmit_FS+0x48>)
 800d49a:	f7fd f83c 	bl	800a516 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d49e:	4805      	ldr	r0, [pc, #20]	; (800d4b4 <CDC_Transmit_FS+0x48>)
 800d4a0:	f7fd f870 	bl	800a584 <USBD_CDC_TransmitPacket>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d4a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3710      	adds	r7, #16
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	20000d28 	.word	0x20000d28

0800d4b8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b087      	sub	sp, #28
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	4613      	mov	r3, r2
 800d4c4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d4ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	371c      	adds	r7, #28
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d8:	4770      	bx	lr
	...

0800d4dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b08a      	sub	sp, #40	; 0x28
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4e4:	f107 0314 	add.w	r3, r7, #20
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	601a      	str	r2, [r3, #0]
 800d4ec:	605a      	str	r2, [r3, #4]
 800d4ee:	609a      	str	r2, [r3, #8]
 800d4f0:	60da      	str	r2, [r3, #12]
 800d4f2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d4fc:	d13a      	bne.n	800d574 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d4fe:	2300      	movs	r3, #0
 800d500:	613b      	str	r3, [r7, #16]
 800d502:	4b1e      	ldr	r3, [pc, #120]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d506:	4a1d      	ldr	r2, [pc, #116]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d508:	f043 0301 	orr.w	r3, r3, #1
 800d50c:	6313      	str	r3, [r2, #48]	; 0x30
 800d50e:	4b1b      	ldr	r3, [pc, #108]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d512:	f003 0301 	and.w	r3, r3, #1
 800d516:	613b      	str	r3, [r7, #16]
 800d518:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d51a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d51e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d520:	2302      	movs	r3, #2
 800d522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d524:	2300      	movs	r3, #0
 800d526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d528:	2303      	movs	r3, #3
 800d52a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d52c:	230a      	movs	r3, #10
 800d52e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d530:	f107 0314 	add.w	r3, r7, #20
 800d534:	4619      	mov	r1, r3
 800d536:	4812      	ldr	r0, [pc, #72]	; (800d580 <HAL_PCD_MspInit+0xa4>)
 800d538:	f7f4 ff82 	bl	8002440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d53c:	4b0f      	ldr	r3, [pc, #60]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d53e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d540:	4a0e      	ldr	r2, [pc, #56]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d546:	6353      	str	r3, [r2, #52]	; 0x34
 800d548:	2300      	movs	r3, #0
 800d54a:	60fb      	str	r3, [r7, #12]
 800d54c:	4b0b      	ldr	r3, [pc, #44]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d54e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d550:	4a0a      	ldr	r2, [pc, #40]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d556:	6453      	str	r3, [r2, #68]	; 0x44
 800d558:	4b08      	ldr	r3, [pc, #32]	; (800d57c <HAL_PCD_MspInit+0xa0>)
 800d55a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d55c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d560:	60fb      	str	r3, [r7, #12]
 800d562:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d564:	2200      	movs	r2, #0
 800d566:	2100      	movs	r1, #0
 800d568:	2043      	movs	r0, #67	; 0x43
 800d56a:	f7f4 fc18 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d56e:	2043      	movs	r0, #67	; 0x43
 800d570:	f7f4 fc31 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d574:	bf00      	nop
 800d576:	3728      	adds	r7, #40	; 0x28
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	40023800 	.word	0x40023800
 800d580:	40020000 	.word	0x40020000

0800d584 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d598:	4619      	mov	r1, r3
 800d59a:	4610      	mov	r0, r2
 800d59c:	f7fd f8ee 	bl	800a77c <USBD_LL_SetupStage>
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d5ba:	78fa      	ldrb	r2, [r7, #3]
 800d5bc:	6879      	ldr	r1, [r7, #4]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	00db      	lsls	r3, r3, #3
 800d5c2:	1a9b      	subs	r3, r3, r2
 800d5c4:	009b      	lsls	r3, r3, #2
 800d5c6:	440b      	add	r3, r1
 800d5c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	78fb      	ldrb	r3, [r7, #3]
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	f7fd f928 	bl	800a826 <USBD_LL_DataOutStage>
}
 800d5d6:	bf00      	nop
 800d5d8:	3708      	adds	r7, #8
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}

0800d5de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5de:	b580      	push	{r7, lr}
 800d5e0:	b082      	sub	sp, #8
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
 800d5e6:	460b      	mov	r3, r1
 800d5e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d5f0:	78fa      	ldrb	r2, [r7, #3]
 800d5f2:	6879      	ldr	r1, [r7, #4]
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	00db      	lsls	r3, r3, #3
 800d5f8:	1a9b      	subs	r3, r3, r2
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	440b      	add	r3, r1
 800d5fe:	3348      	adds	r3, #72	; 0x48
 800d600:	681a      	ldr	r2, [r3, #0]
 800d602:	78fb      	ldrb	r3, [r7, #3]
 800d604:	4619      	mov	r1, r3
 800d606:	f7fd f971 	bl	800a8ec <USBD_LL_DataInStage>
}
 800d60a:	bf00      	nop
 800d60c:	3708      	adds	r7, #8
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}

0800d612 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d612:	b580      	push	{r7, lr}
 800d614:	b082      	sub	sp, #8
 800d616:	af00      	add	r7, sp, #0
 800d618:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d620:	4618      	mov	r0, r3
 800d622:	f7fd fa85 	bl	800ab30 <USBD_LL_SOF>
}
 800d626:	bf00      	nop
 800d628:	3708      	adds	r7, #8
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}

0800d62e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d62e:	b580      	push	{r7, lr}
 800d630:	b084      	sub	sp, #16
 800d632:	af00      	add	r7, sp, #0
 800d634:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d636:	2301      	movs	r3, #1
 800d638:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	68db      	ldr	r3, [r3, #12]
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d001      	beq.n	800d646 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d642:	f7ff fb33 	bl	800ccac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d64c:	7bfa      	ldrb	r2, [r7, #15]
 800d64e:	4611      	mov	r1, r2
 800d650:	4618      	mov	r0, r3
 800d652:	f7fd fa2f 	bl	800aab4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7fd f9db 	bl	800aa18 <USBD_LL_Reset>
}
 800d662:	bf00      	nop
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
	...

0800d66c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b082      	sub	sp, #8
 800d670:	af00      	add	r7, sp, #0
 800d672:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7fd fa2a 	bl	800aad4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	687a      	ldr	r2, [r7, #4]
 800d68c:	6812      	ldr	r2, [r2, #0]
 800d68e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d692:	f043 0301 	orr.w	r3, r3, #1
 800d696:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	6a1b      	ldr	r3, [r3, #32]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d005      	beq.n	800d6ac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d6a0:	4b04      	ldr	r3, [pc, #16]	; (800d6b4 <HAL_PCD_SuspendCallback+0x48>)
 800d6a2:	691b      	ldr	r3, [r3, #16]
 800d6a4:	4a03      	ldr	r2, [pc, #12]	; (800d6b4 <HAL_PCD_SuspendCallback+0x48>)
 800d6a6:	f043 0306 	orr.w	r3, r3, #6
 800d6aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d6ac:	bf00      	nop
 800d6ae:	3708      	adds	r7, #8
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}
 800d6b4:	e000ed00 	.word	0xe000ed00

0800d6b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f7fd fa1a 	bl	800ab00 <USBD_LL_Resume>
}
 800d6cc:	bf00      	nop
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b082      	sub	sp, #8
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
 800d6dc:	460b      	mov	r3, r1
 800d6de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d6e6:	78fa      	ldrb	r2, [r7, #3]
 800d6e8:	4611      	mov	r1, r2
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7fd fa68 	bl	800abc0 <USBD_LL_IsoOUTIncomplete>
}
 800d6f0:	bf00      	nop
 800d6f2:	3708      	adds	r7, #8
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	460b      	mov	r3, r1
 800d702:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d70a:	78fa      	ldrb	r2, [r7, #3]
 800d70c:	4611      	mov	r1, r2
 800d70e:	4618      	mov	r0, r3
 800d710:	f7fd fa30 	bl	800ab74 <USBD_LL_IsoINIncomplete>
}
 800d714:	bf00      	nop
 800d716:	3708      	adds	r7, #8
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}

0800d71c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b082      	sub	sp, #8
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d72a:	4618      	mov	r0, r3
 800d72c:	f7fd fa6e 	bl	800ac0c <USBD_LL_DevConnected>
}
 800d730:	bf00      	nop
 800d732:	3708      	adds	r7, #8
 800d734:	46bd      	mov	sp, r7
 800d736:	bd80      	pop	{r7, pc}

0800d738 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b082      	sub	sp, #8
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d746:	4618      	mov	r0, r3
 800d748:	f7fd fa6b 	bl	800ac22 <USBD_LL_DevDisconnected>
}
 800d74c:	bf00      	nop
 800d74e:	3708      	adds	r7, #8
 800d750:	46bd      	mov	sp, r7
 800d752:	bd80      	pop	{r7, pc}

0800d754 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b082      	sub	sp, #8
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	781b      	ldrb	r3, [r3, #0]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d13c      	bne.n	800d7de <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d764:	4a20      	ldr	r2, [pc, #128]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	4a1e      	ldr	r2, [pc, #120]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d770:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d774:	4b1c      	ldr	r3, [pc, #112]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d776:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d77a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d77c:	4b1a      	ldr	r3, [pc, #104]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d77e:	2204      	movs	r2, #4
 800d780:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d782:	4b19      	ldr	r3, [pc, #100]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d784:	2202      	movs	r2, #2
 800d786:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d788:	4b17      	ldr	r3, [pc, #92]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d78a:	2200      	movs	r2, #0
 800d78c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d78e:	4b16      	ldr	r3, [pc, #88]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d790:	2202      	movs	r2, #2
 800d792:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d794:	4b14      	ldr	r3, [pc, #80]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d796:	2200      	movs	r2, #0
 800d798:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d79a:	4b13      	ldr	r3, [pc, #76]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d79c:	2200      	movs	r2, #0
 800d79e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d7a0:	4b11      	ldr	r3, [pc, #68]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d7a6:	4b10      	ldr	r3, [pc, #64]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d7ac:	4b0e      	ldr	r3, [pc, #56]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d7b2:	480d      	ldr	r0, [pc, #52]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7b4:	f7f6 fdeb 	bl	800438e <HAL_PCD_Init>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d001      	beq.n	800d7c2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d7be:	f7ff fa75 	bl	800ccac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d7c2:	2180      	movs	r1, #128	; 0x80
 800d7c4:	4808      	ldr	r0, [pc, #32]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7c6:	f7f7 ff48 	bl	800565a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d7ca:	2240      	movs	r2, #64	; 0x40
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	4806      	ldr	r0, [pc, #24]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7d0:	f7f7 fefc 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d7d4:	2280      	movs	r2, #128	; 0x80
 800d7d6:	2101      	movs	r1, #1
 800d7d8:	4803      	ldr	r0, [pc, #12]	; (800d7e8 <USBD_LL_Init+0x94>)
 800d7da:	f7f7 fef7 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d7de:	2300      	movs	r3, #0
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3708      	adds	r7, #8
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}
 800d7e8:	20001ff8 	.word	0x20001ff8

0800d7ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d802:	4618      	mov	r0, r3
 800d804:	f7f6 fee0 	bl	80045c8 <HAL_PCD_Start>
 800d808:	4603      	mov	r3, r0
 800d80a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d80c:	7bfb      	ldrb	r3, [r7, #15]
 800d80e:	4618      	mov	r0, r3
 800d810:	f000 f942 	bl	800da98 <USBD_Get_USB_Status>
 800d814:	4603      	mov	r3, r0
 800d816:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d818:	7bbb      	ldrb	r3, [r7, #14]
}
 800d81a:	4618      	mov	r0, r3
 800d81c:	3710      	adds	r7, #16
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}

0800d822 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d822:	b580      	push	{r7, lr}
 800d824:	b084      	sub	sp, #16
 800d826:	af00      	add	r7, sp, #0
 800d828:	6078      	str	r0, [r7, #4]
 800d82a:	4608      	mov	r0, r1
 800d82c:	4611      	mov	r1, r2
 800d82e:	461a      	mov	r2, r3
 800d830:	4603      	mov	r3, r0
 800d832:	70fb      	strb	r3, [r7, #3]
 800d834:	460b      	mov	r3, r1
 800d836:	70bb      	strb	r3, [r7, #2]
 800d838:	4613      	mov	r3, r2
 800d83a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d83c:	2300      	movs	r3, #0
 800d83e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d840:	2300      	movs	r3, #0
 800d842:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d84a:	78bb      	ldrb	r3, [r7, #2]
 800d84c:	883a      	ldrh	r2, [r7, #0]
 800d84e:	78f9      	ldrb	r1, [r7, #3]
 800d850:	f7f7 fac4 	bl	8004ddc <HAL_PCD_EP_Open>
 800d854:	4603      	mov	r3, r0
 800d856:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d858:	7bfb      	ldrb	r3, [r7, #15]
 800d85a:	4618      	mov	r0, r3
 800d85c:	f000 f91c 	bl	800da98 <USBD_Get_USB_Status>
 800d860:	4603      	mov	r3, r0
 800d862:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d864:	7bbb      	ldrb	r3, [r7, #14]
}
 800d866:	4618      	mov	r0, r3
 800d868:	3710      	adds	r7, #16
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}

0800d86e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d86e:	b580      	push	{r7, lr}
 800d870:	b084      	sub	sp, #16
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
 800d876:	460b      	mov	r3, r1
 800d878:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d87a:	2300      	movs	r3, #0
 800d87c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d87e:	2300      	movs	r3, #0
 800d880:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d888:	78fa      	ldrb	r2, [r7, #3]
 800d88a:	4611      	mov	r1, r2
 800d88c:	4618      	mov	r0, r3
 800d88e:	f7f7 fb0d 	bl	8004eac <HAL_PCD_EP_Close>
 800d892:	4603      	mov	r3, r0
 800d894:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d896:	7bfb      	ldrb	r3, [r7, #15]
 800d898:	4618      	mov	r0, r3
 800d89a:	f000 f8fd 	bl	800da98 <USBD_Get_USB_Status>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3710      	adds	r7, #16
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b084      	sub	sp, #16
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8bc:	2300      	movs	r3, #0
 800d8be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d8c6:	78fa      	ldrb	r2, [r7, #3]
 800d8c8:	4611      	mov	r1, r2
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f7f7 fbe5 	bl	800509a <HAL_PCD_EP_SetStall>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f000 f8de 	bl	800da98 <USBD_Get_USB_Status>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3710      	adds	r7, #16
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}

0800d8ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8ea:	b580      	push	{r7, lr}
 800d8ec:	b084      	sub	sp, #16
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	6078      	str	r0, [r7, #4]
 800d8f2:	460b      	mov	r3, r1
 800d8f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d904:	78fa      	ldrb	r2, [r7, #3]
 800d906:	4611      	mov	r1, r2
 800d908:	4618      	mov	r0, r3
 800d90a:	f7f7 fc2a 	bl	8005162 <HAL_PCD_EP_ClrStall>
 800d90e:	4603      	mov	r3, r0
 800d910:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d912:	7bfb      	ldrb	r3, [r7, #15]
 800d914:	4618      	mov	r0, r3
 800d916:	f000 f8bf 	bl	800da98 <USBD_Get_USB_Status>
 800d91a:	4603      	mov	r3, r0
 800d91c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d91e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d920:	4618      	mov	r0, r3
 800d922:	3710      	adds	r7, #16
 800d924:	46bd      	mov	sp, r7
 800d926:	bd80      	pop	{r7, pc}

0800d928 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d928:	b480      	push	{r7}
 800d92a:	b085      	sub	sp, #20
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
 800d930:	460b      	mov	r3, r1
 800d932:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d93a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d93c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d940:	2b00      	cmp	r3, #0
 800d942:	da0b      	bge.n	800d95c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d944:	78fb      	ldrb	r3, [r7, #3]
 800d946:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d94a:	68f9      	ldr	r1, [r7, #12]
 800d94c:	4613      	mov	r3, r2
 800d94e:	00db      	lsls	r3, r3, #3
 800d950:	1a9b      	subs	r3, r3, r2
 800d952:	009b      	lsls	r3, r3, #2
 800d954:	440b      	add	r3, r1
 800d956:	333e      	adds	r3, #62	; 0x3e
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	e00b      	b.n	800d974 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d95c:	78fb      	ldrb	r3, [r7, #3]
 800d95e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d962:	68f9      	ldr	r1, [r7, #12]
 800d964:	4613      	mov	r3, r2
 800d966:	00db      	lsls	r3, r3, #3
 800d968:	1a9b      	subs	r3, r3, r2
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	440b      	add	r3, r1
 800d96e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d972:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d974:	4618      	mov	r0, r3
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b084      	sub	sp, #16
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
 800d988:	460b      	mov	r3, r1
 800d98a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d98c:	2300      	movs	r3, #0
 800d98e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d990:	2300      	movs	r3, #0
 800d992:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d99a:	78fa      	ldrb	r2, [r7, #3]
 800d99c:	4611      	mov	r1, r2
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7f7 f9f7 	bl	8004d92 <HAL_PCD_SetAddress>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9a8:	7bfb      	ldrb	r3, [r7, #15]
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f000 f874 	bl	800da98 <USBD_Get_USB_Status>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d9b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	3710      	adds	r7, #16
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	bd80      	pop	{r7, pc}

0800d9be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d9be:	b580      	push	{r7, lr}
 800d9c0:	b086      	sub	sp, #24
 800d9c2:	af00      	add	r7, sp, #0
 800d9c4:	60f8      	str	r0, [r7, #12]
 800d9c6:	607a      	str	r2, [r7, #4]
 800d9c8:	603b      	str	r3, [r7, #0]
 800d9ca:	460b      	mov	r3, r1
 800d9cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d9dc:	7af9      	ldrb	r1, [r7, #11]
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	687a      	ldr	r2, [r7, #4]
 800d9e2:	f7f7 fb10 	bl	8005006 <HAL_PCD_EP_Transmit>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9ea:	7dfb      	ldrb	r3, [r7, #23]
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f000 f853 	bl	800da98 <USBD_Get_USB_Status>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d9f6:	7dbb      	ldrb	r3, [r7, #22]
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3718      	adds	r7, #24
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b086      	sub	sp, #24
 800da04:	af00      	add	r7, sp, #0
 800da06:	60f8      	str	r0, [r7, #12]
 800da08:	607a      	str	r2, [r7, #4]
 800da0a:	603b      	str	r3, [r7, #0]
 800da0c:	460b      	mov	r3, r1
 800da0e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da10:	2300      	movs	r3, #0
 800da12:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da14:	2300      	movs	r3, #0
 800da16:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800da1e:	7af9      	ldrb	r1, [r7, #11]
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	687a      	ldr	r2, [r7, #4]
 800da24:	f7f7 fa8c 	bl	8004f40 <HAL_PCD_EP_Receive>
 800da28:	4603      	mov	r3, r0
 800da2a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da2c:	7dfb      	ldrb	r3, [r7, #23]
 800da2e:	4618      	mov	r0, r3
 800da30:	f000 f832 	bl	800da98 <USBD_Get_USB_Status>
 800da34:	4603      	mov	r3, r0
 800da36:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800da38:	7dbb      	ldrb	r3, [r7, #22]
}
 800da3a:	4618      	mov	r0, r3
 800da3c:	3718      	adds	r7, #24
 800da3e:	46bd      	mov	sp, r7
 800da40:	bd80      	pop	{r7, pc}

0800da42 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da42:	b580      	push	{r7, lr}
 800da44:	b082      	sub	sp, #8
 800da46:	af00      	add	r7, sp, #0
 800da48:	6078      	str	r0, [r7, #4]
 800da4a:	460b      	mov	r3, r1
 800da4c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800da54:	78fa      	ldrb	r2, [r7, #3]
 800da56:	4611      	mov	r1, r2
 800da58:	4618      	mov	r0, r3
 800da5a:	f7f7 fabc 	bl	8004fd6 <HAL_PCD_EP_GetRxCount>
 800da5e:	4603      	mov	r3, r0
}
 800da60:	4618      	mov	r0, r3
 800da62:	3708      	adds	r7, #8
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}

0800da68 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800da68:	b480      	push	{r7}
 800da6a:	b083      	sub	sp, #12
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800da70:	4b03      	ldr	r3, [pc, #12]	; (800da80 <USBD_static_malloc+0x18>)
}
 800da72:	4618      	mov	r0, r3
 800da74:	370c      	adds	r7, #12
 800da76:	46bd      	mov	sp, r7
 800da78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7c:	4770      	bx	lr
 800da7e:	bf00      	nop
 800da80:	20000800 	.word	0x20000800

0800da84 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800da84:	b480      	push	{r7}
 800da86:	b083      	sub	sp, #12
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]

}
 800da8c:	bf00      	nop
 800da8e:	370c      	adds	r7, #12
 800da90:	46bd      	mov	sp, r7
 800da92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da96:	4770      	bx	lr

0800da98 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da98:	b480      	push	{r7}
 800da9a:	b085      	sub	sp, #20
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	4603      	mov	r3, r0
 800daa0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800daa2:	2300      	movs	r3, #0
 800daa4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800daa6:	79fb      	ldrb	r3, [r7, #7]
 800daa8:	2b03      	cmp	r3, #3
 800daaa:	d817      	bhi.n	800dadc <USBD_Get_USB_Status+0x44>
 800daac:	a201      	add	r2, pc, #4	; (adr r2, 800dab4 <USBD_Get_USB_Status+0x1c>)
 800daae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dab2:	bf00      	nop
 800dab4:	0800dac5 	.word	0x0800dac5
 800dab8:	0800dacb 	.word	0x0800dacb
 800dabc:	0800dad1 	.word	0x0800dad1
 800dac0:	0800dad7 	.word	0x0800dad7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dac4:	2300      	movs	r3, #0
 800dac6:	73fb      	strb	r3, [r7, #15]
    break;
 800dac8:	e00b      	b.n	800dae2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800daca:	2303      	movs	r3, #3
 800dacc:	73fb      	strb	r3, [r7, #15]
    break;
 800dace:	e008      	b.n	800dae2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dad0:	2301      	movs	r3, #1
 800dad2:	73fb      	strb	r3, [r7, #15]
    break;
 800dad4:	e005      	b.n	800dae2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dad6:	2303      	movs	r3, #3
 800dad8:	73fb      	strb	r3, [r7, #15]
    break;
 800dada:	e002      	b.n	800dae2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dadc:	2303      	movs	r3, #3
 800dade:	73fb      	strb	r3, [r7, #15]
    break;
 800dae0:	bf00      	nop
  }
  return usb_status;
 800dae2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3714      	adds	r7, #20
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b083      	sub	sp, #12
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	4603      	mov	r3, r0
 800daf8:	6039      	str	r1, [r7, #0]
 800dafa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	2212      	movs	r2, #18
 800db00:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db02:	4b03      	ldr	r3, [pc, #12]	; (800db10 <USBD_FS_DeviceDescriptor+0x20>)
}
 800db04:	4618      	mov	r0, r3
 800db06:	370c      	adds	r7, #12
 800db08:	46bd      	mov	sp, r7
 800db0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0e:	4770      	bx	lr
 800db10:	2000014c 	.word	0x2000014c

0800db14 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db14:	b480      	push	{r7}
 800db16:	b083      	sub	sp, #12
 800db18:	af00      	add	r7, sp, #0
 800db1a:	4603      	mov	r3, r0
 800db1c:	6039      	str	r1, [r7, #0]
 800db1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	2204      	movs	r2, #4
 800db24:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db26:	4b03      	ldr	r3, [pc, #12]	; (800db34 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db28:	4618      	mov	r0, r3
 800db2a:	370c      	adds	r7, #12
 800db2c:	46bd      	mov	sp, r7
 800db2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db32:	4770      	bx	lr
 800db34:	20000160 	.word	0x20000160

0800db38 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	4603      	mov	r3, r0
 800db40:	6039      	str	r1, [r7, #0]
 800db42:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db44:	79fb      	ldrb	r3, [r7, #7]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d105      	bne.n	800db56 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800db4a:	683a      	ldr	r2, [r7, #0]
 800db4c:	4907      	ldr	r1, [pc, #28]	; (800db6c <USBD_FS_ProductStrDescriptor+0x34>)
 800db4e:	4808      	ldr	r0, [pc, #32]	; (800db70 <USBD_FS_ProductStrDescriptor+0x38>)
 800db50:	f7fd fdfb 	bl	800b74a <USBD_GetString>
 800db54:	e004      	b.n	800db60 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800db56:	683a      	ldr	r2, [r7, #0]
 800db58:	4904      	ldr	r1, [pc, #16]	; (800db6c <USBD_FS_ProductStrDescriptor+0x34>)
 800db5a:	4805      	ldr	r0, [pc, #20]	; (800db70 <USBD_FS_ProductStrDescriptor+0x38>)
 800db5c:	f7fd fdf5 	bl	800b74a <USBD_GetString>
  }
  return USBD_StrDesc;
 800db60:	4b02      	ldr	r3, [pc, #8]	; (800db6c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800db62:	4618      	mov	r0, r3
 800db64:	3708      	adds	r7, #8
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
 800db6a:	bf00      	nop
 800db6c:	20002400 	.word	0x20002400
 800db70:	08010bac 	.word	0x08010bac

0800db74 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b082      	sub	sp, #8
 800db78:	af00      	add	r7, sp, #0
 800db7a:	4603      	mov	r3, r0
 800db7c:	6039      	str	r1, [r7, #0]
 800db7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800db80:	683a      	ldr	r2, [r7, #0]
 800db82:	4904      	ldr	r1, [pc, #16]	; (800db94 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800db84:	4804      	ldr	r0, [pc, #16]	; (800db98 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800db86:	f7fd fde0 	bl	800b74a <USBD_GetString>
  return USBD_StrDesc;
 800db8a:	4b02      	ldr	r3, [pc, #8]	; (800db94 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800db8c:	4618      	mov	r0, r3
 800db8e:	3708      	adds	r7, #8
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}
 800db94:	20002400 	.word	0x20002400
 800db98:	08010bc4 	.word	0x08010bc4

0800db9c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	4603      	mov	r3, r0
 800dba4:	6039      	str	r1, [r7, #0]
 800dba6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	221a      	movs	r2, #26
 800dbac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dbae:	f000 f843 	bl	800dc38 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dbb2:	4b02      	ldr	r3, [pc, #8]	; (800dbbc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	20000164 	.word	0x20000164

0800dbc0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b082      	sub	sp, #8
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	6039      	str	r1, [r7, #0]
 800dbca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dbcc:	79fb      	ldrb	r3, [r7, #7]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d105      	bne.n	800dbde <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dbd2:	683a      	ldr	r2, [r7, #0]
 800dbd4:	4907      	ldr	r1, [pc, #28]	; (800dbf4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dbd6:	4808      	ldr	r0, [pc, #32]	; (800dbf8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dbd8:	f7fd fdb7 	bl	800b74a <USBD_GetString>
 800dbdc:	e004      	b.n	800dbe8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dbde:	683a      	ldr	r2, [r7, #0]
 800dbe0:	4904      	ldr	r1, [pc, #16]	; (800dbf4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dbe2:	4805      	ldr	r0, [pc, #20]	; (800dbf8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dbe4:	f7fd fdb1 	bl	800b74a <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbe8:	4b02      	ldr	r3, [pc, #8]	; (800dbf4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3708      	adds	r7, #8
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}
 800dbf2:	bf00      	nop
 800dbf4:	20002400 	.word	0x20002400
 800dbf8:	08010bd8 	.word	0x08010bd8

0800dbfc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b082      	sub	sp, #8
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	4603      	mov	r3, r0
 800dc04:	6039      	str	r1, [r7, #0]
 800dc06:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc08:	79fb      	ldrb	r3, [r7, #7]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d105      	bne.n	800dc1a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc0e:	683a      	ldr	r2, [r7, #0]
 800dc10:	4907      	ldr	r1, [pc, #28]	; (800dc30 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc12:	4808      	ldr	r0, [pc, #32]	; (800dc34 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc14:	f7fd fd99 	bl	800b74a <USBD_GetString>
 800dc18:	e004      	b.n	800dc24 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc1a:	683a      	ldr	r2, [r7, #0]
 800dc1c:	4904      	ldr	r1, [pc, #16]	; (800dc30 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc1e:	4805      	ldr	r0, [pc, #20]	; (800dc34 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc20:	f7fd fd93 	bl	800b74a <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc24:	4b02      	ldr	r3, [pc, #8]	; (800dc30 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3708      	adds	r7, #8
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	bd80      	pop	{r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	20002400 	.word	0x20002400
 800dc34:	08010be4 	.word	0x08010be4

0800dc38 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b084      	sub	sp, #16
 800dc3c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc3e:	4b0f      	ldr	r3, [pc, #60]	; (800dc7c <Get_SerialNum+0x44>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dc44:	4b0e      	ldr	r3, [pc, #56]	; (800dc80 <Get_SerialNum+0x48>)
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dc4a:	4b0e      	ldr	r3, [pc, #56]	; (800dc84 <Get_SerialNum+0x4c>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dc50:	68fa      	ldr	r2, [r7, #12]
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	4413      	add	r3, r2
 800dc56:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d009      	beq.n	800dc72 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dc5e:	2208      	movs	r2, #8
 800dc60:	4909      	ldr	r1, [pc, #36]	; (800dc88 <Get_SerialNum+0x50>)
 800dc62:	68f8      	ldr	r0, [r7, #12]
 800dc64:	f000 f814 	bl	800dc90 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dc68:	2204      	movs	r2, #4
 800dc6a:	4908      	ldr	r1, [pc, #32]	; (800dc8c <Get_SerialNum+0x54>)
 800dc6c:	68b8      	ldr	r0, [r7, #8]
 800dc6e:	f000 f80f 	bl	800dc90 <IntToUnicode>
  }
}
 800dc72:	bf00      	nop
 800dc74:	3710      	adds	r7, #16
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	1fff7a10 	.word	0x1fff7a10
 800dc80:	1fff7a14 	.word	0x1fff7a14
 800dc84:	1fff7a18 	.word	0x1fff7a18
 800dc88:	20000166 	.word	0x20000166
 800dc8c:	20000176 	.word	0x20000176

0800dc90 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dc90:	b480      	push	{r7}
 800dc92:	b087      	sub	sp, #28
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	60f8      	str	r0, [r7, #12]
 800dc98:	60b9      	str	r1, [r7, #8]
 800dc9a:	4613      	mov	r3, r2
 800dc9c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dc9e:	2300      	movs	r3, #0
 800dca0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dca2:	2300      	movs	r3, #0
 800dca4:	75fb      	strb	r3, [r7, #23]
 800dca6:	e027      	b.n	800dcf8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	0f1b      	lsrs	r3, r3, #28
 800dcac:	2b09      	cmp	r3, #9
 800dcae:	d80b      	bhi.n	800dcc8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	0f1b      	lsrs	r3, r3, #28
 800dcb4:	b2da      	uxtb	r2, r3
 800dcb6:	7dfb      	ldrb	r3, [r7, #23]
 800dcb8:	005b      	lsls	r3, r3, #1
 800dcba:	4619      	mov	r1, r3
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	440b      	add	r3, r1
 800dcc0:	3230      	adds	r2, #48	; 0x30
 800dcc2:	b2d2      	uxtb	r2, r2
 800dcc4:	701a      	strb	r2, [r3, #0]
 800dcc6:	e00a      	b.n	800dcde <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	0f1b      	lsrs	r3, r3, #28
 800dccc:	b2da      	uxtb	r2, r3
 800dcce:	7dfb      	ldrb	r3, [r7, #23]
 800dcd0:	005b      	lsls	r3, r3, #1
 800dcd2:	4619      	mov	r1, r3
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	440b      	add	r3, r1
 800dcd8:	3237      	adds	r2, #55	; 0x37
 800dcda:	b2d2      	uxtb	r2, r2
 800dcdc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	011b      	lsls	r3, r3, #4
 800dce2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dce4:	7dfb      	ldrb	r3, [r7, #23]
 800dce6:	005b      	lsls	r3, r3, #1
 800dce8:	3301      	adds	r3, #1
 800dcea:	68ba      	ldr	r2, [r7, #8]
 800dcec:	4413      	add	r3, r2
 800dcee:	2200      	movs	r2, #0
 800dcf0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dcf2:	7dfb      	ldrb	r3, [r7, #23]
 800dcf4:	3301      	adds	r3, #1
 800dcf6:	75fb      	strb	r3, [r7, #23]
 800dcf8:	7dfa      	ldrb	r2, [r7, #23]
 800dcfa:	79fb      	ldrb	r3, [r7, #7]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d3d3      	bcc.n	800dca8 <IntToUnicode+0x18>
  }
}
 800dd00:	bf00      	nop
 800dd02:	bf00      	nop
 800dd04:	371c      	adds	r7, #28
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
	...

0800dd10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800dd10:	f8df d034 	ldr.w	sp, [pc, #52]	; 800dd48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800dd14:	480d      	ldr	r0, [pc, #52]	; (800dd4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800dd16:	490e      	ldr	r1, [pc, #56]	; (800dd50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800dd18:	4a0e      	ldr	r2, [pc, #56]	; (800dd54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800dd1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800dd1c:	e002      	b.n	800dd24 <LoopCopyDataInit>

0800dd1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800dd1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800dd20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800dd22:	3304      	adds	r3, #4

0800dd24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800dd24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800dd26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800dd28:	d3f9      	bcc.n	800dd1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800dd2a:	4a0b      	ldr	r2, [pc, #44]	; (800dd58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800dd2c:	4c0b      	ldr	r4, [pc, #44]	; (800dd5c <LoopFillZerobss+0x26>)
  movs r3, #0
 800dd2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800dd30:	e001      	b.n	800dd36 <LoopFillZerobss>

0800dd32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800dd32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800dd34:	3204      	adds	r2, #4

0800dd36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800dd36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800dd38:	d3fb      	bcc.n	800dd32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800dd3a:	f7ff fac7 	bl	800d2cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800dd3e:	f000 f811 	bl	800dd64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800dd42:	f7fe fcb7 	bl	800c6b4 <main>
  bx  lr    
 800dd46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800dd48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800dd4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800dd50:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 800dd54:	08011014 	.word	0x08011014
  ldr r2, =_sbss
 800dd58:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 800dd5c:	20002610 	.word	0x20002610

0800dd60 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800dd60:	e7fe      	b.n	800dd60 <DMA1_Stream0_IRQHandler>
	...

0800dd64 <__libc_init_array>:
 800dd64:	b570      	push	{r4, r5, r6, lr}
 800dd66:	4d0d      	ldr	r5, [pc, #52]	; (800dd9c <__libc_init_array+0x38>)
 800dd68:	4c0d      	ldr	r4, [pc, #52]	; (800dda0 <__libc_init_array+0x3c>)
 800dd6a:	1b64      	subs	r4, r4, r5
 800dd6c:	10a4      	asrs	r4, r4, #2
 800dd6e:	2600      	movs	r6, #0
 800dd70:	42a6      	cmp	r6, r4
 800dd72:	d109      	bne.n	800dd88 <__libc_init_array+0x24>
 800dd74:	4d0b      	ldr	r5, [pc, #44]	; (800dda4 <__libc_init_array+0x40>)
 800dd76:	4c0c      	ldr	r4, [pc, #48]	; (800dda8 <__libc_init_array+0x44>)
 800dd78:	f002 ff04 	bl	8010b84 <_init>
 800dd7c:	1b64      	subs	r4, r4, r5
 800dd7e:	10a4      	asrs	r4, r4, #2
 800dd80:	2600      	movs	r6, #0
 800dd82:	42a6      	cmp	r6, r4
 800dd84:	d105      	bne.n	800dd92 <__libc_init_array+0x2e>
 800dd86:	bd70      	pop	{r4, r5, r6, pc}
 800dd88:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd8c:	4798      	blx	r3
 800dd8e:	3601      	adds	r6, #1
 800dd90:	e7ee      	b.n	800dd70 <__libc_init_array+0xc>
 800dd92:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd96:	4798      	blx	r3
 800dd98:	3601      	adds	r6, #1
 800dd9a:	e7f2      	b.n	800dd82 <__libc_init_array+0x1e>
 800dd9c:	0801100c 	.word	0x0801100c
 800dda0:	0801100c 	.word	0x0801100c
 800dda4:	0801100c 	.word	0x0801100c
 800dda8:	08011010 	.word	0x08011010

0800ddac <memset>:
 800ddac:	4402      	add	r2, r0
 800ddae:	4603      	mov	r3, r0
 800ddb0:	4293      	cmp	r3, r2
 800ddb2:	d100      	bne.n	800ddb6 <memset+0xa>
 800ddb4:	4770      	bx	lr
 800ddb6:	f803 1b01 	strb.w	r1, [r3], #1
 800ddba:	e7f9      	b.n	800ddb0 <memset+0x4>

0800ddbc <__cvt>:
 800ddbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ddc0:	ec55 4b10 	vmov	r4, r5, d0
 800ddc4:	2d00      	cmp	r5, #0
 800ddc6:	460e      	mov	r6, r1
 800ddc8:	4619      	mov	r1, r3
 800ddca:	462b      	mov	r3, r5
 800ddcc:	bfbb      	ittet	lt
 800ddce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ddd2:	461d      	movlt	r5, r3
 800ddd4:	2300      	movge	r3, #0
 800ddd6:	232d      	movlt	r3, #45	; 0x2d
 800ddd8:	700b      	strb	r3, [r1, #0]
 800ddda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dddc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dde0:	4691      	mov	r9, r2
 800dde2:	f023 0820 	bic.w	r8, r3, #32
 800dde6:	bfbc      	itt	lt
 800dde8:	4622      	movlt	r2, r4
 800ddea:	4614      	movlt	r4, r2
 800ddec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ddf0:	d005      	beq.n	800ddfe <__cvt+0x42>
 800ddf2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ddf6:	d100      	bne.n	800ddfa <__cvt+0x3e>
 800ddf8:	3601      	adds	r6, #1
 800ddfa:	2102      	movs	r1, #2
 800ddfc:	e000      	b.n	800de00 <__cvt+0x44>
 800ddfe:	2103      	movs	r1, #3
 800de00:	ab03      	add	r3, sp, #12
 800de02:	9301      	str	r3, [sp, #4]
 800de04:	ab02      	add	r3, sp, #8
 800de06:	9300      	str	r3, [sp, #0]
 800de08:	ec45 4b10 	vmov	d0, r4, r5
 800de0c:	4653      	mov	r3, sl
 800de0e:	4632      	mov	r2, r6
 800de10:	f000 fcea 	bl	800e7e8 <_dtoa_r>
 800de14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800de18:	4607      	mov	r7, r0
 800de1a:	d102      	bne.n	800de22 <__cvt+0x66>
 800de1c:	f019 0f01 	tst.w	r9, #1
 800de20:	d022      	beq.n	800de68 <__cvt+0xac>
 800de22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800de26:	eb07 0906 	add.w	r9, r7, r6
 800de2a:	d110      	bne.n	800de4e <__cvt+0x92>
 800de2c:	783b      	ldrb	r3, [r7, #0]
 800de2e:	2b30      	cmp	r3, #48	; 0x30
 800de30:	d10a      	bne.n	800de48 <__cvt+0x8c>
 800de32:	2200      	movs	r2, #0
 800de34:	2300      	movs	r3, #0
 800de36:	4620      	mov	r0, r4
 800de38:	4629      	mov	r1, r5
 800de3a:	f7f2 fe4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800de3e:	b918      	cbnz	r0, 800de48 <__cvt+0x8c>
 800de40:	f1c6 0601 	rsb	r6, r6, #1
 800de44:	f8ca 6000 	str.w	r6, [sl]
 800de48:	f8da 3000 	ldr.w	r3, [sl]
 800de4c:	4499      	add	r9, r3
 800de4e:	2200      	movs	r2, #0
 800de50:	2300      	movs	r3, #0
 800de52:	4620      	mov	r0, r4
 800de54:	4629      	mov	r1, r5
 800de56:	f7f2 fe3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800de5a:	b108      	cbz	r0, 800de60 <__cvt+0xa4>
 800de5c:	f8cd 900c 	str.w	r9, [sp, #12]
 800de60:	2230      	movs	r2, #48	; 0x30
 800de62:	9b03      	ldr	r3, [sp, #12]
 800de64:	454b      	cmp	r3, r9
 800de66:	d307      	bcc.n	800de78 <__cvt+0xbc>
 800de68:	9b03      	ldr	r3, [sp, #12]
 800de6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de6c:	1bdb      	subs	r3, r3, r7
 800de6e:	4638      	mov	r0, r7
 800de70:	6013      	str	r3, [r2, #0]
 800de72:	b004      	add	sp, #16
 800de74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de78:	1c59      	adds	r1, r3, #1
 800de7a:	9103      	str	r1, [sp, #12]
 800de7c:	701a      	strb	r2, [r3, #0]
 800de7e:	e7f0      	b.n	800de62 <__cvt+0xa6>

0800de80 <__exponent>:
 800de80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de82:	4603      	mov	r3, r0
 800de84:	2900      	cmp	r1, #0
 800de86:	bfb8      	it	lt
 800de88:	4249      	neglt	r1, r1
 800de8a:	f803 2b02 	strb.w	r2, [r3], #2
 800de8e:	bfb4      	ite	lt
 800de90:	222d      	movlt	r2, #45	; 0x2d
 800de92:	222b      	movge	r2, #43	; 0x2b
 800de94:	2909      	cmp	r1, #9
 800de96:	7042      	strb	r2, [r0, #1]
 800de98:	dd2a      	ble.n	800def0 <__exponent+0x70>
 800de9a:	f10d 0407 	add.w	r4, sp, #7
 800de9e:	46a4      	mov	ip, r4
 800dea0:	270a      	movs	r7, #10
 800dea2:	46a6      	mov	lr, r4
 800dea4:	460a      	mov	r2, r1
 800dea6:	fb91 f6f7 	sdiv	r6, r1, r7
 800deaa:	fb07 1516 	mls	r5, r7, r6, r1
 800deae:	3530      	adds	r5, #48	; 0x30
 800deb0:	2a63      	cmp	r2, #99	; 0x63
 800deb2:	f104 34ff 	add.w	r4, r4, #4294967295
 800deb6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800deba:	4631      	mov	r1, r6
 800debc:	dcf1      	bgt.n	800dea2 <__exponent+0x22>
 800debe:	3130      	adds	r1, #48	; 0x30
 800dec0:	f1ae 0502 	sub.w	r5, lr, #2
 800dec4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dec8:	1c44      	adds	r4, r0, #1
 800deca:	4629      	mov	r1, r5
 800decc:	4561      	cmp	r1, ip
 800dece:	d30a      	bcc.n	800dee6 <__exponent+0x66>
 800ded0:	f10d 0209 	add.w	r2, sp, #9
 800ded4:	eba2 020e 	sub.w	r2, r2, lr
 800ded8:	4565      	cmp	r5, ip
 800deda:	bf88      	it	hi
 800dedc:	2200      	movhi	r2, #0
 800dede:	4413      	add	r3, r2
 800dee0:	1a18      	subs	r0, r3, r0
 800dee2:	b003      	add	sp, #12
 800dee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dee6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800deea:	f804 2f01 	strb.w	r2, [r4, #1]!
 800deee:	e7ed      	b.n	800decc <__exponent+0x4c>
 800def0:	2330      	movs	r3, #48	; 0x30
 800def2:	3130      	adds	r1, #48	; 0x30
 800def4:	7083      	strb	r3, [r0, #2]
 800def6:	70c1      	strb	r1, [r0, #3]
 800def8:	1d03      	adds	r3, r0, #4
 800defa:	e7f1      	b.n	800dee0 <__exponent+0x60>

0800defc <_printf_float>:
 800defc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df00:	ed2d 8b02 	vpush	{d8}
 800df04:	b08d      	sub	sp, #52	; 0x34
 800df06:	460c      	mov	r4, r1
 800df08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800df0c:	4616      	mov	r6, r2
 800df0e:	461f      	mov	r7, r3
 800df10:	4605      	mov	r5, r0
 800df12:	f001 fa55 	bl	800f3c0 <_localeconv_r>
 800df16:	f8d0 a000 	ldr.w	sl, [r0]
 800df1a:	4650      	mov	r0, sl
 800df1c:	f7f2 f960 	bl	80001e0 <strlen>
 800df20:	2300      	movs	r3, #0
 800df22:	930a      	str	r3, [sp, #40]	; 0x28
 800df24:	6823      	ldr	r3, [r4, #0]
 800df26:	9305      	str	r3, [sp, #20]
 800df28:	f8d8 3000 	ldr.w	r3, [r8]
 800df2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800df30:	3307      	adds	r3, #7
 800df32:	f023 0307 	bic.w	r3, r3, #7
 800df36:	f103 0208 	add.w	r2, r3, #8
 800df3a:	f8c8 2000 	str.w	r2, [r8]
 800df3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df42:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800df46:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800df4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800df4e:	9307      	str	r3, [sp, #28]
 800df50:	f8cd 8018 	str.w	r8, [sp, #24]
 800df54:	ee08 0a10 	vmov	s16, r0
 800df58:	4b9f      	ldr	r3, [pc, #636]	; (800e1d8 <_printf_float+0x2dc>)
 800df5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df5e:	f04f 32ff 	mov.w	r2, #4294967295
 800df62:	f7f2 fdeb 	bl	8000b3c <__aeabi_dcmpun>
 800df66:	bb88      	cbnz	r0, 800dfcc <_printf_float+0xd0>
 800df68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800df6c:	4b9a      	ldr	r3, [pc, #616]	; (800e1d8 <_printf_float+0x2dc>)
 800df6e:	f04f 32ff 	mov.w	r2, #4294967295
 800df72:	f7f2 fdc5 	bl	8000b00 <__aeabi_dcmple>
 800df76:	bb48      	cbnz	r0, 800dfcc <_printf_float+0xd0>
 800df78:	2200      	movs	r2, #0
 800df7a:	2300      	movs	r3, #0
 800df7c:	4640      	mov	r0, r8
 800df7e:	4649      	mov	r1, r9
 800df80:	f7f2 fdb4 	bl	8000aec <__aeabi_dcmplt>
 800df84:	b110      	cbz	r0, 800df8c <_printf_float+0x90>
 800df86:	232d      	movs	r3, #45	; 0x2d
 800df88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df8c:	4b93      	ldr	r3, [pc, #588]	; (800e1dc <_printf_float+0x2e0>)
 800df8e:	4894      	ldr	r0, [pc, #592]	; (800e1e0 <_printf_float+0x2e4>)
 800df90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800df94:	bf94      	ite	ls
 800df96:	4698      	movls	r8, r3
 800df98:	4680      	movhi	r8, r0
 800df9a:	2303      	movs	r3, #3
 800df9c:	6123      	str	r3, [r4, #16]
 800df9e:	9b05      	ldr	r3, [sp, #20]
 800dfa0:	f023 0204 	bic.w	r2, r3, #4
 800dfa4:	6022      	str	r2, [r4, #0]
 800dfa6:	f04f 0900 	mov.w	r9, #0
 800dfaa:	9700      	str	r7, [sp, #0]
 800dfac:	4633      	mov	r3, r6
 800dfae:	aa0b      	add	r2, sp, #44	; 0x2c
 800dfb0:	4621      	mov	r1, r4
 800dfb2:	4628      	mov	r0, r5
 800dfb4:	f000 f9d8 	bl	800e368 <_printf_common>
 800dfb8:	3001      	adds	r0, #1
 800dfba:	f040 8090 	bne.w	800e0de <_printf_float+0x1e2>
 800dfbe:	f04f 30ff 	mov.w	r0, #4294967295
 800dfc2:	b00d      	add	sp, #52	; 0x34
 800dfc4:	ecbd 8b02 	vpop	{d8}
 800dfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfcc:	4642      	mov	r2, r8
 800dfce:	464b      	mov	r3, r9
 800dfd0:	4640      	mov	r0, r8
 800dfd2:	4649      	mov	r1, r9
 800dfd4:	f7f2 fdb2 	bl	8000b3c <__aeabi_dcmpun>
 800dfd8:	b140      	cbz	r0, 800dfec <_printf_float+0xf0>
 800dfda:	464b      	mov	r3, r9
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	bfbc      	itt	lt
 800dfe0:	232d      	movlt	r3, #45	; 0x2d
 800dfe2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dfe6:	487f      	ldr	r0, [pc, #508]	; (800e1e4 <_printf_float+0x2e8>)
 800dfe8:	4b7f      	ldr	r3, [pc, #508]	; (800e1e8 <_printf_float+0x2ec>)
 800dfea:	e7d1      	b.n	800df90 <_printf_float+0x94>
 800dfec:	6863      	ldr	r3, [r4, #4]
 800dfee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dff2:	9206      	str	r2, [sp, #24]
 800dff4:	1c5a      	adds	r2, r3, #1
 800dff6:	d13f      	bne.n	800e078 <_printf_float+0x17c>
 800dff8:	2306      	movs	r3, #6
 800dffa:	6063      	str	r3, [r4, #4]
 800dffc:	9b05      	ldr	r3, [sp, #20]
 800dffe:	6861      	ldr	r1, [r4, #4]
 800e000:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e004:	2300      	movs	r3, #0
 800e006:	9303      	str	r3, [sp, #12]
 800e008:	ab0a      	add	r3, sp, #40	; 0x28
 800e00a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e00e:	ab09      	add	r3, sp, #36	; 0x24
 800e010:	ec49 8b10 	vmov	d0, r8, r9
 800e014:	9300      	str	r3, [sp, #0]
 800e016:	6022      	str	r2, [r4, #0]
 800e018:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e01c:	4628      	mov	r0, r5
 800e01e:	f7ff fecd 	bl	800ddbc <__cvt>
 800e022:	9b06      	ldr	r3, [sp, #24]
 800e024:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e026:	2b47      	cmp	r3, #71	; 0x47
 800e028:	4680      	mov	r8, r0
 800e02a:	d108      	bne.n	800e03e <_printf_float+0x142>
 800e02c:	1cc8      	adds	r0, r1, #3
 800e02e:	db02      	blt.n	800e036 <_printf_float+0x13a>
 800e030:	6863      	ldr	r3, [r4, #4]
 800e032:	4299      	cmp	r1, r3
 800e034:	dd41      	ble.n	800e0ba <_printf_float+0x1be>
 800e036:	f1ab 0b02 	sub.w	fp, fp, #2
 800e03a:	fa5f fb8b 	uxtb.w	fp, fp
 800e03e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e042:	d820      	bhi.n	800e086 <_printf_float+0x18a>
 800e044:	3901      	subs	r1, #1
 800e046:	465a      	mov	r2, fp
 800e048:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e04c:	9109      	str	r1, [sp, #36]	; 0x24
 800e04e:	f7ff ff17 	bl	800de80 <__exponent>
 800e052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e054:	1813      	adds	r3, r2, r0
 800e056:	2a01      	cmp	r2, #1
 800e058:	4681      	mov	r9, r0
 800e05a:	6123      	str	r3, [r4, #16]
 800e05c:	dc02      	bgt.n	800e064 <_printf_float+0x168>
 800e05e:	6822      	ldr	r2, [r4, #0]
 800e060:	07d2      	lsls	r2, r2, #31
 800e062:	d501      	bpl.n	800e068 <_printf_float+0x16c>
 800e064:	3301      	adds	r3, #1
 800e066:	6123      	str	r3, [r4, #16]
 800e068:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d09c      	beq.n	800dfaa <_printf_float+0xae>
 800e070:	232d      	movs	r3, #45	; 0x2d
 800e072:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e076:	e798      	b.n	800dfaa <_printf_float+0xae>
 800e078:	9a06      	ldr	r2, [sp, #24]
 800e07a:	2a47      	cmp	r2, #71	; 0x47
 800e07c:	d1be      	bne.n	800dffc <_printf_float+0x100>
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d1bc      	bne.n	800dffc <_printf_float+0x100>
 800e082:	2301      	movs	r3, #1
 800e084:	e7b9      	b.n	800dffa <_printf_float+0xfe>
 800e086:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e08a:	d118      	bne.n	800e0be <_printf_float+0x1c2>
 800e08c:	2900      	cmp	r1, #0
 800e08e:	6863      	ldr	r3, [r4, #4]
 800e090:	dd0b      	ble.n	800e0aa <_printf_float+0x1ae>
 800e092:	6121      	str	r1, [r4, #16]
 800e094:	b913      	cbnz	r3, 800e09c <_printf_float+0x1a0>
 800e096:	6822      	ldr	r2, [r4, #0]
 800e098:	07d0      	lsls	r0, r2, #31
 800e09a:	d502      	bpl.n	800e0a2 <_printf_float+0x1a6>
 800e09c:	3301      	adds	r3, #1
 800e09e:	440b      	add	r3, r1
 800e0a0:	6123      	str	r3, [r4, #16]
 800e0a2:	65a1      	str	r1, [r4, #88]	; 0x58
 800e0a4:	f04f 0900 	mov.w	r9, #0
 800e0a8:	e7de      	b.n	800e068 <_printf_float+0x16c>
 800e0aa:	b913      	cbnz	r3, 800e0b2 <_printf_float+0x1b6>
 800e0ac:	6822      	ldr	r2, [r4, #0]
 800e0ae:	07d2      	lsls	r2, r2, #31
 800e0b0:	d501      	bpl.n	800e0b6 <_printf_float+0x1ba>
 800e0b2:	3302      	adds	r3, #2
 800e0b4:	e7f4      	b.n	800e0a0 <_printf_float+0x1a4>
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	e7f2      	b.n	800e0a0 <_printf_float+0x1a4>
 800e0ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0c0:	4299      	cmp	r1, r3
 800e0c2:	db05      	blt.n	800e0d0 <_printf_float+0x1d4>
 800e0c4:	6823      	ldr	r3, [r4, #0]
 800e0c6:	6121      	str	r1, [r4, #16]
 800e0c8:	07d8      	lsls	r0, r3, #31
 800e0ca:	d5ea      	bpl.n	800e0a2 <_printf_float+0x1a6>
 800e0cc:	1c4b      	adds	r3, r1, #1
 800e0ce:	e7e7      	b.n	800e0a0 <_printf_float+0x1a4>
 800e0d0:	2900      	cmp	r1, #0
 800e0d2:	bfd4      	ite	le
 800e0d4:	f1c1 0202 	rsble	r2, r1, #2
 800e0d8:	2201      	movgt	r2, #1
 800e0da:	4413      	add	r3, r2
 800e0dc:	e7e0      	b.n	800e0a0 <_printf_float+0x1a4>
 800e0de:	6823      	ldr	r3, [r4, #0]
 800e0e0:	055a      	lsls	r2, r3, #21
 800e0e2:	d407      	bmi.n	800e0f4 <_printf_float+0x1f8>
 800e0e4:	6923      	ldr	r3, [r4, #16]
 800e0e6:	4642      	mov	r2, r8
 800e0e8:	4631      	mov	r1, r6
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	47b8      	blx	r7
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	d12c      	bne.n	800e14c <_printf_float+0x250>
 800e0f2:	e764      	b.n	800dfbe <_printf_float+0xc2>
 800e0f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e0f8:	f240 80e0 	bls.w	800e2bc <_printf_float+0x3c0>
 800e0fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e100:	2200      	movs	r2, #0
 800e102:	2300      	movs	r3, #0
 800e104:	f7f2 fce8 	bl	8000ad8 <__aeabi_dcmpeq>
 800e108:	2800      	cmp	r0, #0
 800e10a:	d034      	beq.n	800e176 <_printf_float+0x27a>
 800e10c:	4a37      	ldr	r2, [pc, #220]	; (800e1ec <_printf_float+0x2f0>)
 800e10e:	2301      	movs	r3, #1
 800e110:	4631      	mov	r1, r6
 800e112:	4628      	mov	r0, r5
 800e114:	47b8      	blx	r7
 800e116:	3001      	adds	r0, #1
 800e118:	f43f af51 	beq.w	800dfbe <_printf_float+0xc2>
 800e11c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e120:	429a      	cmp	r2, r3
 800e122:	db02      	blt.n	800e12a <_printf_float+0x22e>
 800e124:	6823      	ldr	r3, [r4, #0]
 800e126:	07d8      	lsls	r0, r3, #31
 800e128:	d510      	bpl.n	800e14c <_printf_float+0x250>
 800e12a:	ee18 3a10 	vmov	r3, s16
 800e12e:	4652      	mov	r2, sl
 800e130:	4631      	mov	r1, r6
 800e132:	4628      	mov	r0, r5
 800e134:	47b8      	blx	r7
 800e136:	3001      	adds	r0, #1
 800e138:	f43f af41 	beq.w	800dfbe <_printf_float+0xc2>
 800e13c:	f04f 0800 	mov.w	r8, #0
 800e140:	f104 091a 	add.w	r9, r4, #26
 800e144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e146:	3b01      	subs	r3, #1
 800e148:	4543      	cmp	r3, r8
 800e14a:	dc09      	bgt.n	800e160 <_printf_float+0x264>
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	079b      	lsls	r3, r3, #30
 800e150:	f100 8105 	bmi.w	800e35e <_printf_float+0x462>
 800e154:	68e0      	ldr	r0, [r4, #12]
 800e156:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e158:	4298      	cmp	r0, r3
 800e15a:	bfb8      	it	lt
 800e15c:	4618      	movlt	r0, r3
 800e15e:	e730      	b.n	800dfc2 <_printf_float+0xc6>
 800e160:	2301      	movs	r3, #1
 800e162:	464a      	mov	r2, r9
 800e164:	4631      	mov	r1, r6
 800e166:	4628      	mov	r0, r5
 800e168:	47b8      	blx	r7
 800e16a:	3001      	adds	r0, #1
 800e16c:	f43f af27 	beq.w	800dfbe <_printf_float+0xc2>
 800e170:	f108 0801 	add.w	r8, r8, #1
 800e174:	e7e6      	b.n	800e144 <_printf_float+0x248>
 800e176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e178:	2b00      	cmp	r3, #0
 800e17a:	dc39      	bgt.n	800e1f0 <_printf_float+0x2f4>
 800e17c:	4a1b      	ldr	r2, [pc, #108]	; (800e1ec <_printf_float+0x2f0>)
 800e17e:	2301      	movs	r3, #1
 800e180:	4631      	mov	r1, r6
 800e182:	4628      	mov	r0, r5
 800e184:	47b8      	blx	r7
 800e186:	3001      	adds	r0, #1
 800e188:	f43f af19 	beq.w	800dfbe <_printf_float+0xc2>
 800e18c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e190:	4313      	orrs	r3, r2
 800e192:	d102      	bne.n	800e19a <_printf_float+0x29e>
 800e194:	6823      	ldr	r3, [r4, #0]
 800e196:	07d9      	lsls	r1, r3, #31
 800e198:	d5d8      	bpl.n	800e14c <_printf_float+0x250>
 800e19a:	ee18 3a10 	vmov	r3, s16
 800e19e:	4652      	mov	r2, sl
 800e1a0:	4631      	mov	r1, r6
 800e1a2:	4628      	mov	r0, r5
 800e1a4:	47b8      	blx	r7
 800e1a6:	3001      	adds	r0, #1
 800e1a8:	f43f af09 	beq.w	800dfbe <_printf_float+0xc2>
 800e1ac:	f04f 0900 	mov.w	r9, #0
 800e1b0:	f104 0a1a 	add.w	sl, r4, #26
 800e1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1b6:	425b      	negs	r3, r3
 800e1b8:	454b      	cmp	r3, r9
 800e1ba:	dc01      	bgt.n	800e1c0 <_printf_float+0x2c4>
 800e1bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1be:	e792      	b.n	800e0e6 <_printf_float+0x1ea>
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	4652      	mov	r2, sl
 800e1c4:	4631      	mov	r1, r6
 800e1c6:	4628      	mov	r0, r5
 800e1c8:	47b8      	blx	r7
 800e1ca:	3001      	adds	r0, #1
 800e1cc:	f43f aef7 	beq.w	800dfbe <_printf_float+0xc2>
 800e1d0:	f109 0901 	add.w	r9, r9, #1
 800e1d4:	e7ee      	b.n	800e1b4 <_printf_float+0x2b8>
 800e1d6:	bf00      	nop
 800e1d8:	7fefffff 	.word	0x7fefffff
 800e1dc:	08010c28 	.word	0x08010c28
 800e1e0:	08010c2c 	.word	0x08010c2c
 800e1e4:	08010c34 	.word	0x08010c34
 800e1e8:	08010c30 	.word	0x08010c30
 800e1ec:	08010c38 	.word	0x08010c38
 800e1f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	bfa8      	it	ge
 800e1f8:	461a      	movge	r2, r3
 800e1fa:	2a00      	cmp	r2, #0
 800e1fc:	4691      	mov	r9, r2
 800e1fe:	dc37      	bgt.n	800e270 <_printf_float+0x374>
 800e200:	f04f 0b00 	mov.w	fp, #0
 800e204:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e208:	f104 021a 	add.w	r2, r4, #26
 800e20c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e20e:	9305      	str	r3, [sp, #20]
 800e210:	eba3 0309 	sub.w	r3, r3, r9
 800e214:	455b      	cmp	r3, fp
 800e216:	dc33      	bgt.n	800e280 <_printf_float+0x384>
 800e218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e21c:	429a      	cmp	r2, r3
 800e21e:	db3b      	blt.n	800e298 <_printf_float+0x39c>
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	07da      	lsls	r2, r3, #31
 800e224:	d438      	bmi.n	800e298 <_printf_float+0x39c>
 800e226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e228:	9b05      	ldr	r3, [sp, #20]
 800e22a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e22c:	1ad3      	subs	r3, r2, r3
 800e22e:	eba2 0901 	sub.w	r9, r2, r1
 800e232:	4599      	cmp	r9, r3
 800e234:	bfa8      	it	ge
 800e236:	4699      	movge	r9, r3
 800e238:	f1b9 0f00 	cmp.w	r9, #0
 800e23c:	dc35      	bgt.n	800e2aa <_printf_float+0x3ae>
 800e23e:	f04f 0800 	mov.w	r8, #0
 800e242:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e246:	f104 0a1a 	add.w	sl, r4, #26
 800e24a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e24e:	1a9b      	subs	r3, r3, r2
 800e250:	eba3 0309 	sub.w	r3, r3, r9
 800e254:	4543      	cmp	r3, r8
 800e256:	f77f af79 	ble.w	800e14c <_printf_float+0x250>
 800e25a:	2301      	movs	r3, #1
 800e25c:	4652      	mov	r2, sl
 800e25e:	4631      	mov	r1, r6
 800e260:	4628      	mov	r0, r5
 800e262:	47b8      	blx	r7
 800e264:	3001      	adds	r0, #1
 800e266:	f43f aeaa 	beq.w	800dfbe <_printf_float+0xc2>
 800e26a:	f108 0801 	add.w	r8, r8, #1
 800e26e:	e7ec      	b.n	800e24a <_printf_float+0x34e>
 800e270:	4613      	mov	r3, r2
 800e272:	4631      	mov	r1, r6
 800e274:	4642      	mov	r2, r8
 800e276:	4628      	mov	r0, r5
 800e278:	47b8      	blx	r7
 800e27a:	3001      	adds	r0, #1
 800e27c:	d1c0      	bne.n	800e200 <_printf_float+0x304>
 800e27e:	e69e      	b.n	800dfbe <_printf_float+0xc2>
 800e280:	2301      	movs	r3, #1
 800e282:	4631      	mov	r1, r6
 800e284:	4628      	mov	r0, r5
 800e286:	9205      	str	r2, [sp, #20]
 800e288:	47b8      	blx	r7
 800e28a:	3001      	adds	r0, #1
 800e28c:	f43f ae97 	beq.w	800dfbe <_printf_float+0xc2>
 800e290:	9a05      	ldr	r2, [sp, #20]
 800e292:	f10b 0b01 	add.w	fp, fp, #1
 800e296:	e7b9      	b.n	800e20c <_printf_float+0x310>
 800e298:	ee18 3a10 	vmov	r3, s16
 800e29c:	4652      	mov	r2, sl
 800e29e:	4631      	mov	r1, r6
 800e2a0:	4628      	mov	r0, r5
 800e2a2:	47b8      	blx	r7
 800e2a4:	3001      	adds	r0, #1
 800e2a6:	d1be      	bne.n	800e226 <_printf_float+0x32a>
 800e2a8:	e689      	b.n	800dfbe <_printf_float+0xc2>
 800e2aa:	9a05      	ldr	r2, [sp, #20]
 800e2ac:	464b      	mov	r3, r9
 800e2ae:	4442      	add	r2, r8
 800e2b0:	4631      	mov	r1, r6
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	47b8      	blx	r7
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	d1c1      	bne.n	800e23e <_printf_float+0x342>
 800e2ba:	e680      	b.n	800dfbe <_printf_float+0xc2>
 800e2bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2be:	2a01      	cmp	r2, #1
 800e2c0:	dc01      	bgt.n	800e2c6 <_printf_float+0x3ca>
 800e2c2:	07db      	lsls	r3, r3, #31
 800e2c4:	d538      	bpl.n	800e338 <_printf_float+0x43c>
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	4642      	mov	r2, r8
 800e2ca:	4631      	mov	r1, r6
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	47b8      	blx	r7
 800e2d0:	3001      	adds	r0, #1
 800e2d2:	f43f ae74 	beq.w	800dfbe <_printf_float+0xc2>
 800e2d6:	ee18 3a10 	vmov	r3, s16
 800e2da:	4652      	mov	r2, sl
 800e2dc:	4631      	mov	r1, r6
 800e2de:	4628      	mov	r0, r5
 800e2e0:	47b8      	blx	r7
 800e2e2:	3001      	adds	r0, #1
 800e2e4:	f43f ae6b 	beq.w	800dfbe <_printf_float+0xc2>
 800e2e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	f7f2 fbf2 	bl	8000ad8 <__aeabi_dcmpeq>
 800e2f4:	b9d8      	cbnz	r0, 800e32e <_printf_float+0x432>
 800e2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2f8:	f108 0201 	add.w	r2, r8, #1
 800e2fc:	3b01      	subs	r3, #1
 800e2fe:	4631      	mov	r1, r6
 800e300:	4628      	mov	r0, r5
 800e302:	47b8      	blx	r7
 800e304:	3001      	adds	r0, #1
 800e306:	d10e      	bne.n	800e326 <_printf_float+0x42a>
 800e308:	e659      	b.n	800dfbe <_printf_float+0xc2>
 800e30a:	2301      	movs	r3, #1
 800e30c:	4652      	mov	r2, sl
 800e30e:	4631      	mov	r1, r6
 800e310:	4628      	mov	r0, r5
 800e312:	47b8      	blx	r7
 800e314:	3001      	adds	r0, #1
 800e316:	f43f ae52 	beq.w	800dfbe <_printf_float+0xc2>
 800e31a:	f108 0801 	add.w	r8, r8, #1
 800e31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e320:	3b01      	subs	r3, #1
 800e322:	4543      	cmp	r3, r8
 800e324:	dcf1      	bgt.n	800e30a <_printf_float+0x40e>
 800e326:	464b      	mov	r3, r9
 800e328:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e32c:	e6dc      	b.n	800e0e8 <_printf_float+0x1ec>
 800e32e:	f04f 0800 	mov.w	r8, #0
 800e332:	f104 0a1a 	add.w	sl, r4, #26
 800e336:	e7f2      	b.n	800e31e <_printf_float+0x422>
 800e338:	2301      	movs	r3, #1
 800e33a:	4642      	mov	r2, r8
 800e33c:	e7df      	b.n	800e2fe <_printf_float+0x402>
 800e33e:	2301      	movs	r3, #1
 800e340:	464a      	mov	r2, r9
 800e342:	4631      	mov	r1, r6
 800e344:	4628      	mov	r0, r5
 800e346:	47b8      	blx	r7
 800e348:	3001      	adds	r0, #1
 800e34a:	f43f ae38 	beq.w	800dfbe <_printf_float+0xc2>
 800e34e:	f108 0801 	add.w	r8, r8, #1
 800e352:	68e3      	ldr	r3, [r4, #12]
 800e354:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e356:	1a5b      	subs	r3, r3, r1
 800e358:	4543      	cmp	r3, r8
 800e35a:	dcf0      	bgt.n	800e33e <_printf_float+0x442>
 800e35c:	e6fa      	b.n	800e154 <_printf_float+0x258>
 800e35e:	f04f 0800 	mov.w	r8, #0
 800e362:	f104 0919 	add.w	r9, r4, #25
 800e366:	e7f4      	b.n	800e352 <_printf_float+0x456>

0800e368 <_printf_common>:
 800e368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e36c:	4616      	mov	r6, r2
 800e36e:	4699      	mov	r9, r3
 800e370:	688a      	ldr	r2, [r1, #8]
 800e372:	690b      	ldr	r3, [r1, #16]
 800e374:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e378:	4293      	cmp	r3, r2
 800e37a:	bfb8      	it	lt
 800e37c:	4613      	movlt	r3, r2
 800e37e:	6033      	str	r3, [r6, #0]
 800e380:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e384:	4607      	mov	r7, r0
 800e386:	460c      	mov	r4, r1
 800e388:	b10a      	cbz	r2, 800e38e <_printf_common+0x26>
 800e38a:	3301      	adds	r3, #1
 800e38c:	6033      	str	r3, [r6, #0]
 800e38e:	6823      	ldr	r3, [r4, #0]
 800e390:	0699      	lsls	r1, r3, #26
 800e392:	bf42      	ittt	mi
 800e394:	6833      	ldrmi	r3, [r6, #0]
 800e396:	3302      	addmi	r3, #2
 800e398:	6033      	strmi	r3, [r6, #0]
 800e39a:	6825      	ldr	r5, [r4, #0]
 800e39c:	f015 0506 	ands.w	r5, r5, #6
 800e3a0:	d106      	bne.n	800e3b0 <_printf_common+0x48>
 800e3a2:	f104 0a19 	add.w	sl, r4, #25
 800e3a6:	68e3      	ldr	r3, [r4, #12]
 800e3a8:	6832      	ldr	r2, [r6, #0]
 800e3aa:	1a9b      	subs	r3, r3, r2
 800e3ac:	42ab      	cmp	r3, r5
 800e3ae:	dc26      	bgt.n	800e3fe <_printf_common+0x96>
 800e3b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e3b4:	1e13      	subs	r3, r2, #0
 800e3b6:	6822      	ldr	r2, [r4, #0]
 800e3b8:	bf18      	it	ne
 800e3ba:	2301      	movne	r3, #1
 800e3bc:	0692      	lsls	r2, r2, #26
 800e3be:	d42b      	bmi.n	800e418 <_printf_common+0xb0>
 800e3c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e3c4:	4649      	mov	r1, r9
 800e3c6:	4638      	mov	r0, r7
 800e3c8:	47c0      	blx	r8
 800e3ca:	3001      	adds	r0, #1
 800e3cc:	d01e      	beq.n	800e40c <_printf_common+0xa4>
 800e3ce:	6823      	ldr	r3, [r4, #0]
 800e3d0:	68e5      	ldr	r5, [r4, #12]
 800e3d2:	6832      	ldr	r2, [r6, #0]
 800e3d4:	f003 0306 	and.w	r3, r3, #6
 800e3d8:	2b04      	cmp	r3, #4
 800e3da:	bf08      	it	eq
 800e3dc:	1aad      	subeq	r5, r5, r2
 800e3de:	68a3      	ldr	r3, [r4, #8]
 800e3e0:	6922      	ldr	r2, [r4, #16]
 800e3e2:	bf0c      	ite	eq
 800e3e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e3e8:	2500      	movne	r5, #0
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	bfc4      	itt	gt
 800e3ee:	1a9b      	subgt	r3, r3, r2
 800e3f0:	18ed      	addgt	r5, r5, r3
 800e3f2:	2600      	movs	r6, #0
 800e3f4:	341a      	adds	r4, #26
 800e3f6:	42b5      	cmp	r5, r6
 800e3f8:	d11a      	bne.n	800e430 <_printf_common+0xc8>
 800e3fa:	2000      	movs	r0, #0
 800e3fc:	e008      	b.n	800e410 <_printf_common+0xa8>
 800e3fe:	2301      	movs	r3, #1
 800e400:	4652      	mov	r2, sl
 800e402:	4649      	mov	r1, r9
 800e404:	4638      	mov	r0, r7
 800e406:	47c0      	blx	r8
 800e408:	3001      	adds	r0, #1
 800e40a:	d103      	bne.n	800e414 <_printf_common+0xac>
 800e40c:	f04f 30ff 	mov.w	r0, #4294967295
 800e410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e414:	3501      	adds	r5, #1
 800e416:	e7c6      	b.n	800e3a6 <_printf_common+0x3e>
 800e418:	18e1      	adds	r1, r4, r3
 800e41a:	1c5a      	adds	r2, r3, #1
 800e41c:	2030      	movs	r0, #48	; 0x30
 800e41e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e422:	4422      	add	r2, r4
 800e424:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e428:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e42c:	3302      	adds	r3, #2
 800e42e:	e7c7      	b.n	800e3c0 <_printf_common+0x58>
 800e430:	2301      	movs	r3, #1
 800e432:	4622      	mov	r2, r4
 800e434:	4649      	mov	r1, r9
 800e436:	4638      	mov	r0, r7
 800e438:	47c0      	blx	r8
 800e43a:	3001      	adds	r0, #1
 800e43c:	d0e6      	beq.n	800e40c <_printf_common+0xa4>
 800e43e:	3601      	adds	r6, #1
 800e440:	e7d9      	b.n	800e3f6 <_printf_common+0x8e>
	...

0800e444 <_printf_i>:
 800e444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e448:	460c      	mov	r4, r1
 800e44a:	4691      	mov	r9, r2
 800e44c:	7e27      	ldrb	r7, [r4, #24]
 800e44e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e450:	2f78      	cmp	r7, #120	; 0x78
 800e452:	4680      	mov	r8, r0
 800e454:	469a      	mov	sl, r3
 800e456:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e45a:	d807      	bhi.n	800e46c <_printf_i+0x28>
 800e45c:	2f62      	cmp	r7, #98	; 0x62
 800e45e:	d80a      	bhi.n	800e476 <_printf_i+0x32>
 800e460:	2f00      	cmp	r7, #0
 800e462:	f000 80d8 	beq.w	800e616 <_printf_i+0x1d2>
 800e466:	2f58      	cmp	r7, #88	; 0x58
 800e468:	f000 80a3 	beq.w	800e5b2 <_printf_i+0x16e>
 800e46c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e470:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e474:	e03a      	b.n	800e4ec <_printf_i+0xa8>
 800e476:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e47a:	2b15      	cmp	r3, #21
 800e47c:	d8f6      	bhi.n	800e46c <_printf_i+0x28>
 800e47e:	a001      	add	r0, pc, #4	; (adr r0, 800e484 <_printf_i+0x40>)
 800e480:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e484:	0800e4dd 	.word	0x0800e4dd
 800e488:	0800e4f1 	.word	0x0800e4f1
 800e48c:	0800e46d 	.word	0x0800e46d
 800e490:	0800e46d 	.word	0x0800e46d
 800e494:	0800e46d 	.word	0x0800e46d
 800e498:	0800e46d 	.word	0x0800e46d
 800e49c:	0800e4f1 	.word	0x0800e4f1
 800e4a0:	0800e46d 	.word	0x0800e46d
 800e4a4:	0800e46d 	.word	0x0800e46d
 800e4a8:	0800e46d 	.word	0x0800e46d
 800e4ac:	0800e46d 	.word	0x0800e46d
 800e4b0:	0800e5fd 	.word	0x0800e5fd
 800e4b4:	0800e521 	.word	0x0800e521
 800e4b8:	0800e5df 	.word	0x0800e5df
 800e4bc:	0800e46d 	.word	0x0800e46d
 800e4c0:	0800e46d 	.word	0x0800e46d
 800e4c4:	0800e61f 	.word	0x0800e61f
 800e4c8:	0800e46d 	.word	0x0800e46d
 800e4cc:	0800e521 	.word	0x0800e521
 800e4d0:	0800e46d 	.word	0x0800e46d
 800e4d4:	0800e46d 	.word	0x0800e46d
 800e4d8:	0800e5e7 	.word	0x0800e5e7
 800e4dc:	680b      	ldr	r3, [r1, #0]
 800e4de:	1d1a      	adds	r2, r3, #4
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	600a      	str	r2, [r1, #0]
 800e4e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e4e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e4ec:	2301      	movs	r3, #1
 800e4ee:	e0a3      	b.n	800e638 <_printf_i+0x1f4>
 800e4f0:	6825      	ldr	r5, [r4, #0]
 800e4f2:	6808      	ldr	r0, [r1, #0]
 800e4f4:	062e      	lsls	r6, r5, #24
 800e4f6:	f100 0304 	add.w	r3, r0, #4
 800e4fa:	d50a      	bpl.n	800e512 <_printf_i+0xce>
 800e4fc:	6805      	ldr	r5, [r0, #0]
 800e4fe:	600b      	str	r3, [r1, #0]
 800e500:	2d00      	cmp	r5, #0
 800e502:	da03      	bge.n	800e50c <_printf_i+0xc8>
 800e504:	232d      	movs	r3, #45	; 0x2d
 800e506:	426d      	negs	r5, r5
 800e508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e50c:	485e      	ldr	r0, [pc, #376]	; (800e688 <_printf_i+0x244>)
 800e50e:	230a      	movs	r3, #10
 800e510:	e019      	b.n	800e546 <_printf_i+0x102>
 800e512:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e516:	6805      	ldr	r5, [r0, #0]
 800e518:	600b      	str	r3, [r1, #0]
 800e51a:	bf18      	it	ne
 800e51c:	b22d      	sxthne	r5, r5
 800e51e:	e7ef      	b.n	800e500 <_printf_i+0xbc>
 800e520:	680b      	ldr	r3, [r1, #0]
 800e522:	6825      	ldr	r5, [r4, #0]
 800e524:	1d18      	adds	r0, r3, #4
 800e526:	6008      	str	r0, [r1, #0]
 800e528:	0628      	lsls	r0, r5, #24
 800e52a:	d501      	bpl.n	800e530 <_printf_i+0xec>
 800e52c:	681d      	ldr	r5, [r3, #0]
 800e52e:	e002      	b.n	800e536 <_printf_i+0xf2>
 800e530:	0669      	lsls	r1, r5, #25
 800e532:	d5fb      	bpl.n	800e52c <_printf_i+0xe8>
 800e534:	881d      	ldrh	r5, [r3, #0]
 800e536:	4854      	ldr	r0, [pc, #336]	; (800e688 <_printf_i+0x244>)
 800e538:	2f6f      	cmp	r7, #111	; 0x6f
 800e53a:	bf0c      	ite	eq
 800e53c:	2308      	moveq	r3, #8
 800e53e:	230a      	movne	r3, #10
 800e540:	2100      	movs	r1, #0
 800e542:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e546:	6866      	ldr	r6, [r4, #4]
 800e548:	60a6      	str	r6, [r4, #8]
 800e54a:	2e00      	cmp	r6, #0
 800e54c:	bfa2      	ittt	ge
 800e54e:	6821      	ldrge	r1, [r4, #0]
 800e550:	f021 0104 	bicge.w	r1, r1, #4
 800e554:	6021      	strge	r1, [r4, #0]
 800e556:	b90d      	cbnz	r5, 800e55c <_printf_i+0x118>
 800e558:	2e00      	cmp	r6, #0
 800e55a:	d04d      	beq.n	800e5f8 <_printf_i+0x1b4>
 800e55c:	4616      	mov	r6, r2
 800e55e:	fbb5 f1f3 	udiv	r1, r5, r3
 800e562:	fb03 5711 	mls	r7, r3, r1, r5
 800e566:	5dc7      	ldrb	r7, [r0, r7]
 800e568:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e56c:	462f      	mov	r7, r5
 800e56e:	42bb      	cmp	r3, r7
 800e570:	460d      	mov	r5, r1
 800e572:	d9f4      	bls.n	800e55e <_printf_i+0x11a>
 800e574:	2b08      	cmp	r3, #8
 800e576:	d10b      	bne.n	800e590 <_printf_i+0x14c>
 800e578:	6823      	ldr	r3, [r4, #0]
 800e57a:	07df      	lsls	r7, r3, #31
 800e57c:	d508      	bpl.n	800e590 <_printf_i+0x14c>
 800e57e:	6923      	ldr	r3, [r4, #16]
 800e580:	6861      	ldr	r1, [r4, #4]
 800e582:	4299      	cmp	r1, r3
 800e584:	bfde      	ittt	le
 800e586:	2330      	movle	r3, #48	; 0x30
 800e588:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e58c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e590:	1b92      	subs	r2, r2, r6
 800e592:	6122      	str	r2, [r4, #16]
 800e594:	f8cd a000 	str.w	sl, [sp]
 800e598:	464b      	mov	r3, r9
 800e59a:	aa03      	add	r2, sp, #12
 800e59c:	4621      	mov	r1, r4
 800e59e:	4640      	mov	r0, r8
 800e5a0:	f7ff fee2 	bl	800e368 <_printf_common>
 800e5a4:	3001      	adds	r0, #1
 800e5a6:	d14c      	bne.n	800e642 <_printf_i+0x1fe>
 800e5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ac:	b004      	add	sp, #16
 800e5ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5b2:	4835      	ldr	r0, [pc, #212]	; (800e688 <_printf_i+0x244>)
 800e5b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e5b8:	6823      	ldr	r3, [r4, #0]
 800e5ba:	680e      	ldr	r6, [r1, #0]
 800e5bc:	061f      	lsls	r7, r3, #24
 800e5be:	f856 5b04 	ldr.w	r5, [r6], #4
 800e5c2:	600e      	str	r6, [r1, #0]
 800e5c4:	d514      	bpl.n	800e5f0 <_printf_i+0x1ac>
 800e5c6:	07d9      	lsls	r1, r3, #31
 800e5c8:	bf44      	itt	mi
 800e5ca:	f043 0320 	orrmi.w	r3, r3, #32
 800e5ce:	6023      	strmi	r3, [r4, #0]
 800e5d0:	b91d      	cbnz	r5, 800e5da <_printf_i+0x196>
 800e5d2:	6823      	ldr	r3, [r4, #0]
 800e5d4:	f023 0320 	bic.w	r3, r3, #32
 800e5d8:	6023      	str	r3, [r4, #0]
 800e5da:	2310      	movs	r3, #16
 800e5dc:	e7b0      	b.n	800e540 <_printf_i+0xfc>
 800e5de:	6823      	ldr	r3, [r4, #0]
 800e5e0:	f043 0320 	orr.w	r3, r3, #32
 800e5e4:	6023      	str	r3, [r4, #0]
 800e5e6:	2378      	movs	r3, #120	; 0x78
 800e5e8:	4828      	ldr	r0, [pc, #160]	; (800e68c <_printf_i+0x248>)
 800e5ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e5ee:	e7e3      	b.n	800e5b8 <_printf_i+0x174>
 800e5f0:	065e      	lsls	r6, r3, #25
 800e5f2:	bf48      	it	mi
 800e5f4:	b2ad      	uxthmi	r5, r5
 800e5f6:	e7e6      	b.n	800e5c6 <_printf_i+0x182>
 800e5f8:	4616      	mov	r6, r2
 800e5fa:	e7bb      	b.n	800e574 <_printf_i+0x130>
 800e5fc:	680b      	ldr	r3, [r1, #0]
 800e5fe:	6826      	ldr	r6, [r4, #0]
 800e600:	6960      	ldr	r0, [r4, #20]
 800e602:	1d1d      	adds	r5, r3, #4
 800e604:	600d      	str	r5, [r1, #0]
 800e606:	0635      	lsls	r5, r6, #24
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	d501      	bpl.n	800e610 <_printf_i+0x1cc>
 800e60c:	6018      	str	r0, [r3, #0]
 800e60e:	e002      	b.n	800e616 <_printf_i+0x1d2>
 800e610:	0671      	lsls	r1, r6, #25
 800e612:	d5fb      	bpl.n	800e60c <_printf_i+0x1c8>
 800e614:	8018      	strh	r0, [r3, #0]
 800e616:	2300      	movs	r3, #0
 800e618:	6123      	str	r3, [r4, #16]
 800e61a:	4616      	mov	r6, r2
 800e61c:	e7ba      	b.n	800e594 <_printf_i+0x150>
 800e61e:	680b      	ldr	r3, [r1, #0]
 800e620:	1d1a      	adds	r2, r3, #4
 800e622:	600a      	str	r2, [r1, #0]
 800e624:	681e      	ldr	r6, [r3, #0]
 800e626:	6862      	ldr	r2, [r4, #4]
 800e628:	2100      	movs	r1, #0
 800e62a:	4630      	mov	r0, r6
 800e62c:	f7f1 fde0 	bl	80001f0 <memchr>
 800e630:	b108      	cbz	r0, 800e636 <_printf_i+0x1f2>
 800e632:	1b80      	subs	r0, r0, r6
 800e634:	6060      	str	r0, [r4, #4]
 800e636:	6863      	ldr	r3, [r4, #4]
 800e638:	6123      	str	r3, [r4, #16]
 800e63a:	2300      	movs	r3, #0
 800e63c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e640:	e7a8      	b.n	800e594 <_printf_i+0x150>
 800e642:	6923      	ldr	r3, [r4, #16]
 800e644:	4632      	mov	r2, r6
 800e646:	4649      	mov	r1, r9
 800e648:	4640      	mov	r0, r8
 800e64a:	47d0      	blx	sl
 800e64c:	3001      	adds	r0, #1
 800e64e:	d0ab      	beq.n	800e5a8 <_printf_i+0x164>
 800e650:	6823      	ldr	r3, [r4, #0]
 800e652:	079b      	lsls	r3, r3, #30
 800e654:	d413      	bmi.n	800e67e <_printf_i+0x23a>
 800e656:	68e0      	ldr	r0, [r4, #12]
 800e658:	9b03      	ldr	r3, [sp, #12]
 800e65a:	4298      	cmp	r0, r3
 800e65c:	bfb8      	it	lt
 800e65e:	4618      	movlt	r0, r3
 800e660:	e7a4      	b.n	800e5ac <_printf_i+0x168>
 800e662:	2301      	movs	r3, #1
 800e664:	4632      	mov	r2, r6
 800e666:	4649      	mov	r1, r9
 800e668:	4640      	mov	r0, r8
 800e66a:	47d0      	blx	sl
 800e66c:	3001      	adds	r0, #1
 800e66e:	d09b      	beq.n	800e5a8 <_printf_i+0x164>
 800e670:	3501      	adds	r5, #1
 800e672:	68e3      	ldr	r3, [r4, #12]
 800e674:	9903      	ldr	r1, [sp, #12]
 800e676:	1a5b      	subs	r3, r3, r1
 800e678:	42ab      	cmp	r3, r5
 800e67a:	dcf2      	bgt.n	800e662 <_printf_i+0x21e>
 800e67c:	e7eb      	b.n	800e656 <_printf_i+0x212>
 800e67e:	2500      	movs	r5, #0
 800e680:	f104 0619 	add.w	r6, r4, #25
 800e684:	e7f5      	b.n	800e672 <_printf_i+0x22e>
 800e686:	bf00      	nop
 800e688:	08010c3a 	.word	0x08010c3a
 800e68c:	08010c4b 	.word	0x08010c4b

0800e690 <siprintf>:
 800e690:	b40e      	push	{r1, r2, r3}
 800e692:	b500      	push	{lr}
 800e694:	b09c      	sub	sp, #112	; 0x70
 800e696:	ab1d      	add	r3, sp, #116	; 0x74
 800e698:	9002      	str	r0, [sp, #8]
 800e69a:	9006      	str	r0, [sp, #24]
 800e69c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e6a0:	4809      	ldr	r0, [pc, #36]	; (800e6c8 <siprintf+0x38>)
 800e6a2:	9107      	str	r1, [sp, #28]
 800e6a4:	9104      	str	r1, [sp, #16]
 800e6a6:	4909      	ldr	r1, [pc, #36]	; (800e6cc <siprintf+0x3c>)
 800e6a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6ac:	9105      	str	r1, [sp, #20]
 800e6ae:	6800      	ldr	r0, [r0, #0]
 800e6b0:	9301      	str	r3, [sp, #4]
 800e6b2:	a902      	add	r1, sp, #8
 800e6b4:	f001 fb32 	bl	800fd1c <_svfiprintf_r>
 800e6b8:	9b02      	ldr	r3, [sp, #8]
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	701a      	strb	r2, [r3, #0]
 800e6be:	b01c      	add	sp, #112	; 0x70
 800e6c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6c4:	b003      	add	sp, #12
 800e6c6:	4770      	bx	lr
 800e6c8:	20000180 	.word	0x20000180
 800e6cc:	ffff0208 	.word	0xffff0208

0800e6d0 <quorem>:
 800e6d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6d4:	6903      	ldr	r3, [r0, #16]
 800e6d6:	690c      	ldr	r4, [r1, #16]
 800e6d8:	42a3      	cmp	r3, r4
 800e6da:	4607      	mov	r7, r0
 800e6dc:	f2c0 8081 	blt.w	800e7e2 <quorem+0x112>
 800e6e0:	3c01      	subs	r4, #1
 800e6e2:	f101 0814 	add.w	r8, r1, #20
 800e6e6:	f100 0514 	add.w	r5, r0, #20
 800e6ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e6ee:	9301      	str	r3, [sp, #4]
 800e6f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e6f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e700:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e704:	fbb2 f6f3 	udiv	r6, r2, r3
 800e708:	d331      	bcc.n	800e76e <quorem+0x9e>
 800e70a:	f04f 0e00 	mov.w	lr, #0
 800e70e:	4640      	mov	r0, r8
 800e710:	46ac      	mov	ip, r5
 800e712:	46f2      	mov	sl, lr
 800e714:	f850 2b04 	ldr.w	r2, [r0], #4
 800e718:	b293      	uxth	r3, r2
 800e71a:	fb06 e303 	mla	r3, r6, r3, lr
 800e71e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e722:	b29b      	uxth	r3, r3
 800e724:	ebaa 0303 	sub.w	r3, sl, r3
 800e728:	0c12      	lsrs	r2, r2, #16
 800e72a:	f8dc a000 	ldr.w	sl, [ip]
 800e72e:	fb06 e202 	mla	r2, r6, r2, lr
 800e732:	fa13 f38a 	uxtah	r3, r3, sl
 800e736:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e73a:	fa1f fa82 	uxth.w	sl, r2
 800e73e:	f8dc 2000 	ldr.w	r2, [ip]
 800e742:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e746:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e74a:	b29b      	uxth	r3, r3
 800e74c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e750:	4581      	cmp	r9, r0
 800e752:	f84c 3b04 	str.w	r3, [ip], #4
 800e756:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e75a:	d2db      	bcs.n	800e714 <quorem+0x44>
 800e75c:	f855 300b 	ldr.w	r3, [r5, fp]
 800e760:	b92b      	cbnz	r3, 800e76e <quorem+0x9e>
 800e762:	9b01      	ldr	r3, [sp, #4]
 800e764:	3b04      	subs	r3, #4
 800e766:	429d      	cmp	r5, r3
 800e768:	461a      	mov	r2, r3
 800e76a:	d32e      	bcc.n	800e7ca <quorem+0xfa>
 800e76c:	613c      	str	r4, [r7, #16]
 800e76e:	4638      	mov	r0, r7
 800e770:	f001 f8be 	bl	800f8f0 <__mcmp>
 800e774:	2800      	cmp	r0, #0
 800e776:	db24      	blt.n	800e7c2 <quorem+0xf2>
 800e778:	3601      	adds	r6, #1
 800e77a:	4628      	mov	r0, r5
 800e77c:	f04f 0c00 	mov.w	ip, #0
 800e780:	f858 2b04 	ldr.w	r2, [r8], #4
 800e784:	f8d0 e000 	ldr.w	lr, [r0]
 800e788:	b293      	uxth	r3, r2
 800e78a:	ebac 0303 	sub.w	r3, ip, r3
 800e78e:	0c12      	lsrs	r2, r2, #16
 800e790:	fa13 f38e 	uxtah	r3, r3, lr
 800e794:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e798:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7a2:	45c1      	cmp	r9, r8
 800e7a4:	f840 3b04 	str.w	r3, [r0], #4
 800e7a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e7ac:	d2e8      	bcs.n	800e780 <quorem+0xb0>
 800e7ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e7b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e7b6:	b922      	cbnz	r2, 800e7c2 <quorem+0xf2>
 800e7b8:	3b04      	subs	r3, #4
 800e7ba:	429d      	cmp	r5, r3
 800e7bc:	461a      	mov	r2, r3
 800e7be:	d30a      	bcc.n	800e7d6 <quorem+0x106>
 800e7c0:	613c      	str	r4, [r7, #16]
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	b003      	add	sp, #12
 800e7c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ca:	6812      	ldr	r2, [r2, #0]
 800e7cc:	3b04      	subs	r3, #4
 800e7ce:	2a00      	cmp	r2, #0
 800e7d0:	d1cc      	bne.n	800e76c <quorem+0x9c>
 800e7d2:	3c01      	subs	r4, #1
 800e7d4:	e7c7      	b.n	800e766 <quorem+0x96>
 800e7d6:	6812      	ldr	r2, [r2, #0]
 800e7d8:	3b04      	subs	r3, #4
 800e7da:	2a00      	cmp	r2, #0
 800e7dc:	d1f0      	bne.n	800e7c0 <quorem+0xf0>
 800e7de:	3c01      	subs	r4, #1
 800e7e0:	e7eb      	b.n	800e7ba <quorem+0xea>
 800e7e2:	2000      	movs	r0, #0
 800e7e4:	e7ee      	b.n	800e7c4 <quorem+0xf4>
	...

0800e7e8 <_dtoa_r>:
 800e7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7ec:	ed2d 8b02 	vpush	{d8}
 800e7f0:	ec57 6b10 	vmov	r6, r7, d0
 800e7f4:	b095      	sub	sp, #84	; 0x54
 800e7f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e7f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e7fc:	9105      	str	r1, [sp, #20]
 800e7fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800e802:	4604      	mov	r4, r0
 800e804:	9209      	str	r2, [sp, #36]	; 0x24
 800e806:	930f      	str	r3, [sp, #60]	; 0x3c
 800e808:	b975      	cbnz	r5, 800e828 <_dtoa_r+0x40>
 800e80a:	2010      	movs	r0, #16
 800e80c:	f000 fddc 	bl	800f3c8 <malloc>
 800e810:	4602      	mov	r2, r0
 800e812:	6260      	str	r0, [r4, #36]	; 0x24
 800e814:	b920      	cbnz	r0, 800e820 <_dtoa_r+0x38>
 800e816:	4bb2      	ldr	r3, [pc, #712]	; (800eae0 <_dtoa_r+0x2f8>)
 800e818:	21ea      	movs	r1, #234	; 0xea
 800e81a:	48b2      	ldr	r0, [pc, #712]	; (800eae4 <_dtoa_r+0x2fc>)
 800e81c:	f001 fb8e 	bl	800ff3c <__assert_func>
 800e820:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e824:	6005      	str	r5, [r0, #0]
 800e826:	60c5      	str	r5, [r0, #12]
 800e828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e82a:	6819      	ldr	r1, [r3, #0]
 800e82c:	b151      	cbz	r1, 800e844 <_dtoa_r+0x5c>
 800e82e:	685a      	ldr	r2, [r3, #4]
 800e830:	604a      	str	r2, [r1, #4]
 800e832:	2301      	movs	r3, #1
 800e834:	4093      	lsls	r3, r2
 800e836:	608b      	str	r3, [r1, #8]
 800e838:	4620      	mov	r0, r4
 800e83a:	f000 fe1b 	bl	800f474 <_Bfree>
 800e83e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e840:	2200      	movs	r2, #0
 800e842:	601a      	str	r2, [r3, #0]
 800e844:	1e3b      	subs	r3, r7, #0
 800e846:	bfb9      	ittee	lt
 800e848:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e84c:	9303      	strlt	r3, [sp, #12]
 800e84e:	2300      	movge	r3, #0
 800e850:	f8c8 3000 	strge.w	r3, [r8]
 800e854:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800e858:	4ba3      	ldr	r3, [pc, #652]	; (800eae8 <_dtoa_r+0x300>)
 800e85a:	bfbc      	itt	lt
 800e85c:	2201      	movlt	r2, #1
 800e85e:	f8c8 2000 	strlt.w	r2, [r8]
 800e862:	ea33 0309 	bics.w	r3, r3, r9
 800e866:	d11b      	bne.n	800e8a0 <_dtoa_r+0xb8>
 800e868:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e86a:	f242 730f 	movw	r3, #9999	; 0x270f
 800e86e:	6013      	str	r3, [r2, #0]
 800e870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e874:	4333      	orrs	r3, r6
 800e876:	f000 857a 	beq.w	800f36e <_dtoa_r+0xb86>
 800e87a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e87c:	b963      	cbnz	r3, 800e898 <_dtoa_r+0xb0>
 800e87e:	4b9b      	ldr	r3, [pc, #620]	; (800eaec <_dtoa_r+0x304>)
 800e880:	e024      	b.n	800e8cc <_dtoa_r+0xe4>
 800e882:	4b9b      	ldr	r3, [pc, #620]	; (800eaf0 <_dtoa_r+0x308>)
 800e884:	9300      	str	r3, [sp, #0]
 800e886:	3308      	adds	r3, #8
 800e888:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e88a:	6013      	str	r3, [r2, #0]
 800e88c:	9800      	ldr	r0, [sp, #0]
 800e88e:	b015      	add	sp, #84	; 0x54
 800e890:	ecbd 8b02 	vpop	{d8}
 800e894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e898:	4b94      	ldr	r3, [pc, #592]	; (800eaec <_dtoa_r+0x304>)
 800e89a:	9300      	str	r3, [sp, #0]
 800e89c:	3303      	adds	r3, #3
 800e89e:	e7f3      	b.n	800e888 <_dtoa_r+0xa0>
 800e8a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	ec51 0b17 	vmov	r0, r1, d7
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e8b0:	f7f2 f912 	bl	8000ad8 <__aeabi_dcmpeq>
 800e8b4:	4680      	mov	r8, r0
 800e8b6:	b158      	cbz	r0, 800e8d0 <_dtoa_r+0xe8>
 800e8b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	6013      	str	r3, [r2, #0]
 800e8be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	f000 8551 	beq.w	800f368 <_dtoa_r+0xb80>
 800e8c6:	488b      	ldr	r0, [pc, #556]	; (800eaf4 <_dtoa_r+0x30c>)
 800e8c8:	6018      	str	r0, [r3, #0]
 800e8ca:	1e43      	subs	r3, r0, #1
 800e8cc:	9300      	str	r3, [sp, #0]
 800e8ce:	e7dd      	b.n	800e88c <_dtoa_r+0xa4>
 800e8d0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e8d4:	aa12      	add	r2, sp, #72	; 0x48
 800e8d6:	a913      	add	r1, sp, #76	; 0x4c
 800e8d8:	4620      	mov	r0, r4
 800e8da:	f001 f8ad 	bl	800fa38 <__d2b>
 800e8de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e8e2:	4683      	mov	fp, r0
 800e8e4:	2d00      	cmp	r5, #0
 800e8e6:	d07c      	beq.n	800e9e2 <_dtoa_r+0x1fa>
 800e8e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8ea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e8ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8f2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800e8f6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e8fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e8fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e902:	4b7d      	ldr	r3, [pc, #500]	; (800eaf8 <_dtoa_r+0x310>)
 800e904:	2200      	movs	r2, #0
 800e906:	4630      	mov	r0, r6
 800e908:	4639      	mov	r1, r7
 800e90a:	f7f1 fcc5 	bl	8000298 <__aeabi_dsub>
 800e90e:	a36e      	add	r3, pc, #440	; (adr r3, 800eac8 <_dtoa_r+0x2e0>)
 800e910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e914:	f7f1 fe78 	bl	8000608 <__aeabi_dmul>
 800e918:	a36d      	add	r3, pc, #436	; (adr r3, 800ead0 <_dtoa_r+0x2e8>)
 800e91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e91e:	f7f1 fcbd 	bl	800029c <__adddf3>
 800e922:	4606      	mov	r6, r0
 800e924:	4628      	mov	r0, r5
 800e926:	460f      	mov	r7, r1
 800e928:	f7f1 fe04 	bl	8000534 <__aeabi_i2d>
 800e92c:	a36a      	add	r3, pc, #424	; (adr r3, 800ead8 <_dtoa_r+0x2f0>)
 800e92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e932:	f7f1 fe69 	bl	8000608 <__aeabi_dmul>
 800e936:	4602      	mov	r2, r0
 800e938:	460b      	mov	r3, r1
 800e93a:	4630      	mov	r0, r6
 800e93c:	4639      	mov	r1, r7
 800e93e:	f7f1 fcad 	bl	800029c <__adddf3>
 800e942:	4606      	mov	r6, r0
 800e944:	460f      	mov	r7, r1
 800e946:	f7f2 f90f 	bl	8000b68 <__aeabi_d2iz>
 800e94a:	2200      	movs	r2, #0
 800e94c:	4682      	mov	sl, r0
 800e94e:	2300      	movs	r3, #0
 800e950:	4630      	mov	r0, r6
 800e952:	4639      	mov	r1, r7
 800e954:	f7f2 f8ca 	bl	8000aec <__aeabi_dcmplt>
 800e958:	b148      	cbz	r0, 800e96e <_dtoa_r+0x186>
 800e95a:	4650      	mov	r0, sl
 800e95c:	f7f1 fdea 	bl	8000534 <__aeabi_i2d>
 800e960:	4632      	mov	r2, r6
 800e962:	463b      	mov	r3, r7
 800e964:	f7f2 f8b8 	bl	8000ad8 <__aeabi_dcmpeq>
 800e968:	b908      	cbnz	r0, 800e96e <_dtoa_r+0x186>
 800e96a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e96e:	f1ba 0f16 	cmp.w	sl, #22
 800e972:	d854      	bhi.n	800ea1e <_dtoa_r+0x236>
 800e974:	4b61      	ldr	r3, [pc, #388]	; (800eafc <_dtoa_r+0x314>)
 800e976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e97e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e982:	f7f2 f8b3 	bl	8000aec <__aeabi_dcmplt>
 800e986:	2800      	cmp	r0, #0
 800e988:	d04b      	beq.n	800ea22 <_dtoa_r+0x23a>
 800e98a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e98e:	2300      	movs	r3, #0
 800e990:	930e      	str	r3, [sp, #56]	; 0x38
 800e992:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e994:	1b5d      	subs	r5, r3, r5
 800e996:	1e6b      	subs	r3, r5, #1
 800e998:	9304      	str	r3, [sp, #16]
 800e99a:	bf43      	ittte	mi
 800e99c:	2300      	movmi	r3, #0
 800e99e:	f1c5 0801 	rsbmi	r8, r5, #1
 800e9a2:	9304      	strmi	r3, [sp, #16]
 800e9a4:	f04f 0800 	movpl.w	r8, #0
 800e9a8:	f1ba 0f00 	cmp.w	sl, #0
 800e9ac:	db3b      	blt.n	800ea26 <_dtoa_r+0x23e>
 800e9ae:	9b04      	ldr	r3, [sp, #16]
 800e9b0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800e9b4:	4453      	add	r3, sl
 800e9b6:	9304      	str	r3, [sp, #16]
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	9306      	str	r3, [sp, #24]
 800e9bc:	9b05      	ldr	r3, [sp, #20]
 800e9be:	2b09      	cmp	r3, #9
 800e9c0:	d869      	bhi.n	800ea96 <_dtoa_r+0x2ae>
 800e9c2:	2b05      	cmp	r3, #5
 800e9c4:	bfc4      	itt	gt
 800e9c6:	3b04      	subgt	r3, #4
 800e9c8:	9305      	strgt	r3, [sp, #20]
 800e9ca:	9b05      	ldr	r3, [sp, #20]
 800e9cc:	f1a3 0302 	sub.w	r3, r3, #2
 800e9d0:	bfcc      	ite	gt
 800e9d2:	2500      	movgt	r5, #0
 800e9d4:	2501      	movle	r5, #1
 800e9d6:	2b03      	cmp	r3, #3
 800e9d8:	d869      	bhi.n	800eaae <_dtoa_r+0x2c6>
 800e9da:	e8df f003 	tbb	[pc, r3]
 800e9de:	4e2c      	.short	0x4e2c
 800e9e0:	5a4c      	.short	0x5a4c
 800e9e2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800e9e6:	441d      	add	r5, r3
 800e9e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e9ec:	2b20      	cmp	r3, #32
 800e9ee:	bfc1      	itttt	gt
 800e9f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e9f4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e9f8:	fa09 f303 	lslgt.w	r3, r9, r3
 800e9fc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ea00:	bfda      	itte	le
 800ea02:	f1c3 0320 	rsble	r3, r3, #32
 800ea06:	fa06 f003 	lslle.w	r0, r6, r3
 800ea0a:	4318      	orrgt	r0, r3
 800ea0c:	f7f1 fd82 	bl	8000514 <__aeabi_ui2d>
 800ea10:	2301      	movs	r3, #1
 800ea12:	4606      	mov	r6, r0
 800ea14:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ea18:	3d01      	subs	r5, #1
 800ea1a:	9310      	str	r3, [sp, #64]	; 0x40
 800ea1c:	e771      	b.n	800e902 <_dtoa_r+0x11a>
 800ea1e:	2301      	movs	r3, #1
 800ea20:	e7b6      	b.n	800e990 <_dtoa_r+0x1a8>
 800ea22:	900e      	str	r0, [sp, #56]	; 0x38
 800ea24:	e7b5      	b.n	800e992 <_dtoa_r+0x1aa>
 800ea26:	f1ca 0300 	rsb	r3, sl, #0
 800ea2a:	9306      	str	r3, [sp, #24]
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	eba8 080a 	sub.w	r8, r8, sl
 800ea32:	930d      	str	r3, [sp, #52]	; 0x34
 800ea34:	e7c2      	b.n	800e9bc <_dtoa_r+0x1d4>
 800ea36:	2300      	movs	r3, #0
 800ea38:	9308      	str	r3, [sp, #32]
 800ea3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	dc39      	bgt.n	800eab4 <_dtoa_r+0x2cc>
 800ea40:	f04f 0901 	mov.w	r9, #1
 800ea44:	f8cd 9004 	str.w	r9, [sp, #4]
 800ea48:	464b      	mov	r3, r9
 800ea4a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ea4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ea50:	2200      	movs	r2, #0
 800ea52:	6042      	str	r2, [r0, #4]
 800ea54:	2204      	movs	r2, #4
 800ea56:	f102 0614 	add.w	r6, r2, #20
 800ea5a:	429e      	cmp	r6, r3
 800ea5c:	6841      	ldr	r1, [r0, #4]
 800ea5e:	d92f      	bls.n	800eac0 <_dtoa_r+0x2d8>
 800ea60:	4620      	mov	r0, r4
 800ea62:	f000 fcc7 	bl	800f3f4 <_Balloc>
 800ea66:	9000      	str	r0, [sp, #0]
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	d14b      	bne.n	800eb04 <_dtoa_r+0x31c>
 800ea6c:	4b24      	ldr	r3, [pc, #144]	; (800eb00 <_dtoa_r+0x318>)
 800ea6e:	4602      	mov	r2, r0
 800ea70:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ea74:	e6d1      	b.n	800e81a <_dtoa_r+0x32>
 800ea76:	2301      	movs	r3, #1
 800ea78:	e7de      	b.n	800ea38 <_dtoa_r+0x250>
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	9308      	str	r3, [sp, #32]
 800ea7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea80:	eb0a 0903 	add.w	r9, sl, r3
 800ea84:	f109 0301 	add.w	r3, r9, #1
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	9301      	str	r3, [sp, #4]
 800ea8c:	bfb8      	it	lt
 800ea8e:	2301      	movlt	r3, #1
 800ea90:	e7dd      	b.n	800ea4e <_dtoa_r+0x266>
 800ea92:	2301      	movs	r3, #1
 800ea94:	e7f2      	b.n	800ea7c <_dtoa_r+0x294>
 800ea96:	2501      	movs	r5, #1
 800ea98:	2300      	movs	r3, #0
 800ea9a:	9305      	str	r3, [sp, #20]
 800ea9c:	9508      	str	r5, [sp, #32]
 800ea9e:	f04f 39ff 	mov.w	r9, #4294967295
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	f8cd 9004 	str.w	r9, [sp, #4]
 800eaa8:	2312      	movs	r3, #18
 800eaaa:	9209      	str	r2, [sp, #36]	; 0x24
 800eaac:	e7cf      	b.n	800ea4e <_dtoa_r+0x266>
 800eaae:	2301      	movs	r3, #1
 800eab0:	9308      	str	r3, [sp, #32]
 800eab2:	e7f4      	b.n	800ea9e <_dtoa_r+0x2b6>
 800eab4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800eab8:	f8cd 9004 	str.w	r9, [sp, #4]
 800eabc:	464b      	mov	r3, r9
 800eabe:	e7c6      	b.n	800ea4e <_dtoa_r+0x266>
 800eac0:	3101      	adds	r1, #1
 800eac2:	6041      	str	r1, [r0, #4]
 800eac4:	0052      	lsls	r2, r2, #1
 800eac6:	e7c6      	b.n	800ea56 <_dtoa_r+0x26e>
 800eac8:	636f4361 	.word	0x636f4361
 800eacc:	3fd287a7 	.word	0x3fd287a7
 800ead0:	8b60c8b3 	.word	0x8b60c8b3
 800ead4:	3fc68a28 	.word	0x3fc68a28
 800ead8:	509f79fb 	.word	0x509f79fb
 800eadc:	3fd34413 	.word	0x3fd34413
 800eae0:	08010c69 	.word	0x08010c69
 800eae4:	08010c80 	.word	0x08010c80
 800eae8:	7ff00000 	.word	0x7ff00000
 800eaec:	08010c65 	.word	0x08010c65
 800eaf0:	08010c5c 	.word	0x08010c5c
 800eaf4:	08010c39 	.word	0x08010c39
 800eaf8:	3ff80000 	.word	0x3ff80000
 800eafc:	08010d78 	.word	0x08010d78
 800eb00:	08010cdf 	.word	0x08010cdf
 800eb04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb06:	9a00      	ldr	r2, [sp, #0]
 800eb08:	601a      	str	r2, [r3, #0]
 800eb0a:	9b01      	ldr	r3, [sp, #4]
 800eb0c:	2b0e      	cmp	r3, #14
 800eb0e:	f200 80ad 	bhi.w	800ec6c <_dtoa_r+0x484>
 800eb12:	2d00      	cmp	r5, #0
 800eb14:	f000 80aa 	beq.w	800ec6c <_dtoa_r+0x484>
 800eb18:	f1ba 0f00 	cmp.w	sl, #0
 800eb1c:	dd36      	ble.n	800eb8c <_dtoa_r+0x3a4>
 800eb1e:	4ac3      	ldr	r2, [pc, #780]	; (800ee2c <_dtoa_r+0x644>)
 800eb20:	f00a 030f 	and.w	r3, sl, #15
 800eb24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eb28:	ed93 7b00 	vldr	d7, [r3]
 800eb2c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800eb30:	ea4f 172a 	mov.w	r7, sl, asr #4
 800eb34:	eeb0 8a47 	vmov.f32	s16, s14
 800eb38:	eef0 8a67 	vmov.f32	s17, s15
 800eb3c:	d016      	beq.n	800eb6c <_dtoa_r+0x384>
 800eb3e:	4bbc      	ldr	r3, [pc, #752]	; (800ee30 <_dtoa_r+0x648>)
 800eb40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800eb44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb48:	f7f1 fe88 	bl	800085c <__aeabi_ddiv>
 800eb4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb50:	f007 070f 	and.w	r7, r7, #15
 800eb54:	2503      	movs	r5, #3
 800eb56:	4eb6      	ldr	r6, [pc, #728]	; (800ee30 <_dtoa_r+0x648>)
 800eb58:	b957      	cbnz	r7, 800eb70 <_dtoa_r+0x388>
 800eb5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb5e:	ec53 2b18 	vmov	r2, r3, d8
 800eb62:	f7f1 fe7b 	bl	800085c <__aeabi_ddiv>
 800eb66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb6a:	e029      	b.n	800ebc0 <_dtoa_r+0x3d8>
 800eb6c:	2502      	movs	r5, #2
 800eb6e:	e7f2      	b.n	800eb56 <_dtoa_r+0x36e>
 800eb70:	07f9      	lsls	r1, r7, #31
 800eb72:	d508      	bpl.n	800eb86 <_dtoa_r+0x39e>
 800eb74:	ec51 0b18 	vmov	r0, r1, d8
 800eb78:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eb7c:	f7f1 fd44 	bl	8000608 <__aeabi_dmul>
 800eb80:	ec41 0b18 	vmov	d8, r0, r1
 800eb84:	3501      	adds	r5, #1
 800eb86:	107f      	asrs	r7, r7, #1
 800eb88:	3608      	adds	r6, #8
 800eb8a:	e7e5      	b.n	800eb58 <_dtoa_r+0x370>
 800eb8c:	f000 80a6 	beq.w	800ecdc <_dtoa_r+0x4f4>
 800eb90:	f1ca 0600 	rsb	r6, sl, #0
 800eb94:	4ba5      	ldr	r3, [pc, #660]	; (800ee2c <_dtoa_r+0x644>)
 800eb96:	4fa6      	ldr	r7, [pc, #664]	; (800ee30 <_dtoa_r+0x648>)
 800eb98:	f006 020f 	and.w	r2, r6, #15
 800eb9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800eba8:	f7f1 fd2e 	bl	8000608 <__aeabi_dmul>
 800ebac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ebb0:	1136      	asrs	r6, r6, #4
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	2502      	movs	r5, #2
 800ebb6:	2e00      	cmp	r6, #0
 800ebb8:	f040 8085 	bne.w	800ecc6 <_dtoa_r+0x4de>
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d1d2      	bne.n	800eb66 <_dtoa_r+0x37e>
 800ebc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	f000 808c 	beq.w	800ece0 <_dtoa_r+0x4f8>
 800ebc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ebcc:	4b99      	ldr	r3, [pc, #612]	; (800ee34 <_dtoa_r+0x64c>)
 800ebce:	2200      	movs	r2, #0
 800ebd0:	4630      	mov	r0, r6
 800ebd2:	4639      	mov	r1, r7
 800ebd4:	f7f1 ff8a 	bl	8000aec <__aeabi_dcmplt>
 800ebd8:	2800      	cmp	r0, #0
 800ebda:	f000 8081 	beq.w	800ece0 <_dtoa_r+0x4f8>
 800ebde:	9b01      	ldr	r3, [sp, #4]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d07d      	beq.n	800ece0 <_dtoa_r+0x4f8>
 800ebe4:	f1b9 0f00 	cmp.w	r9, #0
 800ebe8:	dd3c      	ble.n	800ec64 <_dtoa_r+0x47c>
 800ebea:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ebee:	9307      	str	r3, [sp, #28]
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	4b91      	ldr	r3, [pc, #580]	; (800ee38 <_dtoa_r+0x650>)
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	4639      	mov	r1, r7
 800ebf8:	f7f1 fd06 	bl	8000608 <__aeabi_dmul>
 800ebfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec00:	3501      	adds	r5, #1
 800ec02:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800ec06:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ec0a:	4628      	mov	r0, r5
 800ec0c:	f7f1 fc92 	bl	8000534 <__aeabi_i2d>
 800ec10:	4632      	mov	r2, r6
 800ec12:	463b      	mov	r3, r7
 800ec14:	f7f1 fcf8 	bl	8000608 <__aeabi_dmul>
 800ec18:	4b88      	ldr	r3, [pc, #544]	; (800ee3c <_dtoa_r+0x654>)
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	f7f1 fb3e 	bl	800029c <__adddf3>
 800ec20:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ec24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec28:	9303      	str	r3, [sp, #12]
 800ec2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d15c      	bne.n	800ecea <_dtoa_r+0x502>
 800ec30:	4b83      	ldr	r3, [pc, #524]	; (800ee40 <_dtoa_r+0x658>)
 800ec32:	2200      	movs	r2, #0
 800ec34:	4630      	mov	r0, r6
 800ec36:	4639      	mov	r1, r7
 800ec38:	f7f1 fb2e 	bl	8000298 <__aeabi_dsub>
 800ec3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec40:	4606      	mov	r6, r0
 800ec42:	460f      	mov	r7, r1
 800ec44:	f7f1 ff70 	bl	8000b28 <__aeabi_dcmpgt>
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	f040 8296 	bne.w	800f17a <_dtoa_r+0x992>
 800ec4e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ec52:	4630      	mov	r0, r6
 800ec54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec58:	4639      	mov	r1, r7
 800ec5a:	f7f1 ff47 	bl	8000aec <__aeabi_dcmplt>
 800ec5e:	2800      	cmp	r0, #0
 800ec60:	f040 8288 	bne.w	800f174 <_dtoa_r+0x98c>
 800ec64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ec68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ec6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	f2c0 8158 	blt.w	800ef24 <_dtoa_r+0x73c>
 800ec74:	f1ba 0f0e 	cmp.w	sl, #14
 800ec78:	f300 8154 	bgt.w	800ef24 <_dtoa_r+0x73c>
 800ec7c:	4b6b      	ldr	r3, [pc, #428]	; (800ee2c <_dtoa_r+0x644>)
 800ec7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ec82:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	f280 80e3 	bge.w	800ee54 <_dtoa_r+0x66c>
 800ec8e:	9b01      	ldr	r3, [sp, #4]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	f300 80df 	bgt.w	800ee54 <_dtoa_r+0x66c>
 800ec96:	f040 826d 	bne.w	800f174 <_dtoa_r+0x98c>
 800ec9a:	4b69      	ldr	r3, [pc, #420]	; (800ee40 <_dtoa_r+0x658>)
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	4640      	mov	r0, r8
 800eca0:	4649      	mov	r1, r9
 800eca2:	f7f1 fcb1 	bl	8000608 <__aeabi_dmul>
 800eca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ecaa:	f7f1 ff33 	bl	8000b14 <__aeabi_dcmpge>
 800ecae:	9e01      	ldr	r6, [sp, #4]
 800ecb0:	4637      	mov	r7, r6
 800ecb2:	2800      	cmp	r0, #0
 800ecb4:	f040 8243 	bne.w	800f13e <_dtoa_r+0x956>
 800ecb8:	9d00      	ldr	r5, [sp, #0]
 800ecba:	2331      	movs	r3, #49	; 0x31
 800ecbc:	f805 3b01 	strb.w	r3, [r5], #1
 800ecc0:	f10a 0a01 	add.w	sl, sl, #1
 800ecc4:	e23f      	b.n	800f146 <_dtoa_r+0x95e>
 800ecc6:	07f2      	lsls	r2, r6, #31
 800ecc8:	d505      	bpl.n	800ecd6 <_dtoa_r+0x4ee>
 800ecca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ecce:	f7f1 fc9b 	bl	8000608 <__aeabi_dmul>
 800ecd2:	3501      	adds	r5, #1
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	1076      	asrs	r6, r6, #1
 800ecd8:	3708      	adds	r7, #8
 800ecda:	e76c      	b.n	800ebb6 <_dtoa_r+0x3ce>
 800ecdc:	2502      	movs	r5, #2
 800ecde:	e76f      	b.n	800ebc0 <_dtoa_r+0x3d8>
 800ece0:	9b01      	ldr	r3, [sp, #4]
 800ece2:	f8cd a01c 	str.w	sl, [sp, #28]
 800ece6:	930c      	str	r3, [sp, #48]	; 0x30
 800ece8:	e78d      	b.n	800ec06 <_dtoa_r+0x41e>
 800ecea:	9900      	ldr	r1, [sp, #0]
 800ecec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ecee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ecf0:	4b4e      	ldr	r3, [pc, #312]	; (800ee2c <_dtoa_r+0x644>)
 800ecf2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ecf6:	4401      	add	r1, r0
 800ecf8:	9102      	str	r1, [sp, #8]
 800ecfa:	9908      	ldr	r1, [sp, #32]
 800ecfc:	eeb0 8a47 	vmov.f32	s16, s14
 800ed00:	eef0 8a67 	vmov.f32	s17, s15
 800ed04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ed0c:	2900      	cmp	r1, #0
 800ed0e:	d045      	beq.n	800ed9c <_dtoa_r+0x5b4>
 800ed10:	494c      	ldr	r1, [pc, #304]	; (800ee44 <_dtoa_r+0x65c>)
 800ed12:	2000      	movs	r0, #0
 800ed14:	f7f1 fda2 	bl	800085c <__aeabi_ddiv>
 800ed18:	ec53 2b18 	vmov	r2, r3, d8
 800ed1c:	f7f1 fabc 	bl	8000298 <__aeabi_dsub>
 800ed20:	9d00      	ldr	r5, [sp, #0]
 800ed22:	ec41 0b18 	vmov	d8, r0, r1
 800ed26:	4639      	mov	r1, r7
 800ed28:	4630      	mov	r0, r6
 800ed2a:	f7f1 ff1d 	bl	8000b68 <__aeabi_d2iz>
 800ed2e:	900c      	str	r0, [sp, #48]	; 0x30
 800ed30:	f7f1 fc00 	bl	8000534 <__aeabi_i2d>
 800ed34:	4602      	mov	r2, r0
 800ed36:	460b      	mov	r3, r1
 800ed38:	4630      	mov	r0, r6
 800ed3a:	4639      	mov	r1, r7
 800ed3c:	f7f1 faac 	bl	8000298 <__aeabi_dsub>
 800ed40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed42:	3330      	adds	r3, #48	; 0x30
 800ed44:	f805 3b01 	strb.w	r3, [r5], #1
 800ed48:	ec53 2b18 	vmov	r2, r3, d8
 800ed4c:	4606      	mov	r6, r0
 800ed4e:	460f      	mov	r7, r1
 800ed50:	f7f1 fecc 	bl	8000aec <__aeabi_dcmplt>
 800ed54:	2800      	cmp	r0, #0
 800ed56:	d165      	bne.n	800ee24 <_dtoa_r+0x63c>
 800ed58:	4632      	mov	r2, r6
 800ed5a:	463b      	mov	r3, r7
 800ed5c:	4935      	ldr	r1, [pc, #212]	; (800ee34 <_dtoa_r+0x64c>)
 800ed5e:	2000      	movs	r0, #0
 800ed60:	f7f1 fa9a 	bl	8000298 <__aeabi_dsub>
 800ed64:	ec53 2b18 	vmov	r2, r3, d8
 800ed68:	f7f1 fec0 	bl	8000aec <__aeabi_dcmplt>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	f040 80b9 	bne.w	800eee4 <_dtoa_r+0x6fc>
 800ed72:	9b02      	ldr	r3, [sp, #8]
 800ed74:	429d      	cmp	r5, r3
 800ed76:	f43f af75 	beq.w	800ec64 <_dtoa_r+0x47c>
 800ed7a:	4b2f      	ldr	r3, [pc, #188]	; (800ee38 <_dtoa_r+0x650>)
 800ed7c:	ec51 0b18 	vmov	r0, r1, d8
 800ed80:	2200      	movs	r2, #0
 800ed82:	f7f1 fc41 	bl	8000608 <__aeabi_dmul>
 800ed86:	4b2c      	ldr	r3, [pc, #176]	; (800ee38 <_dtoa_r+0x650>)
 800ed88:	ec41 0b18 	vmov	d8, r0, r1
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	4630      	mov	r0, r6
 800ed90:	4639      	mov	r1, r7
 800ed92:	f7f1 fc39 	bl	8000608 <__aeabi_dmul>
 800ed96:	4606      	mov	r6, r0
 800ed98:	460f      	mov	r7, r1
 800ed9a:	e7c4      	b.n	800ed26 <_dtoa_r+0x53e>
 800ed9c:	ec51 0b17 	vmov	r0, r1, d7
 800eda0:	f7f1 fc32 	bl	8000608 <__aeabi_dmul>
 800eda4:	9b02      	ldr	r3, [sp, #8]
 800eda6:	9d00      	ldr	r5, [sp, #0]
 800eda8:	930c      	str	r3, [sp, #48]	; 0x30
 800edaa:	ec41 0b18 	vmov	d8, r0, r1
 800edae:	4639      	mov	r1, r7
 800edb0:	4630      	mov	r0, r6
 800edb2:	f7f1 fed9 	bl	8000b68 <__aeabi_d2iz>
 800edb6:	9011      	str	r0, [sp, #68]	; 0x44
 800edb8:	f7f1 fbbc 	bl	8000534 <__aeabi_i2d>
 800edbc:	4602      	mov	r2, r0
 800edbe:	460b      	mov	r3, r1
 800edc0:	4630      	mov	r0, r6
 800edc2:	4639      	mov	r1, r7
 800edc4:	f7f1 fa68 	bl	8000298 <__aeabi_dsub>
 800edc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800edca:	3330      	adds	r3, #48	; 0x30
 800edcc:	f805 3b01 	strb.w	r3, [r5], #1
 800edd0:	9b02      	ldr	r3, [sp, #8]
 800edd2:	429d      	cmp	r5, r3
 800edd4:	4606      	mov	r6, r0
 800edd6:	460f      	mov	r7, r1
 800edd8:	f04f 0200 	mov.w	r2, #0
 800eddc:	d134      	bne.n	800ee48 <_dtoa_r+0x660>
 800edde:	4b19      	ldr	r3, [pc, #100]	; (800ee44 <_dtoa_r+0x65c>)
 800ede0:	ec51 0b18 	vmov	r0, r1, d8
 800ede4:	f7f1 fa5a 	bl	800029c <__adddf3>
 800ede8:	4602      	mov	r2, r0
 800edea:	460b      	mov	r3, r1
 800edec:	4630      	mov	r0, r6
 800edee:	4639      	mov	r1, r7
 800edf0:	f7f1 fe9a 	bl	8000b28 <__aeabi_dcmpgt>
 800edf4:	2800      	cmp	r0, #0
 800edf6:	d175      	bne.n	800eee4 <_dtoa_r+0x6fc>
 800edf8:	ec53 2b18 	vmov	r2, r3, d8
 800edfc:	4911      	ldr	r1, [pc, #68]	; (800ee44 <_dtoa_r+0x65c>)
 800edfe:	2000      	movs	r0, #0
 800ee00:	f7f1 fa4a 	bl	8000298 <__aeabi_dsub>
 800ee04:	4602      	mov	r2, r0
 800ee06:	460b      	mov	r3, r1
 800ee08:	4630      	mov	r0, r6
 800ee0a:	4639      	mov	r1, r7
 800ee0c:	f7f1 fe6e 	bl	8000aec <__aeabi_dcmplt>
 800ee10:	2800      	cmp	r0, #0
 800ee12:	f43f af27 	beq.w	800ec64 <_dtoa_r+0x47c>
 800ee16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ee18:	1e6b      	subs	r3, r5, #1
 800ee1a:	930c      	str	r3, [sp, #48]	; 0x30
 800ee1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee20:	2b30      	cmp	r3, #48	; 0x30
 800ee22:	d0f8      	beq.n	800ee16 <_dtoa_r+0x62e>
 800ee24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ee28:	e04a      	b.n	800eec0 <_dtoa_r+0x6d8>
 800ee2a:	bf00      	nop
 800ee2c:	08010d78 	.word	0x08010d78
 800ee30:	08010d50 	.word	0x08010d50
 800ee34:	3ff00000 	.word	0x3ff00000
 800ee38:	40240000 	.word	0x40240000
 800ee3c:	401c0000 	.word	0x401c0000
 800ee40:	40140000 	.word	0x40140000
 800ee44:	3fe00000 	.word	0x3fe00000
 800ee48:	4baf      	ldr	r3, [pc, #700]	; (800f108 <_dtoa_r+0x920>)
 800ee4a:	f7f1 fbdd 	bl	8000608 <__aeabi_dmul>
 800ee4e:	4606      	mov	r6, r0
 800ee50:	460f      	mov	r7, r1
 800ee52:	e7ac      	b.n	800edae <_dtoa_r+0x5c6>
 800ee54:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ee58:	9d00      	ldr	r5, [sp, #0]
 800ee5a:	4642      	mov	r2, r8
 800ee5c:	464b      	mov	r3, r9
 800ee5e:	4630      	mov	r0, r6
 800ee60:	4639      	mov	r1, r7
 800ee62:	f7f1 fcfb 	bl	800085c <__aeabi_ddiv>
 800ee66:	f7f1 fe7f 	bl	8000b68 <__aeabi_d2iz>
 800ee6a:	9002      	str	r0, [sp, #8]
 800ee6c:	f7f1 fb62 	bl	8000534 <__aeabi_i2d>
 800ee70:	4642      	mov	r2, r8
 800ee72:	464b      	mov	r3, r9
 800ee74:	f7f1 fbc8 	bl	8000608 <__aeabi_dmul>
 800ee78:	4602      	mov	r2, r0
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	4630      	mov	r0, r6
 800ee7e:	4639      	mov	r1, r7
 800ee80:	f7f1 fa0a 	bl	8000298 <__aeabi_dsub>
 800ee84:	9e02      	ldr	r6, [sp, #8]
 800ee86:	9f01      	ldr	r7, [sp, #4]
 800ee88:	3630      	adds	r6, #48	; 0x30
 800ee8a:	f805 6b01 	strb.w	r6, [r5], #1
 800ee8e:	9e00      	ldr	r6, [sp, #0]
 800ee90:	1bae      	subs	r6, r5, r6
 800ee92:	42b7      	cmp	r7, r6
 800ee94:	4602      	mov	r2, r0
 800ee96:	460b      	mov	r3, r1
 800ee98:	d137      	bne.n	800ef0a <_dtoa_r+0x722>
 800ee9a:	f7f1 f9ff 	bl	800029c <__adddf3>
 800ee9e:	4642      	mov	r2, r8
 800eea0:	464b      	mov	r3, r9
 800eea2:	4606      	mov	r6, r0
 800eea4:	460f      	mov	r7, r1
 800eea6:	f7f1 fe3f 	bl	8000b28 <__aeabi_dcmpgt>
 800eeaa:	b9c8      	cbnz	r0, 800eee0 <_dtoa_r+0x6f8>
 800eeac:	4642      	mov	r2, r8
 800eeae:	464b      	mov	r3, r9
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	4639      	mov	r1, r7
 800eeb4:	f7f1 fe10 	bl	8000ad8 <__aeabi_dcmpeq>
 800eeb8:	b110      	cbz	r0, 800eec0 <_dtoa_r+0x6d8>
 800eeba:	9b02      	ldr	r3, [sp, #8]
 800eebc:	07d9      	lsls	r1, r3, #31
 800eebe:	d40f      	bmi.n	800eee0 <_dtoa_r+0x6f8>
 800eec0:	4620      	mov	r0, r4
 800eec2:	4659      	mov	r1, fp
 800eec4:	f000 fad6 	bl	800f474 <_Bfree>
 800eec8:	2300      	movs	r3, #0
 800eeca:	702b      	strb	r3, [r5, #0]
 800eecc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eece:	f10a 0001 	add.w	r0, sl, #1
 800eed2:	6018      	str	r0, [r3, #0]
 800eed4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	f43f acd8 	beq.w	800e88c <_dtoa_r+0xa4>
 800eedc:	601d      	str	r5, [r3, #0]
 800eede:	e4d5      	b.n	800e88c <_dtoa_r+0xa4>
 800eee0:	f8cd a01c 	str.w	sl, [sp, #28]
 800eee4:	462b      	mov	r3, r5
 800eee6:	461d      	mov	r5, r3
 800eee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eeec:	2a39      	cmp	r2, #57	; 0x39
 800eeee:	d108      	bne.n	800ef02 <_dtoa_r+0x71a>
 800eef0:	9a00      	ldr	r2, [sp, #0]
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d1f7      	bne.n	800eee6 <_dtoa_r+0x6fe>
 800eef6:	9a07      	ldr	r2, [sp, #28]
 800eef8:	9900      	ldr	r1, [sp, #0]
 800eefa:	3201      	adds	r2, #1
 800eefc:	9207      	str	r2, [sp, #28]
 800eefe:	2230      	movs	r2, #48	; 0x30
 800ef00:	700a      	strb	r2, [r1, #0]
 800ef02:	781a      	ldrb	r2, [r3, #0]
 800ef04:	3201      	adds	r2, #1
 800ef06:	701a      	strb	r2, [r3, #0]
 800ef08:	e78c      	b.n	800ee24 <_dtoa_r+0x63c>
 800ef0a:	4b7f      	ldr	r3, [pc, #508]	; (800f108 <_dtoa_r+0x920>)
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	f7f1 fb7b 	bl	8000608 <__aeabi_dmul>
 800ef12:	2200      	movs	r2, #0
 800ef14:	2300      	movs	r3, #0
 800ef16:	4606      	mov	r6, r0
 800ef18:	460f      	mov	r7, r1
 800ef1a:	f7f1 fddd 	bl	8000ad8 <__aeabi_dcmpeq>
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	d09b      	beq.n	800ee5a <_dtoa_r+0x672>
 800ef22:	e7cd      	b.n	800eec0 <_dtoa_r+0x6d8>
 800ef24:	9a08      	ldr	r2, [sp, #32]
 800ef26:	2a00      	cmp	r2, #0
 800ef28:	f000 80c4 	beq.w	800f0b4 <_dtoa_r+0x8cc>
 800ef2c:	9a05      	ldr	r2, [sp, #20]
 800ef2e:	2a01      	cmp	r2, #1
 800ef30:	f300 80a8 	bgt.w	800f084 <_dtoa_r+0x89c>
 800ef34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef36:	2a00      	cmp	r2, #0
 800ef38:	f000 80a0 	beq.w	800f07c <_dtoa_r+0x894>
 800ef3c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ef40:	9e06      	ldr	r6, [sp, #24]
 800ef42:	4645      	mov	r5, r8
 800ef44:	9a04      	ldr	r2, [sp, #16]
 800ef46:	2101      	movs	r1, #1
 800ef48:	441a      	add	r2, r3
 800ef4a:	4620      	mov	r0, r4
 800ef4c:	4498      	add	r8, r3
 800ef4e:	9204      	str	r2, [sp, #16]
 800ef50:	f000 fb4c 	bl	800f5ec <__i2b>
 800ef54:	4607      	mov	r7, r0
 800ef56:	2d00      	cmp	r5, #0
 800ef58:	dd0b      	ble.n	800ef72 <_dtoa_r+0x78a>
 800ef5a:	9b04      	ldr	r3, [sp, #16]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	dd08      	ble.n	800ef72 <_dtoa_r+0x78a>
 800ef60:	42ab      	cmp	r3, r5
 800ef62:	9a04      	ldr	r2, [sp, #16]
 800ef64:	bfa8      	it	ge
 800ef66:	462b      	movge	r3, r5
 800ef68:	eba8 0803 	sub.w	r8, r8, r3
 800ef6c:	1aed      	subs	r5, r5, r3
 800ef6e:	1ad3      	subs	r3, r2, r3
 800ef70:	9304      	str	r3, [sp, #16]
 800ef72:	9b06      	ldr	r3, [sp, #24]
 800ef74:	b1fb      	cbz	r3, 800efb6 <_dtoa_r+0x7ce>
 800ef76:	9b08      	ldr	r3, [sp, #32]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	f000 809f 	beq.w	800f0bc <_dtoa_r+0x8d4>
 800ef7e:	2e00      	cmp	r6, #0
 800ef80:	dd11      	ble.n	800efa6 <_dtoa_r+0x7be>
 800ef82:	4639      	mov	r1, r7
 800ef84:	4632      	mov	r2, r6
 800ef86:	4620      	mov	r0, r4
 800ef88:	f000 fbec 	bl	800f764 <__pow5mult>
 800ef8c:	465a      	mov	r2, fp
 800ef8e:	4601      	mov	r1, r0
 800ef90:	4607      	mov	r7, r0
 800ef92:	4620      	mov	r0, r4
 800ef94:	f000 fb40 	bl	800f618 <__multiply>
 800ef98:	4659      	mov	r1, fp
 800ef9a:	9007      	str	r0, [sp, #28]
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	f000 fa69 	bl	800f474 <_Bfree>
 800efa2:	9b07      	ldr	r3, [sp, #28]
 800efa4:	469b      	mov	fp, r3
 800efa6:	9b06      	ldr	r3, [sp, #24]
 800efa8:	1b9a      	subs	r2, r3, r6
 800efaa:	d004      	beq.n	800efb6 <_dtoa_r+0x7ce>
 800efac:	4659      	mov	r1, fp
 800efae:	4620      	mov	r0, r4
 800efb0:	f000 fbd8 	bl	800f764 <__pow5mult>
 800efb4:	4683      	mov	fp, r0
 800efb6:	2101      	movs	r1, #1
 800efb8:	4620      	mov	r0, r4
 800efba:	f000 fb17 	bl	800f5ec <__i2b>
 800efbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	4606      	mov	r6, r0
 800efc4:	dd7c      	ble.n	800f0c0 <_dtoa_r+0x8d8>
 800efc6:	461a      	mov	r2, r3
 800efc8:	4601      	mov	r1, r0
 800efca:	4620      	mov	r0, r4
 800efcc:	f000 fbca 	bl	800f764 <__pow5mult>
 800efd0:	9b05      	ldr	r3, [sp, #20]
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	4606      	mov	r6, r0
 800efd6:	dd76      	ble.n	800f0c6 <_dtoa_r+0x8de>
 800efd8:	2300      	movs	r3, #0
 800efda:	9306      	str	r3, [sp, #24]
 800efdc:	6933      	ldr	r3, [r6, #16]
 800efde:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800efe2:	6918      	ldr	r0, [r3, #16]
 800efe4:	f000 fab2 	bl	800f54c <__hi0bits>
 800efe8:	f1c0 0020 	rsb	r0, r0, #32
 800efec:	9b04      	ldr	r3, [sp, #16]
 800efee:	4418      	add	r0, r3
 800eff0:	f010 001f 	ands.w	r0, r0, #31
 800eff4:	f000 8086 	beq.w	800f104 <_dtoa_r+0x91c>
 800eff8:	f1c0 0320 	rsb	r3, r0, #32
 800effc:	2b04      	cmp	r3, #4
 800effe:	dd7f      	ble.n	800f100 <_dtoa_r+0x918>
 800f000:	f1c0 001c 	rsb	r0, r0, #28
 800f004:	9b04      	ldr	r3, [sp, #16]
 800f006:	4403      	add	r3, r0
 800f008:	4480      	add	r8, r0
 800f00a:	4405      	add	r5, r0
 800f00c:	9304      	str	r3, [sp, #16]
 800f00e:	f1b8 0f00 	cmp.w	r8, #0
 800f012:	dd05      	ble.n	800f020 <_dtoa_r+0x838>
 800f014:	4659      	mov	r1, fp
 800f016:	4642      	mov	r2, r8
 800f018:	4620      	mov	r0, r4
 800f01a:	f000 fbfd 	bl	800f818 <__lshift>
 800f01e:	4683      	mov	fp, r0
 800f020:	9b04      	ldr	r3, [sp, #16]
 800f022:	2b00      	cmp	r3, #0
 800f024:	dd05      	ble.n	800f032 <_dtoa_r+0x84a>
 800f026:	4631      	mov	r1, r6
 800f028:	461a      	mov	r2, r3
 800f02a:	4620      	mov	r0, r4
 800f02c:	f000 fbf4 	bl	800f818 <__lshift>
 800f030:	4606      	mov	r6, r0
 800f032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f034:	2b00      	cmp	r3, #0
 800f036:	d069      	beq.n	800f10c <_dtoa_r+0x924>
 800f038:	4631      	mov	r1, r6
 800f03a:	4658      	mov	r0, fp
 800f03c:	f000 fc58 	bl	800f8f0 <__mcmp>
 800f040:	2800      	cmp	r0, #0
 800f042:	da63      	bge.n	800f10c <_dtoa_r+0x924>
 800f044:	2300      	movs	r3, #0
 800f046:	4659      	mov	r1, fp
 800f048:	220a      	movs	r2, #10
 800f04a:	4620      	mov	r0, r4
 800f04c:	f000 fa34 	bl	800f4b8 <__multadd>
 800f050:	9b08      	ldr	r3, [sp, #32]
 800f052:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f056:	4683      	mov	fp, r0
 800f058:	2b00      	cmp	r3, #0
 800f05a:	f000 818f 	beq.w	800f37c <_dtoa_r+0xb94>
 800f05e:	4639      	mov	r1, r7
 800f060:	2300      	movs	r3, #0
 800f062:	220a      	movs	r2, #10
 800f064:	4620      	mov	r0, r4
 800f066:	f000 fa27 	bl	800f4b8 <__multadd>
 800f06a:	f1b9 0f00 	cmp.w	r9, #0
 800f06e:	4607      	mov	r7, r0
 800f070:	f300 808e 	bgt.w	800f190 <_dtoa_r+0x9a8>
 800f074:	9b05      	ldr	r3, [sp, #20]
 800f076:	2b02      	cmp	r3, #2
 800f078:	dc50      	bgt.n	800f11c <_dtoa_r+0x934>
 800f07a:	e089      	b.n	800f190 <_dtoa_r+0x9a8>
 800f07c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f07e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f082:	e75d      	b.n	800ef40 <_dtoa_r+0x758>
 800f084:	9b01      	ldr	r3, [sp, #4]
 800f086:	1e5e      	subs	r6, r3, #1
 800f088:	9b06      	ldr	r3, [sp, #24]
 800f08a:	42b3      	cmp	r3, r6
 800f08c:	bfbf      	itttt	lt
 800f08e:	9b06      	ldrlt	r3, [sp, #24]
 800f090:	9606      	strlt	r6, [sp, #24]
 800f092:	1af2      	sublt	r2, r6, r3
 800f094:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800f096:	bfb6      	itet	lt
 800f098:	189b      	addlt	r3, r3, r2
 800f09a:	1b9e      	subge	r6, r3, r6
 800f09c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800f09e:	9b01      	ldr	r3, [sp, #4]
 800f0a0:	bfb8      	it	lt
 800f0a2:	2600      	movlt	r6, #0
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	bfb5      	itete	lt
 800f0a8:	eba8 0503 	sublt.w	r5, r8, r3
 800f0ac:	9b01      	ldrge	r3, [sp, #4]
 800f0ae:	2300      	movlt	r3, #0
 800f0b0:	4645      	movge	r5, r8
 800f0b2:	e747      	b.n	800ef44 <_dtoa_r+0x75c>
 800f0b4:	9e06      	ldr	r6, [sp, #24]
 800f0b6:	9f08      	ldr	r7, [sp, #32]
 800f0b8:	4645      	mov	r5, r8
 800f0ba:	e74c      	b.n	800ef56 <_dtoa_r+0x76e>
 800f0bc:	9a06      	ldr	r2, [sp, #24]
 800f0be:	e775      	b.n	800efac <_dtoa_r+0x7c4>
 800f0c0:	9b05      	ldr	r3, [sp, #20]
 800f0c2:	2b01      	cmp	r3, #1
 800f0c4:	dc18      	bgt.n	800f0f8 <_dtoa_r+0x910>
 800f0c6:	9b02      	ldr	r3, [sp, #8]
 800f0c8:	b9b3      	cbnz	r3, 800f0f8 <_dtoa_r+0x910>
 800f0ca:	9b03      	ldr	r3, [sp, #12]
 800f0cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f0d0:	b9a3      	cbnz	r3, 800f0fc <_dtoa_r+0x914>
 800f0d2:	9b03      	ldr	r3, [sp, #12]
 800f0d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f0d8:	0d1b      	lsrs	r3, r3, #20
 800f0da:	051b      	lsls	r3, r3, #20
 800f0dc:	b12b      	cbz	r3, 800f0ea <_dtoa_r+0x902>
 800f0de:	9b04      	ldr	r3, [sp, #16]
 800f0e0:	3301      	adds	r3, #1
 800f0e2:	9304      	str	r3, [sp, #16]
 800f0e4:	f108 0801 	add.w	r8, r8, #1
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	9306      	str	r3, [sp, #24]
 800f0ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	f47f af74 	bne.w	800efdc <_dtoa_r+0x7f4>
 800f0f4:	2001      	movs	r0, #1
 800f0f6:	e779      	b.n	800efec <_dtoa_r+0x804>
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	e7f6      	b.n	800f0ea <_dtoa_r+0x902>
 800f0fc:	9b02      	ldr	r3, [sp, #8]
 800f0fe:	e7f4      	b.n	800f0ea <_dtoa_r+0x902>
 800f100:	d085      	beq.n	800f00e <_dtoa_r+0x826>
 800f102:	4618      	mov	r0, r3
 800f104:	301c      	adds	r0, #28
 800f106:	e77d      	b.n	800f004 <_dtoa_r+0x81c>
 800f108:	40240000 	.word	0x40240000
 800f10c:	9b01      	ldr	r3, [sp, #4]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	dc38      	bgt.n	800f184 <_dtoa_r+0x99c>
 800f112:	9b05      	ldr	r3, [sp, #20]
 800f114:	2b02      	cmp	r3, #2
 800f116:	dd35      	ble.n	800f184 <_dtoa_r+0x99c>
 800f118:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f11c:	f1b9 0f00 	cmp.w	r9, #0
 800f120:	d10d      	bne.n	800f13e <_dtoa_r+0x956>
 800f122:	4631      	mov	r1, r6
 800f124:	464b      	mov	r3, r9
 800f126:	2205      	movs	r2, #5
 800f128:	4620      	mov	r0, r4
 800f12a:	f000 f9c5 	bl	800f4b8 <__multadd>
 800f12e:	4601      	mov	r1, r0
 800f130:	4606      	mov	r6, r0
 800f132:	4658      	mov	r0, fp
 800f134:	f000 fbdc 	bl	800f8f0 <__mcmp>
 800f138:	2800      	cmp	r0, #0
 800f13a:	f73f adbd 	bgt.w	800ecb8 <_dtoa_r+0x4d0>
 800f13e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f140:	9d00      	ldr	r5, [sp, #0]
 800f142:	ea6f 0a03 	mvn.w	sl, r3
 800f146:	f04f 0800 	mov.w	r8, #0
 800f14a:	4631      	mov	r1, r6
 800f14c:	4620      	mov	r0, r4
 800f14e:	f000 f991 	bl	800f474 <_Bfree>
 800f152:	2f00      	cmp	r7, #0
 800f154:	f43f aeb4 	beq.w	800eec0 <_dtoa_r+0x6d8>
 800f158:	f1b8 0f00 	cmp.w	r8, #0
 800f15c:	d005      	beq.n	800f16a <_dtoa_r+0x982>
 800f15e:	45b8      	cmp	r8, r7
 800f160:	d003      	beq.n	800f16a <_dtoa_r+0x982>
 800f162:	4641      	mov	r1, r8
 800f164:	4620      	mov	r0, r4
 800f166:	f000 f985 	bl	800f474 <_Bfree>
 800f16a:	4639      	mov	r1, r7
 800f16c:	4620      	mov	r0, r4
 800f16e:	f000 f981 	bl	800f474 <_Bfree>
 800f172:	e6a5      	b.n	800eec0 <_dtoa_r+0x6d8>
 800f174:	2600      	movs	r6, #0
 800f176:	4637      	mov	r7, r6
 800f178:	e7e1      	b.n	800f13e <_dtoa_r+0x956>
 800f17a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f17c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f180:	4637      	mov	r7, r6
 800f182:	e599      	b.n	800ecb8 <_dtoa_r+0x4d0>
 800f184:	9b08      	ldr	r3, [sp, #32]
 800f186:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	f000 80fd 	beq.w	800f38a <_dtoa_r+0xba2>
 800f190:	2d00      	cmp	r5, #0
 800f192:	dd05      	ble.n	800f1a0 <_dtoa_r+0x9b8>
 800f194:	4639      	mov	r1, r7
 800f196:	462a      	mov	r2, r5
 800f198:	4620      	mov	r0, r4
 800f19a:	f000 fb3d 	bl	800f818 <__lshift>
 800f19e:	4607      	mov	r7, r0
 800f1a0:	9b06      	ldr	r3, [sp, #24]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d05c      	beq.n	800f260 <_dtoa_r+0xa78>
 800f1a6:	6879      	ldr	r1, [r7, #4]
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	f000 f923 	bl	800f3f4 <_Balloc>
 800f1ae:	4605      	mov	r5, r0
 800f1b0:	b928      	cbnz	r0, 800f1be <_dtoa_r+0x9d6>
 800f1b2:	4b80      	ldr	r3, [pc, #512]	; (800f3b4 <_dtoa_r+0xbcc>)
 800f1b4:	4602      	mov	r2, r0
 800f1b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f1ba:	f7ff bb2e 	b.w	800e81a <_dtoa_r+0x32>
 800f1be:	693a      	ldr	r2, [r7, #16]
 800f1c0:	3202      	adds	r2, #2
 800f1c2:	0092      	lsls	r2, r2, #2
 800f1c4:	f107 010c 	add.w	r1, r7, #12
 800f1c8:	300c      	adds	r0, #12
 800f1ca:	f000 f905 	bl	800f3d8 <memcpy>
 800f1ce:	2201      	movs	r2, #1
 800f1d0:	4629      	mov	r1, r5
 800f1d2:	4620      	mov	r0, r4
 800f1d4:	f000 fb20 	bl	800f818 <__lshift>
 800f1d8:	9b00      	ldr	r3, [sp, #0]
 800f1da:	3301      	adds	r3, #1
 800f1dc:	9301      	str	r3, [sp, #4]
 800f1de:	9b00      	ldr	r3, [sp, #0]
 800f1e0:	444b      	add	r3, r9
 800f1e2:	9307      	str	r3, [sp, #28]
 800f1e4:	9b02      	ldr	r3, [sp, #8]
 800f1e6:	f003 0301 	and.w	r3, r3, #1
 800f1ea:	46b8      	mov	r8, r7
 800f1ec:	9306      	str	r3, [sp, #24]
 800f1ee:	4607      	mov	r7, r0
 800f1f0:	9b01      	ldr	r3, [sp, #4]
 800f1f2:	4631      	mov	r1, r6
 800f1f4:	3b01      	subs	r3, #1
 800f1f6:	4658      	mov	r0, fp
 800f1f8:	9302      	str	r3, [sp, #8]
 800f1fa:	f7ff fa69 	bl	800e6d0 <quorem>
 800f1fe:	4603      	mov	r3, r0
 800f200:	3330      	adds	r3, #48	; 0x30
 800f202:	9004      	str	r0, [sp, #16]
 800f204:	4641      	mov	r1, r8
 800f206:	4658      	mov	r0, fp
 800f208:	9308      	str	r3, [sp, #32]
 800f20a:	f000 fb71 	bl	800f8f0 <__mcmp>
 800f20e:	463a      	mov	r2, r7
 800f210:	4681      	mov	r9, r0
 800f212:	4631      	mov	r1, r6
 800f214:	4620      	mov	r0, r4
 800f216:	f000 fb87 	bl	800f928 <__mdiff>
 800f21a:	68c2      	ldr	r2, [r0, #12]
 800f21c:	9b08      	ldr	r3, [sp, #32]
 800f21e:	4605      	mov	r5, r0
 800f220:	bb02      	cbnz	r2, 800f264 <_dtoa_r+0xa7c>
 800f222:	4601      	mov	r1, r0
 800f224:	4658      	mov	r0, fp
 800f226:	f000 fb63 	bl	800f8f0 <__mcmp>
 800f22a:	9b08      	ldr	r3, [sp, #32]
 800f22c:	4602      	mov	r2, r0
 800f22e:	4629      	mov	r1, r5
 800f230:	4620      	mov	r0, r4
 800f232:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800f236:	f000 f91d 	bl	800f474 <_Bfree>
 800f23a:	9b05      	ldr	r3, [sp, #20]
 800f23c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f23e:	9d01      	ldr	r5, [sp, #4]
 800f240:	ea43 0102 	orr.w	r1, r3, r2
 800f244:	9b06      	ldr	r3, [sp, #24]
 800f246:	430b      	orrs	r3, r1
 800f248:	9b08      	ldr	r3, [sp, #32]
 800f24a:	d10d      	bne.n	800f268 <_dtoa_r+0xa80>
 800f24c:	2b39      	cmp	r3, #57	; 0x39
 800f24e:	d029      	beq.n	800f2a4 <_dtoa_r+0xabc>
 800f250:	f1b9 0f00 	cmp.w	r9, #0
 800f254:	dd01      	ble.n	800f25a <_dtoa_r+0xa72>
 800f256:	9b04      	ldr	r3, [sp, #16]
 800f258:	3331      	adds	r3, #49	; 0x31
 800f25a:	9a02      	ldr	r2, [sp, #8]
 800f25c:	7013      	strb	r3, [r2, #0]
 800f25e:	e774      	b.n	800f14a <_dtoa_r+0x962>
 800f260:	4638      	mov	r0, r7
 800f262:	e7b9      	b.n	800f1d8 <_dtoa_r+0x9f0>
 800f264:	2201      	movs	r2, #1
 800f266:	e7e2      	b.n	800f22e <_dtoa_r+0xa46>
 800f268:	f1b9 0f00 	cmp.w	r9, #0
 800f26c:	db06      	blt.n	800f27c <_dtoa_r+0xa94>
 800f26e:	9905      	ldr	r1, [sp, #20]
 800f270:	ea41 0909 	orr.w	r9, r1, r9
 800f274:	9906      	ldr	r1, [sp, #24]
 800f276:	ea59 0101 	orrs.w	r1, r9, r1
 800f27a:	d120      	bne.n	800f2be <_dtoa_r+0xad6>
 800f27c:	2a00      	cmp	r2, #0
 800f27e:	ddec      	ble.n	800f25a <_dtoa_r+0xa72>
 800f280:	4659      	mov	r1, fp
 800f282:	2201      	movs	r2, #1
 800f284:	4620      	mov	r0, r4
 800f286:	9301      	str	r3, [sp, #4]
 800f288:	f000 fac6 	bl	800f818 <__lshift>
 800f28c:	4631      	mov	r1, r6
 800f28e:	4683      	mov	fp, r0
 800f290:	f000 fb2e 	bl	800f8f0 <__mcmp>
 800f294:	2800      	cmp	r0, #0
 800f296:	9b01      	ldr	r3, [sp, #4]
 800f298:	dc02      	bgt.n	800f2a0 <_dtoa_r+0xab8>
 800f29a:	d1de      	bne.n	800f25a <_dtoa_r+0xa72>
 800f29c:	07da      	lsls	r2, r3, #31
 800f29e:	d5dc      	bpl.n	800f25a <_dtoa_r+0xa72>
 800f2a0:	2b39      	cmp	r3, #57	; 0x39
 800f2a2:	d1d8      	bne.n	800f256 <_dtoa_r+0xa6e>
 800f2a4:	9a02      	ldr	r2, [sp, #8]
 800f2a6:	2339      	movs	r3, #57	; 0x39
 800f2a8:	7013      	strb	r3, [r2, #0]
 800f2aa:	462b      	mov	r3, r5
 800f2ac:	461d      	mov	r5, r3
 800f2ae:	3b01      	subs	r3, #1
 800f2b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f2b4:	2a39      	cmp	r2, #57	; 0x39
 800f2b6:	d050      	beq.n	800f35a <_dtoa_r+0xb72>
 800f2b8:	3201      	adds	r2, #1
 800f2ba:	701a      	strb	r2, [r3, #0]
 800f2bc:	e745      	b.n	800f14a <_dtoa_r+0x962>
 800f2be:	2a00      	cmp	r2, #0
 800f2c0:	dd03      	ble.n	800f2ca <_dtoa_r+0xae2>
 800f2c2:	2b39      	cmp	r3, #57	; 0x39
 800f2c4:	d0ee      	beq.n	800f2a4 <_dtoa_r+0xabc>
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	e7c7      	b.n	800f25a <_dtoa_r+0xa72>
 800f2ca:	9a01      	ldr	r2, [sp, #4]
 800f2cc:	9907      	ldr	r1, [sp, #28]
 800f2ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f2d2:	428a      	cmp	r2, r1
 800f2d4:	d02a      	beq.n	800f32c <_dtoa_r+0xb44>
 800f2d6:	4659      	mov	r1, fp
 800f2d8:	2300      	movs	r3, #0
 800f2da:	220a      	movs	r2, #10
 800f2dc:	4620      	mov	r0, r4
 800f2de:	f000 f8eb 	bl	800f4b8 <__multadd>
 800f2e2:	45b8      	cmp	r8, r7
 800f2e4:	4683      	mov	fp, r0
 800f2e6:	f04f 0300 	mov.w	r3, #0
 800f2ea:	f04f 020a 	mov.w	r2, #10
 800f2ee:	4641      	mov	r1, r8
 800f2f0:	4620      	mov	r0, r4
 800f2f2:	d107      	bne.n	800f304 <_dtoa_r+0xb1c>
 800f2f4:	f000 f8e0 	bl	800f4b8 <__multadd>
 800f2f8:	4680      	mov	r8, r0
 800f2fa:	4607      	mov	r7, r0
 800f2fc:	9b01      	ldr	r3, [sp, #4]
 800f2fe:	3301      	adds	r3, #1
 800f300:	9301      	str	r3, [sp, #4]
 800f302:	e775      	b.n	800f1f0 <_dtoa_r+0xa08>
 800f304:	f000 f8d8 	bl	800f4b8 <__multadd>
 800f308:	4639      	mov	r1, r7
 800f30a:	4680      	mov	r8, r0
 800f30c:	2300      	movs	r3, #0
 800f30e:	220a      	movs	r2, #10
 800f310:	4620      	mov	r0, r4
 800f312:	f000 f8d1 	bl	800f4b8 <__multadd>
 800f316:	4607      	mov	r7, r0
 800f318:	e7f0      	b.n	800f2fc <_dtoa_r+0xb14>
 800f31a:	f1b9 0f00 	cmp.w	r9, #0
 800f31e:	9a00      	ldr	r2, [sp, #0]
 800f320:	bfcc      	ite	gt
 800f322:	464d      	movgt	r5, r9
 800f324:	2501      	movle	r5, #1
 800f326:	4415      	add	r5, r2
 800f328:	f04f 0800 	mov.w	r8, #0
 800f32c:	4659      	mov	r1, fp
 800f32e:	2201      	movs	r2, #1
 800f330:	4620      	mov	r0, r4
 800f332:	9301      	str	r3, [sp, #4]
 800f334:	f000 fa70 	bl	800f818 <__lshift>
 800f338:	4631      	mov	r1, r6
 800f33a:	4683      	mov	fp, r0
 800f33c:	f000 fad8 	bl	800f8f0 <__mcmp>
 800f340:	2800      	cmp	r0, #0
 800f342:	dcb2      	bgt.n	800f2aa <_dtoa_r+0xac2>
 800f344:	d102      	bne.n	800f34c <_dtoa_r+0xb64>
 800f346:	9b01      	ldr	r3, [sp, #4]
 800f348:	07db      	lsls	r3, r3, #31
 800f34a:	d4ae      	bmi.n	800f2aa <_dtoa_r+0xac2>
 800f34c:	462b      	mov	r3, r5
 800f34e:	461d      	mov	r5, r3
 800f350:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f354:	2a30      	cmp	r2, #48	; 0x30
 800f356:	d0fa      	beq.n	800f34e <_dtoa_r+0xb66>
 800f358:	e6f7      	b.n	800f14a <_dtoa_r+0x962>
 800f35a:	9a00      	ldr	r2, [sp, #0]
 800f35c:	429a      	cmp	r2, r3
 800f35e:	d1a5      	bne.n	800f2ac <_dtoa_r+0xac4>
 800f360:	f10a 0a01 	add.w	sl, sl, #1
 800f364:	2331      	movs	r3, #49	; 0x31
 800f366:	e779      	b.n	800f25c <_dtoa_r+0xa74>
 800f368:	4b13      	ldr	r3, [pc, #76]	; (800f3b8 <_dtoa_r+0xbd0>)
 800f36a:	f7ff baaf 	b.w	800e8cc <_dtoa_r+0xe4>
 800f36e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f370:	2b00      	cmp	r3, #0
 800f372:	f47f aa86 	bne.w	800e882 <_dtoa_r+0x9a>
 800f376:	4b11      	ldr	r3, [pc, #68]	; (800f3bc <_dtoa_r+0xbd4>)
 800f378:	f7ff baa8 	b.w	800e8cc <_dtoa_r+0xe4>
 800f37c:	f1b9 0f00 	cmp.w	r9, #0
 800f380:	dc03      	bgt.n	800f38a <_dtoa_r+0xba2>
 800f382:	9b05      	ldr	r3, [sp, #20]
 800f384:	2b02      	cmp	r3, #2
 800f386:	f73f aec9 	bgt.w	800f11c <_dtoa_r+0x934>
 800f38a:	9d00      	ldr	r5, [sp, #0]
 800f38c:	4631      	mov	r1, r6
 800f38e:	4658      	mov	r0, fp
 800f390:	f7ff f99e 	bl	800e6d0 <quorem>
 800f394:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f398:	f805 3b01 	strb.w	r3, [r5], #1
 800f39c:	9a00      	ldr	r2, [sp, #0]
 800f39e:	1aaa      	subs	r2, r5, r2
 800f3a0:	4591      	cmp	r9, r2
 800f3a2:	ddba      	ble.n	800f31a <_dtoa_r+0xb32>
 800f3a4:	4659      	mov	r1, fp
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	220a      	movs	r2, #10
 800f3aa:	4620      	mov	r0, r4
 800f3ac:	f000 f884 	bl	800f4b8 <__multadd>
 800f3b0:	4683      	mov	fp, r0
 800f3b2:	e7eb      	b.n	800f38c <_dtoa_r+0xba4>
 800f3b4:	08010cdf 	.word	0x08010cdf
 800f3b8:	08010c38 	.word	0x08010c38
 800f3bc:	08010c5c 	.word	0x08010c5c

0800f3c0 <_localeconv_r>:
 800f3c0:	4800      	ldr	r0, [pc, #0]	; (800f3c4 <_localeconv_r+0x4>)
 800f3c2:	4770      	bx	lr
 800f3c4:	200002d4 	.word	0x200002d4

0800f3c8 <malloc>:
 800f3c8:	4b02      	ldr	r3, [pc, #8]	; (800f3d4 <malloc+0xc>)
 800f3ca:	4601      	mov	r1, r0
 800f3cc:	6818      	ldr	r0, [r3, #0]
 800f3ce:	f000 bbef 	b.w	800fbb0 <_malloc_r>
 800f3d2:	bf00      	nop
 800f3d4:	20000180 	.word	0x20000180

0800f3d8 <memcpy>:
 800f3d8:	440a      	add	r2, r1
 800f3da:	4291      	cmp	r1, r2
 800f3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800f3e0:	d100      	bne.n	800f3e4 <memcpy+0xc>
 800f3e2:	4770      	bx	lr
 800f3e4:	b510      	push	{r4, lr}
 800f3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f3ee:	4291      	cmp	r1, r2
 800f3f0:	d1f9      	bne.n	800f3e6 <memcpy+0xe>
 800f3f2:	bd10      	pop	{r4, pc}

0800f3f4 <_Balloc>:
 800f3f4:	b570      	push	{r4, r5, r6, lr}
 800f3f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f3f8:	4604      	mov	r4, r0
 800f3fa:	460d      	mov	r5, r1
 800f3fc:	b976      	cbnz	r6, 800f41c <_Balloc+0x28>
 800f3fe:	2010      	movs	r0, #16
 800f400:	f7ff ffe2 	bl	800f3c8 <malloc>
 800f404:	4602      	mov	r2, r0
 800f406:	6260      	str	r0, [r4, #36]	; 0x24
 800f408:	b920      	cbnz	r0, 800f414 <_Balloc+0x20>
 800f40a:	4b18      	ldr	r3, [pc, #96]	; (800f46c <_Balloc+0x78>)
 800f40c:	4818      	ldr	r0, [pc, #96]	; (800f470 <_Balloc+0x7c>)
 800f40e:	2166      	movs	r1, #102	; 0x66
 800f410:	f000 fd94 	bl	800ff3c <__assert_func>
 800f414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f418:	6006      	str	r6, [r0, #0]
 800f41a:	60c6      	str	r6, [r0, #12]
 800f41c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f41e:	68f3      	ldr	r3, [r6, #12]
 800f420:	b183      	cbz	r3, 800f444 <_Balloc+0x50>
 800f422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f424:	68db      	ldr	r3, [r3, #12]
 800f426:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f42a:	b9b8      	cbnz	r0, 800f45c <_Balloc+0x68>
 800f42c:	2101      	movs	r1, #1
 800f42e:	fa01 f605 	lsl.w	r6, r1, r5
 800f432:	1d72      	adds	r2, r6, #5
 800f434:	0092      	lsls	r2, r2, #2
 800f436:	4620      	mov	r0, r4
 800f438:	f000 fb5a 	bl	800faf0 <_calloc_r>
 800f43c:	b160      	cbz	r0, 800f458 <_Balloc+0x64>
 800f43e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f442:	e00e      	b.n	800f462 <_Balloc+0x6e>
 800f444:	2221      	movs	r2, #33	; 0x21
 800f446:	2104      	movs	r1, #4
 800f448:	4620      	mov	r0, r4
 800f44a:	f000 fb51 	bl	800faf0 <_calloc_r>
 800f44e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f450:	60f0      	str	r0, [r6, #12]
 800f452:	68db      	ldr	r3, [r3, #12]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d1e4      	bne.n	800f422 <_Balloc+0x2e>
 800f458:	2000      	movs	r0, #0
 800f45a:	bd70      	pop	{r4, r5, r6, pc}
 800f45c:	6802      	ldr	r2, [r0, #0]
 800f45e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f462:	2300      	movs	r3, #0
 800f464:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f468:	e7f7      	b.n	800f45a <_Balloc+0x66>
 800f46a:	bf00      	nop
 800f46c:	08010c69 	.word	0x08010c69
 800f470:	08010cf0 	.word	0x08010cf0

0800f474 <_Bfree>:
 800f474:	b570      	push	{r4, r5, r6, lr}
 800f476:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f478:	4605      	mov	r5, r0
 800f47a:	460c      	mov	r4, r1
 800f47c:	b976      	cbnz	r6, 800f49c <_Bfree+0x28>
 800f47e:	2010      	movs	r0, #16
 800f480:	f7ff ffa2 	bl	800f3c8 <malloc>
 800f484:	4602      	mov	r2, r0
 800f486:	6268      	str	r0, [r5, #36]	; 0x24
 800f488:	b920      	cbnz	r0, 800f494 <_Bfree+0x20>
 800f48a:	4b09      	ldr	r3, [pc, #36]	; (800f4b0 <_Bfree+0x3c>)
 800f48c:	4809      	ldr	r0, [pc, #36]	; (800f4b4 <_Bfree+0x40>)
 800f48e:	218a      	movs	r1, #138	; 0x8a
 800f490:	f000 fd54 	bl	800ff3c <__assert_func>
 800f494:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f498:	6006      	str	r6, [r0, #0]
 800f49a:	60c6      	str	r6, [r0, #12]
 800f49c:	b13c      	cbz	r4, 800f4ae <_Bfree+0x3a>
 800f49e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f4a0:	6862      	ldr	r2, [r4, #4]
 800f4a2:	68db      	ldr	r3, [r3, #12]
 800f4a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f4a8:	6021      	str	r1, [r4, #0]
 800f4aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f4ae:	bd70      	pop	{r4, r5, r6, pc}
 800f4b0:	08010c69 	.word	0x08010c69
 800f4b4:	08010cf0 	.word	0x08010cf0

0800f4b8 <__multadd>:
 800f4b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4bc:	690e      	ldr	r6, [r1, #16]
 800f4be:	4607      	mov	r7, r0
 800f4c0:	4698      	mov	r8, r3
 800f4c2:	460c      	mov	r4, r1
 800f4c4:	f101 0014 	add.w	r0, r1, #20
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	6805      	ldr	r5, [r0, #0]
 800f4cc:	b2a9      	uxth	r1, r5
 800f4ce:	fb02 8101 	mla	r1, r2, r1, r8
 800f4d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f4d6:	0c2d      	lsrs	r5, r5, #16
 800f4d8:	fb02 c505 	mla	r5, r2, r5, ip
 800f4dc:	b289      	uxth	r1, r1
 800f4de:	3301      	adds	r3, #1
 800f4e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f4e4:	429e      	cmp	r6, r3
 800f4e6:	f840 1b04 	str.w	r1, [r0], #4
 800f4ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f4ee:	dcec      	bgt.n	800f4ca <__multadd+0x12>
 800f4f0:	f1b8 0f00 	cmp.w	r8, #0
 800f4f4:	d022      	beq.n	800f53c <__multadd+0x84>
 800f4f6:	68a3      	ldr	r3, [r4, #8]
 800f4f8:	42b3      	cmp	r3, r6
 800f4fa:	dc19      	bgt.n	800f530 <__multadd+0x78>
 800f4fc:	6861      	ldr	r1, [r4, #4]
 800f4fe:	4638      	mov	r0, r7
 800f500:	3101      	adds	r1, #1
 800f502:	f7ff ff77 	bl	800f3f4 <_Balloc>
 800f506:	4605      	mov	r5, r0
 800f508:	b928      	cbnz	r0, 800f516 <__multadd+0x5e>
 800f50a:	4602      	mov	r2, r0
 800f50c:	4b0d      	ldr	r3, [pc, #52]	; (800f544 <__multadd+0x8c>)
 800f50e:	480e      	ldr	r0, [pc, #56]	; (800f548 <__multadd+0x90>)
 800f510:	21b5      	movs	r1, #181	; 0xb5
 800f512:	f000 fd13 	bl	800ff3c <__assert_func>
 800f516:	6922      	ldr	r2, [r4, #16]
 800f518:	3202      	adds	r2, #2
 800f51a:	f104 010c 	add.w	r1, r4, #12
 800f51e:	0092      	lsls	r2, r2, #2
 800f520:	300c      	adds	r0, #12
 800f522:	f7ff ff59 	bl	800f3d8 <memcpy>
 800f526:	4621      	mov	r1, r4
 800f528:	4638      	mov	r0, r7
 800f52a:	f7ff ffa3 	bl	800f474 <_Bfree>
 800f52e:	462c      	mov	r4, r5
 800f530:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f534:	3601      	adds	r6, #1
 800f536:	f8c3 8014 	str.w	r8, [r3, #20]
 800f53a:	6126      	str	r6, [r4, #16]
 800f53c:	4620      	mov	r0, r4
 800f53e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f542:	bf00      	nop
 800f544:	08010cdf 	.word	0x08010cdf
 800f548:	08010cf0 	.word	0x08010cf0

0800f54c <__hi0bits>:
 800f54c:	0c03      	lsrs	r3, r0, #16
 800f54e:	041b      	lsls	r3, r3, #16
 800f550:	b9d3      	cbnz	r3, 800f588 <__hi0bits+0x3c>
 800f552:	0400      	lsls	r0, r0, #16
 800f554:	2310      	movs	r3, #16
 800f556:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f55a:	bf04      	itt	eq
 800f55c:	0200      	lsleq	r0, r0, #8
 800f55e:	3308      	addeq	r3, #8
 800f560:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f564:	bf04      	itt	eq
 800f566:	0100      	lsleq	r0, r0, #4
 800f568:	3304      	addeq	r3, #4
 800f56a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f56e:	bf04      	itt	eq
 800f570:	0080      	lsleq	r0, r0, #2
 800f572:	3302      	addeq	r3, #2
 800f574:	2800      	cmp	r0, #0
 800f576:	db05      	blt.n	800f584 <__hi0bits+0x38>
 800f578:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f57c:	f103 0301 	add.w	r3, r3, #1
 800f580:	bf08      	it	eq
 800f582:	2320      	moveq	r3, #32
 800f584:	4618      	mov	r0, r3
 800f586:	4770      	bx	lr
 800f588:	2300      	movs	r3, #0
 800f58a:	e7e4      	b.n	800f556 <__hi0bits+0xa>

0800f58c <__lo0bits>:
 800f58c:	6803      	ldr	r3, [r0, #0]
 800f58e:	f013 0207 	ands.w	r2, r3, #7
 800f592:	4601      	mov	r1, r0
 800f594:	d00b      	beq.n	800f5ae <__lo0bits+0x22>
 800f596:	07da      	lsls	r2, r3, #31
 800f598:	d424      	bmi.n	800f5e4 <__lo0bits+0x58>
 800f59a:	0798      	lsls	r0, r3, #30
 800f59c:	bf49      	itett	mi
 800f59e:	085b      	lsrmi	r3, r3, #1
 800f5a0:	089b      	lsrpl	r3, r3, #2
 800f5a2:	2001      	movmi	r0, #1
 800f5a4:	600b      	strmi	r3, [r1, #0]
 800f5a6:	bf5c      	itt	pl
 800f5a8:	600b      	strpl	r3, [r1, #0]
 800f5aa:	2002      	movpl	r0, #2
 800f5ac:	4770      	bx	lr
 800f5ae:	b298      	uxth	r0, r3
 800f5b0:	b9b0      	cbnz	r0, 800f5e0 <__lo0bits+0x54>
 800f5b2:	0c1b      	lsrs	r3, r3, #16
 800f5b4:	2010      	movs	r0, #16
 800f5b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f5ba:	bf04      	itt	eq
 800f5bc:	0a1b      	lsreq	r3, r3, #8
 800f5be:	3008      	addeq	r0, #8
 800f5c0:	071a      	lsls	r2, r3, #28
 800f5c2:	bf04      	itt	eq
 800f5c4:	091b      	lsreq	r3, r3, #4
 800f5c6:	3004      	addeq	r0, #4
 800f5c8:	079a      	lsls	r2, r3, #30
 800f5ca:	bf04      	itt	eq
 800f5cc:	089b      	lsreq	r3, r3, #2
 800f5ce:	3002      	addeq	r0, #2
 800f5d0:	07da      	lsls	r2, r3, #31
 800f5d2:	d403      	bmi.n	800f5dc <__lo0bits+0x50>
 800f5d4:	085b      	lsrs	r3, r3, #1
 800f5d6:	f100 0001 	add.w	r0, r0, #1
 800f5da:	d005      	beq.n	800f5e8 <__lo0bits+0x5c>
 800f5dc:	600b      	str	r3, [r1, #0]
 800f5de:	4770      	bx	lr
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	e7e8      	b.n	800f5b6 <__lo0bits+0x2a>
 800f5e4:	2000      	movs	r0, #0
 800f5e6:	4770      	bx	lr
 800f5e8:	2020      	movs	r0, #32
 800f5ea:	4770      	bx	lr

0800f5ec <__i2b>:
 800f5ec:	b510      	push	{r4, lr}
 800f5ee:	460c      	mov	r4, r1
 800f5f0:	2101      	movs	r1, #1
 800f5f2:	f7ff feff 	bl	800f3f4 <_Balloc>
 800f5f6:	4602      	mov	r2, r0
 800f5f8:	b928      	cbnz	r0, 800f606 <__i2b+0x1a>
 800f5fa:	4b05      	ldr	r3, [pc, #20]	; (800f610 <__i2b+0x24>)
 800f5fc:	4805      	ldr	r0, [pc, #20]	; (800f614 <__i2b+0x28>)
 800f5fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f602:	f000 fc9b 	bl	800ff3c <__assert_func>
 800f606:	2301      	movs	r3, #1
 800f608:	6144      	str	r4, [r0, #20]
 800f60a:	6103      	str	r3, [r0, #16]
 800f60c:	bd10      	pop	{r4, pc}
 800f60e:	bf00      	nop
 800f610:	08010cdf 	.word	0x08010cdf
 800f614:	08010cf0 	.word	0x08010cf0

0800f618 <__multiply>:
 800f618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f61c:	4614      	mov	r4, r2
 800f61e:	690a      	ldr	r2, [r1, #16]
 800f620:	6923      	ldr	r3, [r4, #16]
 800f622:	429a      	cmp	r2, r3
 800f624:	bfb8      	it	lt
 800f626:	460b      	movlt	r3, r1
 800f628:	460d      	mov	r5, r1
 800f62a:	bfbc      	itt	lt
 800f62c:	4625      	movlt	r5, r4
 800f62e:	461c      	movlt	r4, r3
 800f630:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f634:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f638:	68ab      	ldr	r3, [r5, #8]
 800f63a:	6869      	ldr	r1, [r5, #4]
 800f63c:	eb0a 0709 	add.w	r7, sl, r9
 800f640:	42bb      	cmp	r3, r7
 800f642:	b085      	sub	sp, #20
 800f644:	bfb8      	it	lt
 800f646:	3101      	addlt	r1, #1
 800f648:	f7ff fed4 	bl	800f3f4 <_Balloc>
 800f64c:	b930      	cbnz	r0, 800f65c <__multiply+0x44>
 800f64e:	4602      	mov	r2, r0
 800f650:	4b42      	ldr	r3, [pc, #264]	; (800f75c <__multiply+0x144>)
 800f652:	4843      	ldr	r0, [pc, #268]	; (800f760 <__multiply+0x148>)
 800f654:	f240 115d 	movw	r1, #349	; 0x15d
 800f658:	f000 fc70 	bl	800ff3c <__assert_func>
 800f65c:	f100 0614 	add.w	r6, r0, #20
 800f660:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f664:	4633      	mov	r3, r6
 800f666:	2200      	movs	r2, #0
 800f668:	4543      	cmp	r3, r8
 800f66a:	d31e      	bcc.n	800f6aa <__multiply+0x92>
 800f66c:	f105 0c14 	add.w	ip, r5, #20
 800f670:	f104 0314 	add.w	r3, r4, #20
 800f674:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f678:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f67c:	9202      	str	r2, [sp, #8]
 800f67e:	ebac 0205 	sub.w	r2, ip, r5
 800f682:	3a15      	subs	r2, #21
 800f684:	f022 0203 	bic.w	r2, r2, #3
 800f688:	3204      	adds	r2, #4
 800f68a:	f105 0115 	add.w	r1, r5, #21
 800f68e:	458c      	cmp	ip, r1
 800f690:	bf38      	it	cc
 800f692:	2204      	movcc	r2, #4
 800f694:	9201      	str	r2, [sp, #4]
 800f696:	9a02      	ldr	r2, [sp, #8]
 800f698:	9303      	str	r3, [sp, #12]
 800f69a:	429a      	cmp	r2, r3
 800f69c:	d808      	bhi.n	800f6b0 <__multiply+0x98>
 800f69e:	2f00      	cmp	r7, #0
 800f6a0:	dc55      	bgt.n	800f74e <__multiply+0x136>
 800f6a2:	6107      	str	r7, [r0, #16]
 800f6a4:	b005      	add	sp, #20
 800f6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6aa:	f843 2b04 	str.w	r2, [r3], #4
 800f6ae:	e7db      	b.n	800f668 <__multiply+0x50>
 800f6b0:	f8b3 a000 	ldrh.w	sl, [r3]
 800f6b4:	f1ba 0f00 	cmp.w	sl, #0
 800f6b8:	d020      	beq.n	800f6fc <__multiply+0xe4>
 800f6ba:	f105 0e14 	add.w	lr, r5, #20
 800f6be:	46b1      	mov	r9, r6
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f6c6:	f8d9 b000 	ldr.w	fp, [r9]
 800f6ca:	b2a1      	uxth	r1, r4
 800f6cc:	fa1f fb8b 	uxth.w	fp, fp
 800f6d0:	fb0a b101 	mla	r1, sl, r1, fp
 800f6d4:	4411      	add	r1, r2
 800f6d6:	f8d9 2000 	ldr.w	r2, [r9]
 800f6da:	0c24      	lsrs	r4, r4, #16
 800f6dc:	0c12      	lsrs	r2, r2, #16
 800f6de:	fb0a 2404 	mla	r4, sl, r4, r2
 800f6e2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f6e6:	b289      	uxth	r1, r1
 800f6e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f6ec:	45f4      	cmp	ip, lr
 800f6ee:	f849 1b04 	str.w	r1, [r9], #4
 800f6f2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f6f6:	d8e4      	bhi.n	800f6c2 <__multiply+0xaa>
 800f6f8:	9901      	ldr	r1, [sp, #4]
 800f6fa:	5072      	str	r2, [r6, r1]
 800f6fc:	9a03      	ldr	r2, [sp, #12]
 800f6fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f702:	3304      	adds	r3, #4
 800f704:	f1b9 0f00 	cmp.w	r9, #0
 800f708:	d01f      	beq.n	800f74a <__multiply+0x132>
 800f70a:	6834      	ldr	r4, [r6, #0]
 800f70c:	f105 0114 	add.w	r1, r5, #20
 800f710:	46b6      	mov	lr, r6
 800f712:	f04f 0a00 	mov.w	sl, #0
 800f716:	880a      	ldrh	r2, [r1, #0]
 800f718:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f71c:	fb09 b202 	mla	r2, r9, r2, fp
 800f720:	4492      	add	sl, r2
 800f722:	b2a4      	uxth	r4, r4
 800f724:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f728:	f84e 4b04 	str.w	r4, [lr], #4
 800f72c:	f851 4b04 	ldr.w	r4, [r1], #4
 800f730:	f8be 2000 	ldrh.w	r2, [lr]
 800f734:	0c24      	lsrs	r4, r4, #16
 800f736:	fb09 2404 	mla	r4, r9, r4, r2
 800f73a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f73e:	458c      	cmp	ip, r1
 800f740:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f744:	d8e7      	bhi.n	800f716 <__multiply+0xfe>
 800f746:	9a01      	ldr	r2, [sp, #4]
 800f748:	50b4      	str	r4, [r6, r2]
 800f74a:	3604      	adds	r6, #4
 800f74c:	e7a3      	b.n	800f696 <__multiply+0x7e>
 800f74e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f752:	2b00      	cmp	r3, #0
 800f754:	d1a5      	bne.n	800f6a2 <__multiply+0x8a>
 800f756:	3f01      	subs	r7, #1
 800f758:	e7a1      	b.n	800f69e <__multiply+0x86>
 800f75a:	bf00      	nop
 800f75c:	08010cdf 	.word	0x08010cdf
 800f760:	08010cf0 	.word	0x08010cf0

0800f764 <__pow5mult>:
 800f764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f768:	4615      	mov	r5, r2
 800f76a:	f012 0203 	ands.w	r2, r2, #3
 800f76e:	4606      	mov	r6, r0
 800f770:	460f      	mov	r7, r1
 800f772:	d007      	beq.n	800f784 <__pow5mult+0x20>
 800f774:	4c25      	ldr	r4, [pc, #148]	; (800f80c <__pow5mult+0xa8>)
 800f776:	3a01      	subs	r2, #1
 800f778:	2300      	movs	r3, #0
 800f77a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f77e:	f7ff fe9b 	bl	800f4b8 <__multadd>
 800f782:	4607      	mov	r7, r0
 800f784:	10ad      	asrs	r5, r5, #2
 800f786:	d03d      	beq.n	800f804 <__pow5mult+0xa0>
 800f788:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f78a:	b97c      	cbnz	r4, 800f7ac <__pow5mult+0x48>
 800f78c:	2010      	movs	r0, #16
 800f78e:	f7ff fe1b 	bl	800f3c8 <malloc>
 800f792:	4602      	mov	r2, r0
 800f794:	6270      	str	r0, [r6, #36]	; 0x24
 800f796:	b928      	cbnz	r0, 800f7a4 <__pow5mult+0x40>
 800f798:	4b1d      	ldr	r3, [pc, #116]	; (800f810 <__pow5mult+0xac>)
 800f79a:	481e      	ldr	r0, [pc, #120]	; (800f814 <__pow5mult+0xb0>)
 800f79c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f7a0:	f000 fbcc 	bl	800ff3c <__assert_func>
 800f7a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f7a8:	6004      	str	r4, [r0, #0]
 800f7aa:	60c4      	str	r4, [r0, #12]
 800f7ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f7b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f7b4:	b94c      	cbnz	r4, 800f7ca <__pow5mult+0x66>
 800f7b6:	f240 2171 	movw	r1, #625	; 0x271
 800f7ba:	4630      	mov	r0, r6
 800f7bc:	f7ff ff16 	bl	800f5ec <__i2b>
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f7c6:	4604      	mov	r4, r0
 800f7c8:	6003      	str	r3, [r0, #0]
 800f7ca:	f04f 0900 	mov.w	r9, #0
 800f7ce:	07eb      	lsls	r3, r5, #31
 800f7d0:	d50a      	bpl.n	800f7e8 <__pow5mult+0x84>
 800f7d2:	4639      	mov	r1, r7
 800f7d4:	4622      	mov	r2, r4
 800f7d6:	4630      	mov	r0, r6
 800f7d8:	f7ff ff1e 	bl	800f618 <__multiply>
 800f7dc:	4639      	mov	r1, r7
 800f7de:	4680      	mov	r8, r0
 800f7e0:	4630      	mov	r0, r6
 800f7e2:	f7ff fe47 	bl	800f474 <_Bfree>
 800f7e6:	4647      	mov	r7, r8
 800f7e8:	106d      	asrs	r5, r5, #1
 800f7ea:	d00b      	beq.n	800f804 <__pow5mult+0xa0>
 800f7ec:	6820      	ldr	r0, [r4, #0]
 800f7ee:	b938      	cbnz	r0, 800f800 <__pow5mult+0x9c>
 800f7f0:	4622      	mov	r2, r4
 800f7f2:	4621      	mov	r1, r4
 800f7f4:	4630      	mov	r0, r6
 800f7f6:	f7ff ff0f 	bl	800f618 <__multiply>
 800f7fa:	6020      	str	r0, [r4, #0]
 800f7fc:	f8c0 9000 	str.w	r9, [r0]
 800f800:	4604      	mov	r4, r0
 800f802:	e7e4      	b.n	800f7ce <__pow5mult+0x6a>
 800f804:	4638      	mov	r0, r7
 800f806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f80a:	bf00      	nop
 800f80c:	08010e40 	.word	0x08010e40
 800f810:	08010c69 	.word	0x08010c69
 800f814:	08010cf0 	.word	0x08010cf0

0800f818 <__lshift>:
 800f818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f81c:	460c      	mov	r4, r1
 800f81e:	6849      	ldr	r1, [r1, #4]
 800f820:	6923      	ldr	r3, [r4, #16]
 800f822:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f826:	68a3      	ldr	r3, [r4, #8]
 800f828:	4607      	mov	r7, r0
 800f82a:	4691      	mov	r9, r2
 800f82c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f830:	f108 0601 	add.w	r6, r8, #1
 800f834:	42b3      	cmp	r3, r6
 800f836:	db0b      	blt.n	800f850 <__lshift+0x38>
 800f838:	4638      	mov	r0, r7
 800f83a:	f7ff fddb 	bl	800f3f4 <_Balloc>
 800f83e:	4605      	mov	r5, r0
 800f840:	b948      	cbnz	r0, 800f856 <__lshift+0x3e>
 800f842:	4602      	mov	r2, r0
 800f844:	4b28      	ldr	r3, [pc, #160]	; (800f8e8 <__lshift+0xd0>)
 800f846:	4829      	ldr	r0, [pc, #164]	; (800f8ec <__lshift+0xd4>)
 800f848:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f84c:	f000 fb76 	bl	800ff3c <__assert_func>
 800f850:	3101      	adds	r1, #1
 800f852:	005b      	lsls	r3, r3, #1
 800f854:	e7ee      	b.n	800f834 <__lshift+0x1c>
 800f856:	2300      	movs	r3, #0
 800f858:	f100 0114 	add.w	r1, r0, #20
 800f85c:	f100 0210 	add.w	r2, r0, #16
 800f860:	4618      	mov	r0, r3
 800f862:	4553      	cmp	r3, sl
 800f864:	db33      	blt.n	800f8ce <__lshift+0xb6>
 800f866:	6920      	ldr	r0, [r4, #16]
 800f868:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f86c:	f104 0314 	add.w	r3, r4, #20
 800f870:	f019 091f 	ands.w	r9, r9, #31
 800f874:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f878:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f87c:	d02b      	beq.n	800f8d6 <__lshift+0xbe>
 800f87e:	f1c9 0e20 	rsb	lr, r9, #32
 800f882:	468a      	mov	sl, r1
 800f884:	2200      	movs	r2, #0
 800f886:	6818      	ldr	r0, [r3, #0]
 800f888:	fa00 f009 	lsl.w	r0, r0, r9
 800f88c:	4302      	orrs	r2, r0
 800f88e:	f84a 2b04 	str.w	r2, [sl], #4
 800f892:	f853 2b04 	ldr.w	r2, [r3], #4
 800f896:	459c      	cmp	ip, r3
 800f898:	fa22 f20e 	lsr.w	r2, r2, lr
 800f89c:	d8f3      	bhi.n	800f886 <__lshift+0x6e>
 800f89e:	ebac 0304 	sub.w	r3, ip, r4
 800f8a2:	3b15      	subs	r3, #21
 800f8a4:	f023 0303 	bic.w	r3, r3, #3
 800f8a8:	3304      	adds	r3, #4
 800f8aa:	f104 0015 	add.w	r0, r4, #21
 800f8ae:	4584      	cmp	ip, r0
 800f8b0:	bf38      	it	cc
 800f8b2:	2304      	movcc	r3, #4
 800f8b4:	50ca      	str	r2, [r1, r3]
 800f8b6:	b10a      	cbz	r2, 800f8bc <__lshift+0xa4>
 800f8b8:	f108 0602 	add.w	r6, r8, #2
 800f8bc:	3e01      	subs	r6, #1
 800f8be:	4638      	mov	r0, r7
 800f8c0:	612e      	str	r6, [r5, #16]
 800f8c2:	4621      	mov	r1, r4
 800f8c4:	f7ff fdd6 	bl	800f474 <_Bfree>
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	e7c5      	b.n	800f862 <__lshift+0x4a>
 800f8d6:	3904      	subs	r1, #4
 800f8d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8e0:	459c      	cmp	ip, r3
 800f8e2:	d8f9      	bhi.n	800f8d8 <__lshift+0xc0>
 800f8e4:	e7ea      	b.n	800f8bc <__lshift+0xa4>
 800f8e6:	bf00      	nop
 800f8e8:	08010cdf 	.word	0x08010cdf
 800f8ec:	08010cf0 	.word	0x08010cf0

0800f8f0 <__mcmp>:
 800f8f0:	b530      	push	{r4, r5, lr}
 800f8f2:	6902      	ldr	r2, [r0, #16]
 800f8f4:	690c      	ldr	r4, [r1, #16]
 800f8f6:	1b12      	subs	r2, r2, r4
 800f8f8:	d10e      	bne.n	800f918 <__mcmp+0x28>
 800f8fa:	f100 0314 	add.w	r3, r0, #20
 800f8fe:	3114      	adds	r1, #20
 800f900:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f904:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f908:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f90c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f910:	42a5      	cmp	r5, r4
 800f912:	d003      	beq.n	800f91c <__mcmp+0x2c>
 800f914:	d305      	bcc.n	800f922 <__mcmp+0x32>
 800f916:	2201      	movs	r2, #1
 800f918:	4610      	mov	r0, r2
 800f91a:	bd30      	pop	{r4, r5, pc}
 800f91c:	4283      	cmp	r3, r0
 800f91e:	d3f3      	bcc.n	800f908 <__mcmp+0x18>
 800f920:	e7fa      	b.n	800f918 <__mcmp+0x28>
 800f922:	f04f 32ff 	mov.w	r2, #4294967295
 800f926:	e7f7      	b.n	800f918 <__mcmp+0x28>

0800f928 <__mdiff>:
 800f928:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f92c:	460c      	mov	r4, r1
 800f92e:	4606      	mov	r6, r0
 800f930:	4611      	mov	r1, r2
 800f932:	4620      	mov	r0, r4
 800f934:	4617      	mov	r7, r2
 800f936:	f7ff ffdb 	bl	800f8f0 <__mcmp>
 800f93a:	1e05      	subs	r5, r0, #0
 800f93c:	d110      	bne.n	800f960 <__mdiff+0x38>
 800f93e:	4629      	mov	r1, r5
 800f940:	4630      	mov	r0, r6
 800f942:	f7ff fd57 	bl	800f3f4 <_Balloc>
 800f946:	b930      	cbnz	r0, 800f956 <__mdiff+0x2e>
 800f948:	4b39      	ldr	r3, [pc, #228]	; (800fa30 <__mdiff+0x108>)
 800f94a:	4602      	mov	r2, r0
 800f94c:	f240 2132 	movw	r1, #562	; 0x232
 800f950:	4838      	ldr	r0, [pc, #224]	; (800fa34 <__mdiff+0x10c>)
 800f952:	f000 faf3 	bl	800ff3c <__assert_func>
 800f956:	2301      	movs	r3, #1
 800f958:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f95c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f960:	bfa4      	itt	ge
 800f962:	463b      	movge	r3, r7
 800f964:	4627      	movge	r7, r4
 800f966:	4630      	mov	r0, r6
 800f968:	6879      	ldr	r1, [r7, #4]
 800f96a:	bfa6      	itte	ge
 800f96c:	461c      	movge	r4, r3
 800f96e:	2500      	movge	r5, #0
 800f970:	2501      	movlt	r5, #1
 800f972:	f7ff fd3f 	bl	800f3f4 <_Balloc>
 800f976:	b920      	cbnz	r0, 800f982 <__mdiff+0x5a>
 800f978:	4b2d      	ldr	r3, [pc, #180]	; (800fa30 <__mdiff+0x108>)
 800f97a:	4602      	mov	r2, r0
 800f97c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f980:	e7e6      	b.n	800f950 <__mdiff+0x28>
 800f982:	693e      	ldr	r6, [r7, #16]
 800f984:	60c5      	str	r5, [r0, #12]
 800f986:	6925      	ldr	r5, [r4, #16]
 800f988:	f107 0114 	add.w	r1, r7, #20
 800f98c:	f104 0914 	add.w	r9, r4, #20
 800f990:	f100 0e14 	add.w	lr, r0, #20
 800f994:	f107 0210 	add.w	r2, r7, #16
 800f998:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f99c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f9a0:	46f2      	mov	sl, lr
 800f9a2:	2700      	movs	r7, #0
 800f9a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f9a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f9ac:	fa1f f883 	uxth.w	r8, r3
 800f9b0:	fa17 f78b 	uxtah	r7, r7, fp
 800f9b4:	0c1b      	lsrs	r3, r3, #16
 800f9b6:	eba7 0808 	sub.w	r8, r7, r8
 800f9ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f9be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f9c2:	fa1f f888 	uxth.w	r8, r8
 800f9c6:	141f      	asrs	r7, r3, #16
 800f9c8:	454d      	cmp	r5, r9
 800f9ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f9ce:	f84a 3b04 	str.w	r3, [sl], #4
 800f9d2:	d8e7      	bhi.n	800f9a4 <__mdiff+0x7c>
 800f9d4:	1b2b      	subs	r3, r5, r4
 800f9d6:	3b15      	subs	r3, #21
 800f9d8:	f023 0303 	bic.w	r3, r3, #3
 800f9dc:	3304      	adds	r3, #4
 800f9de:	3415      	adds	r4, #21
 800f9e0:	42a5      	cmp	r5, r4
 800f9e2:	bf38      	it	cc
 800f9e4:	2304      	movcc	r3, #4
 800f9e6:	4419      	add	r1, r3
 800f9e8:	4473      	add	r3, lr
 800f9ea:	469e      	mov	lr, r3
 800f9ec:	460d      	mov	r5, r1
 800f9ee:	4565      	cmp	r5, ip
 800f9f0:	d30e      	bcc.n	800fa10 <__mdiff+0xe8>
 800f9f2:	f10c 0203 	add.w	r2, ip, #3
 800f9f6:	1a52      	subs	r2, r2, r1
 800f9f8:	f022 0203 	bic.w	r2, r2, #3
 800f9fc:	3903      	subs	r1, #3
 800f9fe:	458c      	cmp	ip, r1
 800fa00:	bf38      	it	cc
 800fa02:	2200      	movcc	r2, #0
 800fa04:	441a      	add	r2, r3
 800fa06:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fa0a:	b17b      	cbz	r3, 800fa2c <__mdiff+0x104>
 800fa0c:	6106      	str	r6, [r0, #16]
 800fa0e:	e7a5      	b.n	800f95c <__mdiff+0x34>
 800fa10:	f855 8b04 	ldr.w	r8, [r5], #4
 800fa14:	fa17 f488 	uxtah	r4, r7, r8
 800fa18:	1422      	asrs	r2, r4, #16
 800fa1a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800fa1e:	b2a4      	uxth	r4, r4
 800fa20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800fa24:	f84e 4b04 	str.w	r4, [lr], #4
 800fa28:	1417      	asrs	r7, r2, #16
 800fa2a:	e7e0      	b.n	800f9ee <__mdiff+0xc6>
 800fa2c:	3e01      	subs	r6, #1
 800fa2e:	e7ea      	b.n	800fa06 <__mdiff+0xde>
 800fa30:	08010cdf 	.word	0x08010cdf
 800fa34:	08010cf0 	.word	0x08010cf0

0800fa38 <__d2b>:
 800fa38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa3c:	4689      	mov	r9, r1
 800fa3e:	2101      	movs	r1, #1
 800fa40:	ec57 6b10 	vmov	r6, r7, d0
 800fa44:	4690      	mov	r8, r2
 800fa46:	f7ff fcd5 	bl	800f3f4 <_Balloc>
 800fa4a:	4604      	mov	r4, r0
 800fa4c:	b930      	cbnz	r0, 800fa5c <__d2b+0x24>
 800fa4e:	4602      	mov	r2, r0
 800fa50:	4b25      	ldr	r3, [pc, #148]	; (800fae8 <__d2b+0xb0>)
 800fa52:	4826      	ldr	r0, [pc, #152]	; (800faec <__d2b+0xb4>)
 800fa54:	f240 310a 	movw	r1, #778	; 0x30a
 800fa58:	f000 fa70 	bl	800ff3c <__assert_func>
 800fa5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fa60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fa64:	bb35      	cbnz	r5, 800fab4 <__d2b+0x7c>
 800fa66:	2e00      	cmp	r6, #0
 800fa68:	9301      	str	r3, [sp, #4]
 800fa6a:	d028      	beq.n	800fabe <__d2b+0x86>
 800fa6c:	4668      	mov	r0, sp
 800fa6e:	9600      	str	r6, [sp, #0]
 800fa70:	f7ff fd8c 	bl	800f58c <__lo0bits>
 800fa74:	9900      	ldr	r1, [sp, #0]
 800fa76:	b300      	cbz	r0, 800faba <__d2b+0x82>
 800fa78:	9a01      	ldr	r2, [sp, #4]
 800fa7a:	f1c0 0320 	rsb	r3, r0, #32
 800fa7e:	fa02 f303 	lsl.w	r3, r2, r3
 800fa82:	430b      	orrs	r3, r1
 800fa84:	40c2      	lsrs	r2, r0
 800fa86:	6163      	str	r3, [r4, #20]
 800fa88:	9201      	str	r2, [sp, #4]
 800fa8a:	9b01      	ldr	r3, [sp, #4]
 800fa8c:	61a3      	str	r3, [r4, #24]
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	bf14      	ite	ne
 800fa92:	2202      	movne	r2, #2
 800fa94:	2201      	moveq	r2, #1
 800fa96:	6122      	str	r2, [r4, #16]
 800fa98:	b1d5      	cbz	r5, 800fad0 <__d2b+0x98>
 800fa9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fa9e:	4405      	add	r5, r0
 800faa0:	f8c9 5000 	str.w	r5, [r9]
 800faa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800faa8:	f8c8 0000 	str.w	r0, [r8]
 800faac:	4620      	mov	r0, r4
 800faae:	b003      	add	sp, #12
 800fab0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fab4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fab8:	e7d5      	b.n	800fa66 <__d2b+0x2e>
 800faba:	6161      	str	r1, [r4, #20]
 800fabc:	e7e5      	b.n	800fa8a <__d2b+0x52>
 800fabe:	a801      	add	r0, sp, #4
 800fac0:	f7ff fd64 	bl	800f58c <__lo0bits>
 800fac4:	9b01      	ldr	r3, [sp, #4]
 800fac6:	6163      	str	r3, [r4, #20]
 800fac8:	2201      	movs	r2, #1
 800faca:	6122      	str	r2, [r4, #16]
 800facc:	3020      	adds	r0, #32
 800face:	e7e3      	b.n	800fa98 <__d2b+0x60>
 800fad0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fad4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fad8:	f8c9 0000 	str.w	r0, [r9]
 800fadc:	6918      	ldr	r0, [r3, #16]
 800fade:	f7ff fd35 	bl	800f54c <__hi0bits>
 800fae2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fae6:	e7df      	b.n	800faa8 <__d2b+0x70>
 800fae8:	08010cdf 	.word	0x08010cdf
 800faec:	08010cf0 	.word	0x08010cf0

0800faf0 <_calloc_r>:
 800faf0:	b513      	push	{r0, r1, r4, lr}
 800faf2:	434a      	muls	r2, r1
 800faf4:	4611      	mov	r1, r2
 800faf6:	9201      	str	r2, [sp, #4]
 800faf8:	f000 f85a 	bl	800fbb0 <_malloc_r>
 800fafc:	4604      	mov	r4, r0
 800fafe:	b118      	cbz	r0, 800fb08 <_calloc_r+0x18>
 800fb00:	9a01      	ldr	r2, [sp, #4]
 800fb02:	2100      	movs	r1, #0
 800fb04:	f7fe f952 	bl	800ddac <memset>
 800fb08:	4620      	mov	r0, r4
 800fb0a:	b002      	add	sp, #8
 800fb0c:	bd10      	pop	{r4, pc}
	...

0800fb10 <_free_r>:
 800fb10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fb12:	2900      	cmp	r1, #0
 800fb14:	d048      	beq.n	800fba8 <_free_r+0x98>
 800fb16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb1a:	9001      	str	r0, [sp, #4]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	f1a1 0404 	sub.w	r4, r1, #4
 800fb22:	bfb8      	it	lt
 800fb24:	18e4      	addlt	r4, r4, r3
 800fb26:	f000 fa65 	bl	800fff4 <__malloc_lock>
 800fb2a:	4a20      	ldr	r2, [pc, #128]	; (800fbac <_free_r+0x9c>)
 800fb2c:	9801      	ldr	r0, [sp, #4]
 800fb2e:	6813      	ldr	r3, [r2, #0]
 800fb30:	4615      	mov	r5, r2
 800fb32:	b933      	cbnz	r3, 800fb42 <_free_r+0x32>
 800fb34:	6063      	str	r3, [r4, #4]
 800fb36:	6014      	str	r4, [r2, #0]
 800fb38:	b003      	add	sp, #12
 800fb3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb3e:	f000 ba5f 	b.w	8010000 <__malloc_unlock>
 800fb42:	42a3      	cmp	r3, r4
 800fb44:	d90b      	bls.n	800fb5e <_free_r+0x4e>
 800fb46:	6821      	ldr	r1, [r4, #0]
 800fb48:	1862      	adds	r2, r4, r1
 800fb4a:	4293      	cmp	r3, r2
 800fb4c:	bf04      	itt	eq
 800fb4e:	681a      	ldreq	r2, [r3, #0]
 800fb50:	685b      	ldreq	r3, [r3, #4]
 800fb52:	6063      	str	r3, [r4, #4]
 800fb54:	bf04      	itt	eq
 800fb56:	1852      	addeq	r2, r2, r1
 800fb58:	6022      	streq	r2, [r4, #0]
 800fb5a:	602c      	str	r4, [r5, #0]
 800fb5c:	e7ec      	b.n	800fb38 <_free_r+0x28>
 800fb5e:	461a      	mov	r2, r3
 800fb60:	685b      	ldr	r3, [r3, #4]
 800fb62:	b10b      	cbz	r3, 800fb68 <_free_r+0x58>
 800fb64:	42a3      	cmp	r3, r4
 800fb66:	d9fa      	bls.n	800fb5e <_free_r+0x4e>
 800fb68:	6811      	ldr	r1, [r2, #0]
 800fb6a:	1855      	adds	r5, r2, r1
 800fb6c:	42a5      	cmp	r5, r4
 800fb6e:	d10b      	bne.n	800fb88 <_free_r+0x78>
 800fb70:	6824      	ldr	r4, [r4, #0]
 800fb72:	4421      	add	r1, r4
 800fb74:	1854      	adds	r4, r2, r1
 800fb76:	42a3      	cmp	r3, r4
 800fb78:	6011      	str	r1, [r2, #0]
 800fb7a:	d1dd      	bne.n	800fb38 <_free_r+0x28>
 800fb7c:	681c      	ldr	r4, [r3, #0]
 800fb7e:	685b      	ldr	r3, [r3, #4]
 800fb80:	6053      	str	r3, [r2, #4]
 800fb82:	4421      	add	r1, r4
 800fb84:	6011      	str	r1, [r2, #0]
 800fb86:	e7d7      	b.n	800fb38 <_free_r+0x28>
 800fb88:	d902      	bls.n	800fb90 <_free_r+0x80>
 800fb8a:	230c      	movs	r3, #12
 800fb8c:	6003      	str	r3, [r0, #0]
 800fb8e:	e7d3      	b.n	800fb38 <_free_r+0x28>
 800fb90:	6825      	ldr	r5, [r4, #0]
 800fb92:	1961      	adds	r1, r4, r5
 800fb94:	428b      	cmp	r3, r1
 800fb96:	bf04      	itt	eq
 800fb98:	6819      	ldreq	r1, [r3, #0]
 800fb9a:	685b      	ldreq	r3, [r3, #4]
 800fb9c:	6063      	str	r3, [r4, #4]
 800fb9e:	bf04      	itt	eq
 800fba0:	1949      	addeq	r1, r1, r5
 800fba2:	6021      	streq	r1, [r4, #0]
 800fba4:	6054      	str	r4, [r2, #4]
 800fba6:	e7c7      	b.n	800fb38 <_free_r+0x28>
 800fba8:	b003      	add	sp, #12
 800fbaa:	bd30      	pop	{r4, r5, pc}
 800fbac:	20000a20 	.word	0x20000a20

0800fbb0 <_malloc_r>:
 800fbb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbb2:	1ccd      	adds	r5, r1, #3
 800fbb4:	f025 0503 	bic.w	r5, r5, #3
 800fbb8:	3508      	adds	r5, #8
 800fbba:	2d0c      	cmp	r5, #12
 800fbbc:	bf38      	it	cc
 800fbbe:	250c      	movcc	r5, #12
 800fbc0:	2d00      	cmp	r5, #0
 800fbc2:	4606      	mov	r6, r0
 800fbc4:	db01      	blt.n	800fbca <_malloc_r+0x1a>
 800fbc6:	42a9      	cmp	r1, r5
 800fbc8:	d903      	bls.n	800fbd2 <_malloc_r+0x22>
 800fbca:	230c      	movs	r3, #12
 800fbcc:	6033      	str	r3, [r6, #0]
 800fbce:	2000      	movs	r0, #0
 800fbd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbd2:	f000 fa0f 	bl	800fff4 <__malloc_lock>
 800fbd6:	4921      	ldr	r1, [pc, #132]	; (800fc5c <_malloc_r+0xac>)
 800fbd8:	680a      	ldr	r2, [r1, #0]
 800fbda:	4614      	mov	r4, r2
 800fbdc:	b99c      	cbnz	r4, 800fc06 <_malloc_r+0x56>
 800fbde:	4f20      	ldr	r7, [pc, #128]	; (800fc60 <_malloc_r+0xb0>)
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	b923      	cbnz	r3, 800fbee <_malloc_r+0x3e>
 800fbe4:	4621      	mov	r1, r4
 800fbe6:	4630      	mov	r0, r6
 800fbe8:	f000 f998 	bl	800ff1c <_sbrk_r>
 800fbec:	6038      	str	r0, [r7, #0]
 800fbee:	4629      	mov	r1, r5
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	f000 f993 	bl	800ff1c <_sbrk_r>
 800fbf6:	1c43      	adds	r3, r0, #1
 800fbf8:	d123      	bne.n	800fc42 <_malloc_r+0x92>
 800fbfa:	230c      	movs	r3, #12
 800fbfc:	6033      	str	r3, [r6, #0]
 800fbfe:	4630      	mov	r0, r6
 800fc00:	f000 f9fe 	bl	8010000 <__malloc_unlock>
 800fc04:	e7e3      	b.n	800fbce <_malloc_r+0x1e>
 800fc06:	6823      	ldr	r3, [r4, #0]
 800fc08:	1b5b      	subs	r3, r3, r5
 800fc0a:	d417      	bmi.n	800fc3c <_malloc_r+0x8c>
 800fc0c:	2b0b      	cmp	r3, #11
 800fc0e:	d903      	bls.n	800fc18 <_malloc_r+0x68>
 800fc10:	6023      	str	r3, [r4, #0]
 800fc12:	441c      	add	r4, r3
 800fc14:	6025      	str	r5, [r4, #0]
 800fc16:	e004      	b.n	800fc22 <_malloc_r+0x72>
 800fc18:	6863      	ldr	r3, [r4, #4]
 800fc1a:	42a2      	cmp	r2, r4
 800fc1c:	bf0c      	ite	eq
 800fc1e:	600b      	streq	r3, [r1, #0]
 800fc20:	6053      	strne	r3, [r2, #4]
 800fc22:	4630      	mov	r0, r6
 800fc24:	f000 f9ec 	bl	8010000 <__malloc_unlock>
 800fc28:	f104 000b 	add.w	r0, r4, #11
 800fc2c:	1d23      	adds	r3, r4, #4
 800fc2e:	f020 0007 	bic.w	r0, r0, #7
 800fc32:	1ac2      	subs	r2, r0, r3
 800fc34:	d0cc      	beq.n	800fbd0 <_malloc_r+0x20>
 800fc36:	1a1b      	subs	r3, r3, r0
 800fc38:	50a3      	str	r3, [r4, r2]
 800fc3a:	e7c9      	b.n	800fbd0 <_malloc_r+0x20>
 800fc3c:	4622      	mov	r2, r4
 800fc3e:	6864      	ldr	r4, [r4, #4]
 800fc40:	e7cc      	b.n	800fbdc <_malloc_r+0x2c>
 800fc42:	1cc4      	adds	r4, r0, #3
 800fc44:	f024 0403 	bic.w	r4, r4, #3
 800fc48:	42a0      	cmp	r0, r4
 800fc4a:	d0e3      	beq.n	800fc14 <_malloc_r+0x64>
 800fc4c:	1a21      	subs	r1, r4, r0
 800fc4e:	4630      	mov	r0, r6
 800fc50:	f000 f964 	bl	800ff1c <_sbrk_r>
 800fc54:	3001      	adds	r0, #1
 800fc56:	d1dd      	bne.n	800fc14 <_malloc_r+0x64>
 800fc58:	e7cf      	b.n	800fbfa <_malloc_r+0x4a>
 800fc5a:	bf00      	nop
 800fc5c:	20000a20 	.word	0x20000a20
 800fc60:	20000a24 	.word	0x20000a24

0800fc64 <__ssputs_r>:
 800fc64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc68:	688e      	ldr	r6, [r1, #8]
 800fc6a:	429e      	cmp	r6, r3
 800fc6c:	4682      	mov	sl, r0
 800fc6e:	460c      	mov	r4, r1
 800fc70:	4690      	mov	r8, r2
 800fc72:	461f      	mov	r7, r3
 800fc74:	d838      	bhi.n	800fce8 <__ssputs_r+0x84>
 800fc76:	898a      	ldrh	r2, [r1, #12]
 800fc78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fc7c:	d032      	beq.n	800fce4 <__ssputs_r+0x80>
 800fc7e:	6825      	ldr	r5, [r4, #0]
 800fc80:	6909      	ldr	r1, [r1, #16]
 800fc82:	eba5 0901 	sub.w	r9, r5, r1
 800fc86:	6965      	ldr	r5, [r4, #20]
 800fc88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fc8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fc90:	3301      	adds	r3, #1
 800fc92:	444b      	add	r3, r9
 800fc94:	106d      	asrs	r5, r5, #1
 800fc96:	429d      	cmp	r5, r3
 800fc98:	bf38      	it	cc
 800fc9a:	461d      	movcc	r5, r3
 800fc9c:	0553      	lsls	r3, r2, #21
 800fc9e:	d531      	bpl.n	800fd04 <__ssputs_r+0xa0>
 800fca0:	4629      	mov	r1, r5
 800fca2:	f7ff ff85 	bl	800fbb0 <_malloc_r>
 800fca6:	4606      	mov	r6, r0
 800fca8:	b950      	cbnz	r0, 800fcc0 <__ssputs_r+0x5c>
 800fcaa:	230c      	movs	r3, #12
 800fcac:	f8ca 3000 	str.w	r3, [sl]
 800fcb0:	89a3      	ldrh	r3, [r4, #12]
 800fcb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcb6:	81a3      	strh	r3, [r4, #12]
 800fcb8:	f04f 30ff 	mov.w	r0, #4294967295
 800fcbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcc0:	6921      	ldr	r1, [r4, #16]
 800fcc2:	464a      	mov	r2, r9
 800fcc4:	f7ff fb88 	bl	800f3d8 <memcpy>
 800fcc8:	89a3      	ldrh	r3, [r4, #12]
 800fcca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fcce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fcd2:	81a3      	strh	r3, [r4, #12]
 800fcd4:	6126      	str	r6, [r4, #16]
 800fcd6:	6165      	str	r5, [r4, #20]
 800fcd8:	444e      	add	r6, r9
 800fcda:	eba5 0509 	sub.w	r5, r5, r9
 800fcde:	6026      	str	r6, [r4, #0]
 800fce0:	60a5      	str	r5, [r4, #8]
 800fce2:	463e      	mov	r6, r7
 800fce4:	42be      	cmp	r6, r7
 800fce6:	d900      	bls.n	800fcea <__ssputs_r+0x86>
 800fce8:	463e      	mov	r6, r7
 800fcea:	4632      	mov	r2, r6
 800fcec:	6820      	ldr	r0, [r4, #0]
 800fcee:	4641      	mov	r1, r8
 800fcf0:	f000 f966 	bl	800ffc0 <memmove>
 800fcf4:	68a3      	ldr	r3, [r4, #8]
 800fcf6:	6822      	ldr	r2, [r4, #0]
 800fcf8:	1b9b      	subs	r3, r3, r6
 800fcfa:	4432      	add	r2, r6
 800fcfc:	60a3      	str	r3, [r4, #8]
 800fcfe:	6022      	str	r2, [r4, #0]
 800fd00:	2000      	movs	r0, #0
 800fd02:	e7db      	b.n	800fcbc <__ssputs_r+0x58>
 800fd04:	462a      	mov	r2, r5
 800fd06:	f000 f981 	bl	801000c <_realloc_r>
 800fd0a:	4606      	mov	r6, r0
 800fd0c:	2800      	cmp	r0, #0
 800fd0e:	d1e1      	bne.n	800fcd4 <__ssputs_r+0x70>
 800fd10:	6921      	ldr	r1, [r4, #16]
 800fd12:	4650      	mov	r0, sl
 800fd14:	f7ff fefc 	bl	800fb10 <_free_r>
 800fd18:	e7c7      	b.n	800fcaa <__ssputs_r+0x46>
	...

0800fd1c <_svfiprintf_r>:
 800fd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd20:	4698      	mov	r8, r3
 800fd22:	898b      	ldrh	r3, [r1, #12]
 800fd24:	061b      	lsls	r3, r3, #24
 800fd26:	b09d      	sub	sp, #116	; 0x74
 800fd28:	4607      	mov	r7, r0
 800fd2a:	460d      	mov	r5, r1
 800fd2c:	4614      	mov	r4, r2
 800fd2e:	d50e      	bpl.n	800fd4e <_svfiprintf_r+0x32>
 800fd30:	690b      	ldr	r3, [r1, #16]
 800fd32:	b963      	cbnz	r3, 800fd4e <_svfiprintf_r+0x32>
 800fd34:	2140      	movs	r1, #64	; 0x40
 800fd36:	f7ff ff3b 	bl	800fbb0 <_malloc_r>
 800fd3a:	6028      	str	r0, [r5, #0]
 800fd3c:	6128      	str	r0, [r5, #16]
 800fd3e:	b920      	cbnz	r0, 800fd4a <_svfiprintf_r+0x2e>
 800fd40:	230c      	movs	r3, #12
 800fd42:	603b      	str	r3, [r7, #0]
 800fd44:	f04f 30ff 	mov.w	r0, #4294967295
 800fd48:	e0d1      	b.n	800feee <_svfiprintf_r+0x1d2>
 800fd4a:	2340      	movs	r3, #64	; 0x40
 800fd4c:	616b      	str	r3, [r5, #20]
 800fd4e:	2300      	movs	r3, #0
 800fd50:	9309      	str	r3, [sp, #36]	; 0x24
 800fd52:	2320      	movs	r3, #32
 800fd54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd58:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd5c:	2330      	movs	r3, #48	; 0x30
 800fd5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ff08 <_svfiprintf_r+0x1ec>
 800fd62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd66:	f04f 0901 	mov.w	r9, #1
 800fd6a:	4623      	mov	r3, r4
 800fd6c:	469a      	mov	sl, r3
 800fd6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd72:	b10a      	cbz	r2, 800fd78 <_svfiprintf_r+0x5c>
 800fd74:	2a25      	cmp	r2, #37	; 0x25
 800fd76:	d1f9      	bne.n	800fd6c <_svfiprintf_r+0x50>
 800fd78:	ebba 0b04 	subs.w	fp, sl, r4
 800fd7c:	d00b      	beq.n	800fd96 <_svfiprintf_r+0x7a>
 800fd7e:	465b      	mov	r3, fp
 800fd80:	4622      	mov	r2, r4
 800fd82:	4629      	mov	r1, r5
 800fd84:	4638      	mov	r0, r7
 800fd86:	f7ff ff6d 	bl	800fc64 <__ssputs_r>
 800fd8a:	3001      	adds	r0, #1
 800fd8c:	f000 80aa 	beq.w	800fee4 <_svfiprintf_r+0x1c8>
 800fd90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd92:	445a      	add	r2, fp
 800fd94:	9209      	str	r2, [sp, #36]	; 0x24
 800fd96:	f89a 3000 	ldrb.w	r3, [sl]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	f000 80a2 	beq.w	800fee4 <_svfiprintf_r+0x1c8>
 800fda0:	2300      	movs	r3, #0
 800fda2:	f04f 32ff 	mov.w	r2, #4294967295
 800fda6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdaa:	f10a 0a01 	add.w	sl, sl, #1
 800fdae:	9304      	str	r3, [sp, #16]
 800fdb0:	9307      	str	r3, [sp, #28]
 800fdb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fdb6:	931a      	str	r3, [sp, #104]	; 0x68
 800fdb8:	4654      	mov	r4, sl
 800fdba:	2205      	movs	r2, #5
 800fdbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdc0:	4851      	ldr	r0, [pc, #324]	; (800ff08 <_svfiprintf_r+0x1ec>)
 800fdc2:	f7f0 fa15 	bl	80001f0 <memchr>
 800fdc6:	9a04      	ldr	r2, [sp, #16]
 800fdc8:	b9d8      	cbnz	r0, 800fe02 <_svfiprintf_r+0xe6>
 800fdca:	06d0      	lsls	r0, r2, #27
 800fdcc:	bf44      	itt	mi
 800fdce:	2320      	movmi	r3, #32
 800fdd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdd4:	0711      	lsls	r1, r2, #28
 800fdd6:	bf44      	itt	mi
 800fdd8:	232b      	movmi	r3, #43	; 0x2b
 800fdda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdde:	f89a 3000 	ldrb.w	r3, [sl]
 800fde2:	2b2a      	cmp	r3, #42	; 0x2a
 800fde4:	d015      	beq.n	800fe12 <_svfiprintf_r+0xf6>
 800fde6:	9a07      	ldr	r2, [sp, #28]
 800fde8:	4654      	mov	r4, sl
 800fdea:	2000      	movs	r0, #0
 800fdec:	f04f 0c0a 	mov.w	ip, #10
 800fdf0:	4621      	mov	r1, r4
 800fdf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fdf6:	3b30      	subs	r3, #48	; 0x30
 800fdf8:	2b09      	cmp	r3, #9
 800fdfa:	d94e      	bls.n	800fe9a <_svfiprintf_r+0x17e>
 800fdfc:	b1b0      	cbz	r0, 800fe2c <_svfiprintf_r+0x110>
 800fdfe:	9207      	str	r2, [sp, #28]
 800fe00:	e014      	b.n	800fe2c <_svfiprintf_r+0x110>
 800fe02:	eba0 0308 	sub.w	r3, r0, r8
 800fe06:	fa09 f303 	lsl.w	r3, r9, r3
 800fe0a:	4313      	orrs	r3, r2
 800fe0c:	9304      	str	r3, [sp, #16]
 800fe0e:	46a2      	mov	sl, r4
 800fe10:	e7d2      	b.n	800fdb8 <_svfiprintf_r+0x9c>
 800fe12:	9b03      	ldr	r3, [sp, #12]
 800fe14:	1d19      	adds	r1, r3, #4
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	9103      	str	r1, [sp, #12]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	bfbb      	ittet	lt
 800fe1e:	425b      	neglt	r3, r3
 800fe20:	f042 0202 	orrlt.w	r2, r2, #2
 800fe24:	9307      	strge	r3, [sp, #28]
 800fe26:	9307      	strlt	r3, [sp, #28]
 800fe28:	bfb8      	it	lt
 800fe2a:	9204      	strlt	r2, [sp, #16]
 800fe2c:	7823      	ldrb	r3, [r4, #0]
 800fe2e:	2b2e      	cmp	r3, #46	; 0x2e
 800fe30:	d10c      	bne.n	800fe4c <_svfiprintf_r+0x130>
 800fe32:	7863      	ldrb	r3, [r4, #1]
 800fe34:	2b2a      	cmp	r3, #42	; 0x2a
 800fe36:	d135      	bne.n	800fea4 <_svfiprintf_r+0x188>
 800fe38:	9b03      	ldr	r3, [sp, #12]
 800fe3a:	1d1a      	adds	r2, r3, #4
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	9203      	str	r2, [sp, #12]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	bfb8      	it	lt
 800fe44:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe48:	3402      	adds	r4, #2
 800fe4a:	9305      	str	r3, [sp, #20]
 800fe4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ff18 <_svfiprintf_r+0x1fc>
 800fe50:	7821      	ldrb	r1, [r4, #0]
 800fe52:	2203      	movs	r2, #3
 800fe54:	4650      	mov	r0, sl
 800fe56:	f7f0 f9cb 	bl	80001f0 <memchr>
 800fe5a:	b140      	cbz	r0, 800fe6e <_svfiprintf_r+0x152>
 800fe5c:	2340      	movs	r3, #64	; 0x40
 800fe5e:	eba0 000a 	sub.w	r0, r0, sl
 800fe62:	fa03 f000 	lsl.w	r0, r3, r0
 800fe66:	9b04      	ldr	r3, [sp, #16]
 800fe68:	4303      	orrs	r3, r0
 800fe6a:	3401      	adds	r4, #1
 800fe6c:	9304      	str	r3, [sp, #16]
 800fe6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe72:	4826      	ldr	r0, [pc, #152]	; (800ff0c <_svfiprintf_r+0x1f0>)
 800fe74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe78:	2206      	movs	r2, #6
 800fe7a:	f7f0 f9b9 	bl	80001f0 <memchr>
 800fe7e:	2800      	cmp	r0, #0
 800fe80:	d038      	beq.n	800fef4 <_svfiprintf_r+0x1d8>
 800fe82:	4b23      	ldr	r3, [pc, #140]	; (800ff10 <_svfiprintf_r+0x1f4>)
 800fe84:	bb1b      	cbnz	r3, 800fece <_svfiprintf_r+0x1b2>
 800fe86:	9b03      	ldr	r3, [sp, #12]
 800fe88:	3307      	adds	r3, #7
 800fe8a:	f023 0307 	bic.w	r3, r3, #7
 800fe8e:	3308      	adds	r3, #8
 800fe90:	9303      	str	r3, [sp, #12]
 800fe92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe94:	4433      	add	r3, r6
 800fe96:	9309      	str	r3, [sp, #36]	; 0x24
 800fe98:	e767      	b.n	800fd6a <_svfiprintf_r+0x4e>
 800fe9a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe9e:	460c      	mov	r4, r1
 800fea0:	2001      	movs	r0, #1
 800fea2:	e7a5      	b.n	800fdf0 <_svfiprintf_r+0xd4>
 800fea4:	2300      	movs	r3, #0
 800fea6:	3401      	adds	r4, #1
 800fea8:	9305      	str	r3, [sp, #20]
 800feaa:	4619      	mov	r1, r3
 800feac:	f04f 0c0a 	mov.w	ip, #10
 800feb0:	4620      	mov	r0, r4
 800feb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800feb6:	3a30      	subs	r2, #48	; 0x30
 800feb8:	2a09      	cmp	r2, #9
 800feba:	d903      	bls.n	800fec4 <_svfiprintf_r+0x1a8>
 800febc:	2b00      	cmp	r3, #0
 800febe:	d0c5      	beq.n	800fe4c <_svfiprintf_r+0x130>
 800fec0:	9105      	str	r1, [sp, #20]
 800fec2:	e7c3      	b.n	800fe4c <_svfiprintf_r+0x130>
 800fec4:	fb0c 2101 	mla	r1, ip, r1, r2
 800fec8:	4604      	mov	r4, r0
 800feca:	2301      	movs	r3, #1
 800fecc:	e7f0      	b.n	800feb0 <_svfiprintf_r+0x194>
 800fece:	ab03      	add	r3, sp, #12
 800fed0:	9300      	str	r3, [sp, #0]
 800fed2:	462a      	mov	r2, r5
 800fed4:	4b0f      	ldr	r3, [pc, #60]	; (800ff14 <_svfiprintf_r+0x1f8>)
 800fed6:	a904      	add	r1, sp, #16
 800fed8:	4638      	mov	r0, r7
 800feda:	f7fe f80f 	bl	800defc <_printf_float>
 800fede:	1c42      	adds	r2, r0, #1
 800fee0:	4606      	mov	r6, r0
 800fee2:	d1d6      	bne.n	800fe92 <_svfiprintf_r+0x176>
 800fee4:	89ab      	ldrh	r3, [r5, #12]
 800fee6:	065b      	lsls	r3, r3, #25
 800fee8:	f53f af2c 	bmi.w	800fd44 <_svfiprintf_r+0x28>
 800feec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800feee:	b01d      	add	sp, #116	; 0x74
 800fef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fef4:	ab03      	add	r3, sp, #12
 800fef6:	9300      	str	r3, [sp, #0]
 800fef8:	462a      	mov	r2, r5
 800fefa:	4b06      	ldr	r3, [pc, #24]	; (800ff14 <_svfiprintf_r+0x1f8>)
 800fefc:	a904      	add	r1, sp, #16
 800fefe:	4638      	mov	r0, r7
 800ff00:	f7fe faa0 	bl	800e444 <_printf_i>
 800ff04:	e7eb      	b.n	800fede <_svfiprintf_r+0x1c2>
 800ff06:	bf00      	nop
 800ff08:	08010e4c 	.word	0x08010e4c
 800ff0c:	08010e56 	.word	0x08010e56
 800ff10:	0800defd 	.word	0x0800defd
 800ff14:	0800fc65 	.word	0x0800fc65
 800ff18:	08010e52 	.word	0x08010e52

0800ff1c <_sbrk_r>:
 800ff1c:	b538      	push	{r3, r4, r5, lr}
 800ff1e:	4d06      	ldr	r5, [pc, #24]	; (800ff38 <_sbrk_r+0x1c>)
 800ff20:	2300      	movs	r3, #0
 800ff22:	4604      	mov	r4, r0
 800ff24:	4608      	mov	r0, r1
 800ff26:	602b      	str	r3, [r5, #0]
 800ff28:	f000 fe14 	bl	8010b54 <_sbrk>
 800ff2c:	1c43      	adds	r3, r0, #1
 800ff2e:	d102      	bne.n	800ff36 <_sbrk_r+0x1a>
 800ff30:	682b      	ldr	r3, [r5, #0]
 800ff32:	b103      	cbz	r3, 800ff36 <_sbrk_r+0x1a>
 800ff34:	6023      	str	r3, [r4, #0]
 800ff36:	bd38      	pop	{r3, r4, r5, pc}
 800ff38:	20002600 	.word	0x20002600

0800ff3c <__assert_func>:
 800ff3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff3e:	4614      	mov	r4, r2
 800ff40:	461a      	mov	r2, r3
 800ff42:	4b09      	ldr	r3, [pc, #36]	; (800ff68 <__assert_func+0x2c>)
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	4605      	mov	r5, r0
 800ff48:	68d8      	ldr	r0, [r3, #12]
 800ff4a:	b14c      	cbz	r4, 800ff60 <__assert_func+0x24>
 800ff4c:	4b07      	ldr	r3, [pc, #28]	; (800ff6c <__assert_func+0x30>)
 800ff4e:	9100      	str	r1, [sp, #0]
 800ff50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff54:	4906      	ldr	r1, [pc, #24]	; (800ff70 <__assert_func+0x34>)
 800ff56:	462b      	mov	r3, r5
 800ff58:	f000 f80e 	bl	800ff78 <fiprintf>
 800ff5c:	f000 faa4 	bl	80104a8 <abort>
 800ff60:	4b04      	ldr	r3, [pc, #16]	; (800ff74 <__assert_func+0x38>)
 800ff62:	461c      	mov	r4, r3
 800ff64:	e7f3      	b.n	800ff4e <__assert_func+0x12>
 800ff66:	bf00      	nop
 800ff68:	20000180 	.word	0x20000180
 800ff6c:	08010e5d 	.word	0x08010e5d
 800ff70:	08010e6a 	.word	0x08010e6a
 800ff74:	08010e98 	.word	0x08010e98

0800ff78 <fiprintf>:
 800ff78:	b40e      	push	{r1, r2, r3}
 800ff7a:	b503      	push	{r0, r1, lr}
 800ff7c:	4601      	mov	r1, r0
 800ff7e:	ab03      	add	r3, sp, #12
 800ff80:	4805      	ldr	r0, [pc, #20]	; (800ff98 <fiprintf+0x20>)
 800ff82:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff86:	6800      	ldr	r0, [r0, #0]
 800ff88:	9301      	str	r3, [sp, #4]
 800ff8a:	f000 f88f 	bl	80100ac <_vfiprintf_r>
 800ff8e:	b002      	add	sp, #8
 800ff90:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff94:	b003      	add	sp, #12
 800ff96:	4770      	bx	lr
 800ff98:	20000180 	.word	0x20000180

0800ff9c <__ascii_mbtowc>:
 800ff9c:	b082      	sub	sp, #8
 800ff9e:	b901      	cbnz	r1, 800ffa2 <__ascii_mbtowc+0x6>
 800ffa0:	a901      	add	r1, sp, #4
 800ffa2:	b142      	cbz	r2, 800ffb6 <__ascii_mbtowc+0x1a>
 800ffa4:	b14b      	cbz	r3, 800ffba <__ascii_mbtowc+0x1e>
 800ffa6:	7813      	ldrb	r3, [r2, #0]
 800ffa8:	600b      	str	r3, [r1, #0]
 800ffaa:	7812      	ldrb	r2, [r2, #0]
 800ffac:	1e10      	subs	r0, r2, #0
 800ffae:	bf18      	it	ne
 800ffb0:	2001      	movne	r0, #1
 800ffb2:	b002      	add	sp, #8
 800ffb4:	4770      	bx	lr
 800ffb6:	4610      	mov	r0, r2
 800ffb8:	e7fb      	b.n	800ffb2 <__ascii_mbtowc+0x16>
 800ffba:	f06f 0001 	mvn.w	r0, #1
 800ffbe:	e7f8      	b.n	800ffb2 <__ascii_mbtowc+0x16>

0800ffc0 <memmove>:
 800ffc0:	4288      	cmp	r0, r1
 800ffc2:	b510      	push	{r4, lr}
 800ffc4:	eb01 0402 	add.w	r4, r1, r2
 800ffc8:	d902      	bls.n	800ffd0 <memmove+0x10>
 800ffca:	4284      	cmp	r4, r0
 800ffcc:	4623      	mov	r3, r4
 800ffce:	d807      	bhi.n	800ffe0 <memmove+0x20>
 800ffd0:	1e43      	subs	r3, r0, #1
 800ffd2:	42a1      	cmp	r1, r4
 800ffd4:	d008      	beq.n	800ffe8 <memmove+0x28>
 800ffd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffda:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ffde:	e7f8      	b.n	800ffd2 <memmove+0x12>
 800ffe0:	4402      	add	r2, r0
 800ffe2:	4601      	mov	r1, r0
 800ffe4:	428a      	cmp	r2, r1
 800ffe6:	d100      	bne.n	800ffea <memmove+0x2a>
 800ffe8:	bd10      	pop	{r4, pc}
 800ffea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ffee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fff2:	e7f7      	b.n	800ffe4 <memmove+0x24>

0800fff4 <__malloc_lock>:
 800fff4:	4801      	ldr	r0, [pc, #4]	; (800fffc <__malloc_lock+0x8>)
 800fff6:	f000 bc17 	b.w	8010828 <__retarget_lock_acquire_recursive>
 800fffa:	bf00      	nop
 800fffc:	20002608 	.word	0x20002608

08010000 <__malloc_unlock>:
 8010000:	4801      	ldr	r0, [pc, #4]	; (8010008 <__malloc_unlock+0x8>)
 8010002:	f000 bc12 	b.w	801082a <__retarget_lock_release_recursive>
 8010006:	bf00      	nop
 8010008:	20002608 	.word	0x20002608

0801000c <_realloc_r>:
 801000c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801000e:	4607      	mov	r7, r0
 8010010:	4614      	mov	r4, r2
 8010012:	460e      	mov	r6, r1
 8010014:	b921      	cbnz	r1, 8010020 <_realloc_r+0x14>
 8010016:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801001a:	4611      	mov	r1, r2
 801001c:	f7ff bdc8 	b.w	800fbb0 <_malloc_r>
 8010020:	b922      	cbnz	r2, 801002c <_realloc_r+0x20>
 8010022:	f7ff fd75 	bl	800fb10 <_free_r>
 8010026:	4625      	mov	r5, r4
 8010028:	4628      	mov	r0, r5
 801002a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801002c:	f000 fc62 	bl	80108f4 <_malloc_usable_size_r>
 8010030:	42a0      	cmp	r0, r4
 8010032:	d20f      	bcs.n	8010054 <_realloc_r+0x48>
 8010034:	4621      	mov	r1, r4
 8010036:	4638      	mov	r0, r7
 8010038:	f7ff fdba 	bl	800fbb0 <_malloc_r>
 801003c:	4605      	mov	r5, r0
 801003e:	2800      	cmp	r0, #0
 8010040:	d0f2      	beq.n	8010028 <_realloc_r+0x1c>
 8010042:	4631      	mov	r1, r6
 8010044:	4622      	mov	r2, r4
 8010046:	f7ff f9c7 	bl	800f3d8 <memcpy>
 801004a:	4631      	mov	r1, r6
 801004c:	4638      	mov	r0, r7
 801004e:	f7ff fd5f 	bl	800fb10 <_free_r>
 8010052:	e7e9      	b.n	8010028 <_realloc_r+0x1c>
 8010054:	4635      	mov	r5, r6
 8010056:	e7e7      	b.n	8010028 <_realloc_r+0x1c>

08010058 <__sfputc_r>:
 8010058:	6893      	ldr	r3, [r2, #8]
 801005a:	3b01      	subs	r3, #1
 801005c:	2b00      	cmp	r3, #0
 801005e:	b410      	push	{r4}
 8010060:	6093      	str	r3, [r2, #8]
 8010062:	da08      	bge.n	8010076 <__sfputc_r+0x1e>
 8010064:	6994      	ldr	r4, [r2, #24]
 8010066:	42a3      	cmp	r3, r4
 8010068:	db01      	blt.n	801006e <__sfputc_r+0x16>
 801006a:	290a      	cmp	r1, #10
 801006c:	d103      	bne.n	8010076 <__sfputc_r+0x1e>
 801006e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010072:	f000 b94b 	b.w	801030c <__swbuf_r>
 8010076:	6813      	ldr	r3, [r2, #0]
 8010078:	1c58      	adds	r0, r3, #1
 801007a:	6010      	str	r0, [r2, #0]
 801007c:	7019      	strb	r1, [r3, #0]
 801007e:	4608      	mov	r0, r1
 8010080:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010084:	4770      	bx	lr

08010086 <__sfputs_r>:
 8010086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010088:	4606      	mov	r6, r0
 801008a:	460f      	mov	r7, r1
 801008c:	4614      	mov	r4, r2
 801008e:	18d5      	adds	r5, r2, r3
 8010090:	42ac      	cmp	r4, r5
 8010092:	d101      	bne.n	8010098 <__sfputs_r+0x12>
 8010094:	2000      	movs	r0, #0
 8010096:	e007      	b.n	80100a8 <__sfputs_r+0x22>
 8010098:	f814 1b01 	ldrb.w	r1, [r4], #1
 801009c:	463a      	mov	r2, r7
 801009e:	4630      	mov	r0, r6
 80100a0:	f7ff ffda 	bl	8010058 <__sfputc_r>
 80100a4:	1c43      	adds	r3, r0, #1
 80100a6:	d1f3      	bne.n	8010090 <__sfputs_r+0xa>
 80100a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080100ac <_vfiprintf_r>:
 80100ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100b0:	460d      	mov	r5, r1
 80100b2:	b09d      	sub	sp, #116	; 0x74
 80100b4:	4614      	mov	r4, r2
 80100b6:	4698      	mov	r8, r3
 80100b8:	4606      	mov	r6, r0
 80100ba:	b118      	cbz	r0, 80100c4 <_vfiprintf_r+0x18>
 80100bc:	6983      	ldr	r3, [r0, #24]
 80100be:	b90b      	cbnz	r3, 80100c4 <_vfiprintf_r+0x18>
 80100c0:	f000 fb14 	bl	80106ec <__sinit>
 80100c4:	4b89      	ldr	r3, [pc, #548]	; (80102ec <_vfiprintf_r+0x240>)
 80100c6:	429d      	cmp	r5, r3
 80100c8:	d11b      	bne.n	8010102 <_vfiprintf_r+0x56>
 80100ca:	6875      	ldr	r5, [r6, #4]
 80100cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100ce:	07d9      	lsls	r1, r3, #31
 80100d0:	d405      	bmi.n	80100de <_vfiprintf_r+0x32>
 80100d2:	89ab      	ldrh	r3, [r5, #12]
 80100d4:	059a      	lsls	r2, r3, #22
 80100d6:	d402      	bmi.n	80100de <_vfiprintf_r+0x32>
 80100d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80100da:	f000 fba5 	bl	8010828 <__retarget_lock_acquire_recursive>
 80100de:	89ab      	ldrh	r3, [r5, #12]
 80100e0:	071b      	lsls	r3, r3, #28
 80100e2:	d501      	bpl.n	80100e8 <_vfiprintf_r+0x3c>
 80100e4:	692b      	ldr	r3, [r5, #16]
 80100e6:	b9eb      	cbnz	r3, 8010124 <_vfiprintf_r+0x78>
 80100e8:	4629      	mov	r1, r5
 80100ea:	4630      	mov	r0, r6
 80100ec:	f000 f96e 	bl	80103cc <__swsetup_r>
 80100f0:	b1c0      	cbz	r0, 8010124 <_vfiprintf_r+0x78>
 80100f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100f4:	07dc      	lsls	r4, r3, #31
 80100f6:	d50e      	bpl.n	8010116 <_vfiprintf_r+0x6a>
 80100f8:	f04f 30ff 	mov.w	r0, #4294967295
 80100fc:	b01d      	add	sp, #116	; 0x74
 80100fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010102:	4b7b      	ldr	r3, [pc, #492]	; (80102f0 <_vfiprintf_r+0x244>)
 8010104:	429d      	cmp	r5, r3
 8010106:	d101      	bne.n	801010c <_vfiprintf_r+0x60>
 8010108:	68b5      	ldr	r5, [r6, #8]
 801010a:	e7df      	b.n	80100cc <_vfiprintf_r+0x20>
 801010c:	4b79      	ldr	r3, [pc, #484]	; (80102f4 <_vfiprintf_r+0x248>)
 801010e:	429d      	cmp	r5, r3
 8010110:	bf08      	it	eq
 8010112:	68f5      	ldreq	r5, [r6, #12]
 8010114:	e7da      	b.n	80100cc <_vfiprintf_r+0x20>
 8010116:	89ab      	ldrh	r3, [r5, #12]
 8010118:	0598      	lsls	r0, r3, #22
 801011a:	d4ed      	bmi.n	80100f8 <_vfiprintf_r+0x4c>
 801011c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801011e:	f000 fb84 	bl	801082a <__retarget_lock_release_recursive>
 8010122:	e7e9      	b.n	80100f8 <_vfiprintf_r+0x4c>
 8010124:	2300      	movs	r3, #0
 8010126:	9309      	str	r3, [sp, #36]	; 0x24
 8010128:	2320      	movs	r3, #32
 801012a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801012e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010132:	2330      	movs	r3, #48	; 0x30
 8010134:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80102f8 <_vfiprintf_r+0x24c>
 8010138:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801013c:	f04f 0901 	mov.w	r9, #1
 8010140:	4623      	mov	r3, r4
 8010142:	469a      	mov	sl, r3
 8010144:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010148:	b10a      	cbz	r2, 801014e <_vfiprintf_r+0xa2>
 801014a:	2a25      	cmp	r2, #37	; 0x25
 801014c:	d1f9      	bne.n	8010142 <_vfiprintf_r+0x96>
 801014e:	ebba 0b04 	subs.w	fp, sl, r4
 8010152:	d00b      	beq.n	801016c <_vfiprintf_r+0xc0>
 8010154:	465b      	mov	r3, fp
 8010156:	4622      	mov	r2, r4
 8010158:	4629      	mov	r1, r5
 801015a:	4630      	mov	r0, r6
 801015c:	f7ff ff93 	bl	8010086 <__sfputs_r>
 8010160:	3001      	adds	r0, #1
 8010162:	f000 80aa 	beq.w	80102ba <_vfiprintf_r+0x20e>
 8010166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010168:	445a      	add	r2, fp
 801016a:	9209      	str	r2, [sp, #36]	; 0x24
 801016c:	f89a 3000 	ldrb.w	r3, [sl]
 8010170:	2b00      	cmp	r3, #0
 8010172:	f000 80a2 	beq.w	80102ba <_vfiprintf_r+0x20e>
 8010176:	2300      	movs	r3, #0
 8010178:	f04f 32ff 	mov.w	r2, #4294967295
 801017c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010180:	f10a 0a01 	add.w	sl, sl, #1
 8010184:	9304      	str	r3, [sp, #16]
 8010186:	9307      	str	r3, [sp, #28]
 8010188:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801018c:	931a      	str	r3, [sp, #104]	; 0x68
 801018e:	4654      	mov	r4, sl
 8010190:	2205      	movs	r2, #5
 8010192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010196:	4858      	ldr	r0, [pc, #352]	; (80102f8 <_vfiprintf_r+0x24c>)
 8010198:	f7f0 f82a 	bl	80001f0 <memchr>
 801019c:	9a04      	ldr	r2, [sp, #16]
 801019e:	b9d8      	cbnz	r0, 80101d8 <_vfiprintf_r+0x12c>
 80101a0:	06d1      	lsls	r1, r2, #27
 80101a2:	bf44      	itt	mi
 80101a4:	2320      	movmi	r3, #32
 80101a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101aa:	0713      	lsls	r3, r2, #28
 80101ac:	bf44      	itt	mi
 80101ae:	232b      	movmi	r3, #43	; 0x2b
 80101b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101b4:	f89a 3000 	ldrb.w	r3, [sl]
 80101b8:	2b2a      	cmp	r3, #42	; 0x2a
 80101ba:	d015      	beq.n	80101e8 <_vfiprintf_r+0x13c>
 80101bc:	9a07      	ldr	r2, [sp, #28]
 80101be:	4654      	mov	r4, sl
 80101c0:	2000      	movs	r0, #0
 80101c2:	f04f 0c0a 	mov.w	ip, #10
 80101c6:	4621      	mov	r1, r4
 80101c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101cc:	3b30      	subs	r3, #48	; 0x30
 80101ce:	2b09      	cmp	r3, #9
 80101d0:	d94e      	bls.n	8010270 <_vfiprintf_r+0x1c4>
 80101d2:	b1b0      	cbz	r0, 8010202 <_vfiprintf_r+0x156>
 80101d4:	9207      	str	r2, [sp, #28]
 80101d6:	e014      	b.n	8010202 <_vfiprintf_r+0x156>
 80101d8:	eba0 0308 	sub.w	r3, r0, r8
 80101dc:	fa09 f303 	lsl.w	r3, r9, r3
 80101e0:	4313      	orrs	r3, r2
 80101e2:	9304      	str	r3, [sp, #16]
 80101e4:	46a2      	mov	sl, r4
 80101e6:	e7d2      	b.n	801018e <_vfiprintf_r+0xe2>
 80101e8:	9b03      	ldr	r3, [sp, #12]
 80101ea:	1d19      	adds	r1, r3, #4
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	9103      	str	r1, [sp, #12]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	bfbb      	ittet	lt
 80101f4:	425b      	neglt	r3, r3
 80101f6:	f042 0202 	orrlt.w	r2, r2, #2
 80101fa:	9307      	strge	r3, [sp, #28]
 80101fc:	9307      	strlt	r3, [sp, #28]
 80101fe:	bfb8      	it	lt
 8010200:	9204      	strlt	r2, [sp, #16]
 8010202:	7823      	ldrb	r3, [r4, #0]
 8010204:	2b2e      	cmp	r3, #46	; 0x2e
 8010206:	d10c      	bne.n	8010222 <_vfiprintf_r+0x176>
 8010208:	7863      	ldrb	r3, [r4, #1]
 801020a:	2b2a      	cmp	r3, #42	; 0x2a
 801020c:	d135      	bne.n	801027a <_vfiprintf_r+0x1ce>
 801020e:	9b03      	ldr	r3, [sp, #12]
 8010210:	1d1a      	adds	r2, r3, #4
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	9203      	str	r2, [sp, #12]
 8010216:	2b00      	cmp	r3, #0
 8010218:	bfb8      	it	lt
 801021a:	f04f 33ff 	movlt.w	r3, #4294967295
 801021e:	3402      	adds	r4, #2
 8010220:	9305      	str	r3, [sp, #20]
 8010222:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010308 <_vfiprintf_r+0x25c>
 8010226:	7821      	ldrb	r1, [r4, #0]
 8010228:	2203      	movs	r2, #3
 801022a:	4650      	mov	r0, sl
 801022c:	f7ef ffe0 	bl	80001f0 <memchr>
 8010230:	b140      	cbz	r0, 8010244 <_vfiprintf_r+0x198>
 8010232:	2340      	movs	r3, #64	; 0x40
 8010234:	eba0 000a 	sub.w	r0, r0, sl
 8010238:	fa03 f000 	lsl.w	r0, r3, r0
 801023c:	9b04      	ldr	r3, [sp, #16]
 801023e:	4303      	orrs	r3, r0
 8010240:	3401      	adds	r4, #1
 8010242:	9304      	str	r3, [sp, #16]
 8010244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010248:	482c      	ldr	r0, [pc, #176]	; (80102fc <_vfiprintf_r+0x250>)
 801024a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801024e:	2206      	movs	r2, #6
 8010250:	f7ef ffce 	bl	80001f0 <memchr>
 8010254:	2800      	cmp	r0, #0
 8010256:	d03f      	beq.n	80102d8 <_vfiprintf_r+0x22c>
 8010258:	4b29      	ldr	r3, [pc, #164]	; (8010300 <_vfiprintf_r+0x254>)
 801025a:	bb1b      	cbnz	r3, 80102a4 <_vfiprintf_r+0x1f8>
 801025c:	9b03      	ldr	r3, [sp, #12]
 801025e:	3307      	adds	r3, #7
 8010260:	f023 0307 	bic.w	r3, r3, #7
 8010264:	3308      	adds	r3, #8
 8010266:	9303      	str	r3, [sp, #12]
 8010268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801026a:	443b      	add	r3, r7
 801026c:	9309      	str	r3, [sp, #36]	; 0x24
 801026e:	e767      	b.n	8010140 <_vfiprintf_r+0x94>
 8010270:	fb0c 3202 	mla	r2, ip, r2, r3
 8010274:	460c      	mov	r4, r1
 8010276:	2001      	movs	r0, #1
 8010278:	e7a5      	b.n	80101c6 <_vfiprintf_r+0x11a>
 801027a:	2300      	movs	r3, #0
 801027c:	3401      	adds	r4, #1
 801027e:	9305      	str	r3, [sp, #20]
 8010280:	4619      	mov	r1, r3
 8010282:	f04f 0c0a 	mov.w	ip, #10
 8010286:	4620      	mov	r0, r4
 8010288:	f810 2b01 	ldrb.w	r2, [r0], #1
 801028c:	3a30      	subs	r2, #48	; 0x30
 801028e:	2a09      	cmp	r2, #9
 8010290:	d903      	bls.n	801029a <_vfiprintf_r+0x1ee>
 8010292:	2b00      	cmp	r3, #0
 8010294:	d0c5      	beq.n	8010222 <_vfiprintf_r+0x176>
 8010296:	9105      	str	r1, [sp, #20]
 8010298:	e7c3      	b.n	8010222 <_vfiprintf_r+0x176>
 801029a:	fb0c 2101 	mla	r1, ip, r1, r2
 801029e:	4604      	mov	r4, r0
 80102a0:	2301      	movs	r3, #1
 80102a2:	e7f0      	b.n	8010286 <_vfiprintf_r+0x1da>
 80102a4:	ab03      	add	r3, sp, #12
 80102a6:	9300      	str	r3, [sp, #0]
 80102a8:	462a      	mov	r2, r5
 80102aa:	4b16      	ldr	r3, [pc, #88]	; (8010304 <_vfiprintf_r+0x258>)
 80102ac:	a904      	add	r1, sp, #16
 80102ae:	4630      	mov	r0, r6
 80102b0:	f7fd fe24 	bl	800defc <_printf_float>
 80102b4:	4607      	mov	r7, r0
 80102b6:	1c78      	adds	r0, r7, #1
 80102b8:	d1d6      	bne.n	8010268 <_vfiprintf_r+0x1bc>
 80102ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80102bc:	07d9      	lsls	r1, r3, #31
 80102be:	d405      	bmi.n	80102cc <_vfiprintf_r+0x220>
 80102c0:	89ab      	ldrh	r3, [r5, #12]
 80102c2:	059a      	lsls	r2, r3, #22
 80102c4:	d402      	bmi.n	80102cc <_vfiprintf_r+0x220>
 80102c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80102c8:	f000 faaf 	bl	801082a <__retarget_lock_release_recursive>
 80102cc:	89ab      	ldrh	r3, [r5, #12]
 80102ce:	065b      	lsls	r3, r3, #25
 80102d0:	f53f af12 	bmi.w	80100f8 <_vfiprintf_r+0x4c>
 80102d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102d6:	e711      	b.n	80100fc <_vfiprintf_r+0x50>
 80102d8:	ab03      	add	r3, sp, #12
 80102da:	9300      	str	r3, [sp, #0]
 80102dc:	462a      	mov	r2, r5
 80102de:	4b09      	ldr	r3, [pc, #36]	; (8010304 <_vfiprintf_r+0x258>)
 80102e0:	a904      	add	r1, sp, #16
 80102e2:	4630      	mov	r0, r6
 80102e4:	f7fe f8ae 	bl	800e444 <_printf_i>
 80102e8:	e7e4      	b.n	80102b4 <_vfiprintf_r+0x208>
 80102ea:	bf00      	nop
 80102ec:	08010fc4 	.word	0x08010fc4
 80102f0:	08010fe4 	.word	0x08010fe4
 80102f4:	08010fa4 	.word	0x08010fa4
 80102f8:	08010e4c 	.word	0x08010e4c
 80102fc:	08010e56 	.word	0x08010e56
 8010300:	0800defd 	.word	0x0800defd
 8010304:	08010087 	.word	0x08010087
 8010308:	08010e52 	.word	0x08010e52

0801030c <__swbuf_r>:
 801030c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801030e:	460e      	mov	r6, r1
 8010310:	4614      	mov	r4, r2
 8010312:	4605      	mov	r5, r0
 8010314:	b118      	cbz	r0, 801031e <__swbuf_r+0x12>
 8010316:	6983      	ldr	r3, [r0, #24]
 8010318:	b90b      	cbnz	r3, 801031e <__swbuf_r+0x12>
 801031a:	f000 f9e7 	bl	80106ec <__sinit>
 801031e:	4b21      	ldr	r3, [pc, #132]	; (80103a4 <__swbuf_r+0x98>)
 8010320:	429c      	cmp	r4, r3
 8010322:	d12b      	bne.n	801037c <__swbuf_r+0x70>
 8010324:	686c      	ldr	r4, [r5, #4]
 8010326:	69a3      	ldr	r3, [r4, #24]
 8010328:	60a3      	str	r3, [r4, #8]
 801032a:	89a3      	ldrh	r3, [r4, #12]
 801032c:	071a      	lsls	r2, r3, #28
 801032e:	d52f      	bpl.n	8010390 <__swbuf_r+0x84>
 8010330:	6923      	ldr	r3, [r4, #16]
 8010332:	b36b      	cbz	r3, 8010390 <__swbuf_r+0x84>
 8010334:	6923      	ldr	r3, [r4, #16]
 8010336:	6820      	ldr	r0, [r4, #0]
 8010338:	1ac0      	subs	r0, r0, r3
 801033a:	6963      	ldr	r3, [r4, #20]
 801033c:	b2f6      	uxtb	r6, r6
 801033e:	4283      	cmp	r3, r0
 8010340:	4637      	mov	r7, r6
 8010342:	dc04      	bgt.n	801034e <__swbuf_r+0x42>
 8010344:	4621      	mov	r1, r4
 8010346:	4628      	mov	r0, r5
 8010348:	f000 f93c 	bl	80105c4 <_fflush_r>
 801034c:	bb30      	cbnz	r0, 801039c <__swbuf_r+0x90>
 801034e:	68a3      	ldr	r3, [r4, #8]
 8010350:	3b01      	subs	r3, #1
 8010352:	60a3      	str	r3, [r4, #8]
 8010354:	6823      	ldr	r3, [r4, #0]
 8010356:	1c5a      	adds	r2, r3, #1
 8010358:	6022      	str	r2, [r4, #0]
 801035a:	701e      	strb	r6, [r3, #0]
 801035c:	6963      	ldr	r3, [r4, #20]
 801035e:	3001      	adds	r0, #1
 8010360:	4283      	cmp	r3, r0
 8010362:	d004      	beq.n	801036e <__swbuf_r+0x62>
 8010364:	89a3      	ldrh	r3, [r4, #12]
 8010366:	07db      	lsls	r3, r3, #31
 8010368:	d506      	bpl.n	8010378 <__swbuf_r+0x6c>
 801036a:	2e0a      	cmp	r6, #10
 801036c:	d104      	bne.n	8010378 <__swbuf_r+0x6c>
 801036e:	4621      	mov	r1, r4
 8010370:	4628      	mov	r0, r5
 8010372:	f000 f927 	bl	80105c4 <_fflush_r>
 8010376:	b988      	cbnz	r0, 801039c <__swbuf_r+0x90>
 8010378:	4638      	mov	r0, r7
 801037a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801037c:	4b0a      	ldr	r3, [pc, #40]	; (80103a8 <__swbuf_r+0x9c>)
 801037e:	429c      	cmp	r4, r3
 8010380:	d101      	bne.n	8010386 <__swbuf_r+0x7a>
 8010382:	68ac      	ldr	r4, [r5, #8]
 8010384:	e7cf      	b.n	8010326 <__swbuf_r+0x1a>
 8010386:	4b09      	ldr	r3, [pc, #36]	; (80103ac <__swbuf_r+0xa0>)
 8010388:	429c      	cmp	r4, r3
 801038a:	bf08      	it	eq
 801038c:	68ec      	ldreq	r4, [r5, #12]
 801038e:	e7ca      	b.n	8010326 <__swbuf_r+0x1a>
 8010390:	4621      	mov	r1, r4
 8010392:	4628      	mov	r0, r5
 8010394:	f000 f81a 	bl	80103cc <__swsetup_r>
 8010398:	2800      	cmp	r0, #0
 801039a:	d0cb      	beq.n	8010334 <__swbuf_r+0x28>
 801039c:	f04f 37ff 	mov.w	r7, #4294967295
 80103a0:	e7ea      	b.n	8010378 <__swbuf_r+0x6c>
 80103a2:	bf00      	nop
 80103a4:	08010fc4 	.word	0x08010fc4
 80103a8:	08010fe4 	.word	0x08010fe4
 80103ac:	08010fa4 	.word	0x08010fa4

080103b0 <__ascii_wctomb>:
 80103b0:	b149      	cbz	r1, 80103c6 <__ascii_wctomb+0x16>
 80103b2:	2aff      	cmp	r2, #255	; 0xff
 80103b4:	bf85      	ittet	hi
 80103b6:	238a      	movhi	r3, #138	; 0x8a
 80103b8:	6003      	strhi	r3, [r0, #0]
 80103ba:	700a      	strbls	r2, [r1, #0]
 80103bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80103c0:	bf98      	it	ls
 80103c2:	2001      	movls	r0, #1
 80103c4:	4770      	bx	lr
 80103c6:	4608      	mov	r0, r1
 80103c8:	4770      	bx	lr
	...

080103cc <__swsetup_r>:
 80103cc:	4b32      	ldr	r3, [pc, #200]	; (8010498 <__swsetup_r+0xcc>)
 80103ce:	b570      	push	{r4, r5, r6, lr}
 80103d0:	681d      	ldr	r5, [r3, #0]
 80103d2:	4606      	mov	r6, r0
 80103d4:	460c      	mov	r4, r1
 80103d6:	b125      	cbz	r5, 80103e2 <__swsetup_r+0x16>
 80103d8:	69ab      	ldr	r3, [r5, #24]
 80103da:	b913      	cbnz	r3, 80103e2 <__swsetup_r+0x16>
 80103dc:	4628      	mov	r0, r5
 80103de:	f000 f985 	bl	80106ec <__sinit>
 80103e2:	4b2e      	ldr	r3, [pc, #184]	; (801049c <__swsetup_r+0xd0>)
 80103e4:	429c      	cmp	r4, r3
 80103e6:	d10f      	bne.n	8010408 <__swsetup_r+0x3c>
 80103e8:	686c      	ldr	r4, [r5, #4]
 80103ea:	89a3      	ldrh	r3, [r4, #12]
 80103ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80103f0:	0719      	lsls	r1, r3, #28
 80103f2:	d42c      	bmi.n	801044e <__swsetup_r+0x82>
 80103f4:	06dd      	lsls	r5, r3, #27
 80103f6:	d411      	bmi.n	801041c <__swsetup_r+0x50>
 80103f8:	2309      	movs	r3, #9
 80103fa:	6033      	str	r3, [r6, #0]
 80103fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010400:	81a3      	strh	r3, [r4, #12]
 8010402:	f04f 30ff 	mov.w	r0, #4294967295
 8010406:	e03e      	b.n	8010486 <__swsetup_r+0xba>
 8010408:	4b25      	ldr	r3, [pc, #148]	; (80104a0 <__swsetup_r+0xd4>)
 801040a:	429c      	cmp	r4, r3
 801040c:	d101      	bne.n	8010412 <__swsetup_r+0x46>
 801040e:	68ac      	ldr	r4, [r5, #8]
 8010410:	e7eb      	b.n	80103ea <__swsetup_r+0x1e>
 8010412:	4b24      	ldr	r3, [pc, #144]	; (80104a4 <__swsetup_r+0xd8>)
 8010414:	429c      	cmp	r4, r3
 8010416:	bf08      	it	eq
 8010418:	68ec      	ldreq	r4, [r5, #12]
 801041a:	e7e6      	b.n	80103ea <__swsetup_r+0x1e>
 801041c:	0758      	lsls	r0, r3, #29
 801041e:	d512      	bpl.n	8010446 <__swsetup_r+0x7a>
 8010420:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010422:	b141      	cbz	r1, 8010436 <__swsetup_r+0x6a>
 8010424:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010428:	4299      	cmp	r1, r3
 801042a:	d002      	beq.n	8010432 <__swsetup_r+0x66>
 801042c:	4630      	mov	r0, r6
 801042e:	f7ff fb6f 	bl	800fb10 <_free_r>
 8010432:	2300      	movs	r3, #0
 8010434:	6363      	str	r3, [r4, #52]	; 0x34
 8010436:	89a3      	ldrh	r3, [r4, #12]
 8010438:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801043c:	81a3      	strh	r3, [r4, #12]
 801043e:	2300      	movs	r3, #0
 8010440:	6063      	str	r3, [r4, #4]
 8010442:	6923      	ldr	r3, [r4, #16]
 8010444:	6023      	str	r3, [r4, #0]
 8010446:	89a3      	ldrh	r3, [r4, #12]
 8010448:	f043 0308 	orr.w	r3, r3, #8
 801044c:	81a3      	strh	r3, [r4, #12]
 801044e:	6923      	ldr	r3, [r4, #16]
 8010450:	b94b      	cbnz	r3, 8010466 <__swsetup_r+0x9a>
 8010452:	89a3      	ldrh	r3, [r4, #12]
 8010454:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010458:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801045c:	d003      	beq.n	8010466 <__swsetup_r+0x9a>
 801045e:	4621      	mov	r1, r4
 8010460:	4630      	mov	r0, r6
 8010462:	f000 fa07 	bl	8010874 <__smakebuf_r>
 8010466:	89a0      	ldrh	r0, [r4, #12]
 8010468:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801046c:	f010 0301 	ands.w	r3, r0, #1
 8010470:	d00a      	beq.n	8010488 <__swsetup_r+0xbc>
 8010472:	2300      	movs	r3, #0
 8010474:	60a3      	str	r3, [r4, #8]
 8010476:	6963      	ldr	r3, [r4, #20]
 8010478:	425b      	negs	r3, r3
 801047a:	61a3      	str	r3, [r4, #24]
 801047c:	6923      	ldr	r3, [r4, #16]
 801047e:	b943      	cbnz	r3, 8010492 <__swsetup_r+0xc6>
 8010480:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010484:	d1ba      	bne.n	80103fc <__swsetup_r+0x30>
 8010486:	bd70      	pop	{r4, r5, r6, pc}
 8010488:	0781      	lsls	r1, r0, #30
 801048a:	bf58      	it	pl
 801048c:	6963      	ldrpl	r3, [r4, #20]
 801048e:	60a3      	str	r3, [r4, #8]
 8010490:	e7f4      	b.n	801047c <__swsetup_r+0xb0>
 8010492:	2000      	movs	r0, #0
 8010494:	e7f7      	b.n	8010486 <__swsetup_r+0xba>
 8010496:	bf00      	nop
 8010498:	20000180 	.word	0x20000180
 801049c:	08010fc4 	.word	0x08010fc4
 80104a0:	08010fe4 	.word	0x08010fe4
 80104a4:	08010fa4 	.word	0x08010fa4

080104a8 <abort>:
 80104a8:	b508      	push	{r3, lr}
 80104aa:	2006      	movs	r0, #6
 80104ac:	f000 fa52 	bl	8010954 <raise>
 80104b0:	2001      	movs	r0, #1
 80104b2:	f000 fb65 	bl	8010b80 <_exit>
	...

080104b8 <__sflush_r>:
 80104b8:	898a      	ldrh	r2, [r1, #12]
 80104ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104be:	4605      	mov	r5, r0
 80104c0:	0710      	lsls	r0, r2, #28
 80104c2:	460c      	mov	r4, r1
 80104c4:	d458      	bmi.n	8010578 <__sflush_r+0xc0>
 80104c6:	684b      	ldr	r3, [r1, #4]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	dc05      	bgt.n	80104d8 <__sflush_r+0x20>
 80104cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	dc02      	bgt.n	80104d8 <__sflush_r+0x20>
 80104d2:	2000      	movs	r0, #0
 80104d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80104da:	2e00      	cmp	r6, #0
 80104dc:	d0f9      	beq.n	80104d2 <__sflush_r+0x1a>
 80104de:	2300      	movs	r3, #0
 80104e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80104e4:	682f      	ldr	r7, [r5, #0]
 80104e6:	602b      	str	r3, [r5, #0]
 80104e8:	d032      	beq.n	8010550 <__sflush_r+0x98>
 80104ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80104ec:	89a3      	ldrh	r3, [r4, #12]
 80104ee:	075a      	lsls	r2, r3, #29
 80104f0:	d505      	bpl.n	80104fe <__sflush_r+0x46>
 80104f2:	6863      	ldr	r3, [r4, #4]
 80104f4:	1ac0      	subs	r0, r0, r3
 80104f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80104f8:	b10b      	cbz	r3, 80104fe <__sflush_r+0x46>
 80104fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80104fc:	1ac0      	subs	r0, r0, r3
 80104fe:	2300      	movs	r3, #0
 8010500:	4602      	mov	r2, r0
 8010502:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010504:	6a21      	ldr	r1, [r4, #32]
 8010506:	4628      	mov	r0, r5
 8010508:	47b0      	blx	r6
 801050a:	1c43      	adds	r3, r0, #1
 801050c:	89a3      	ldrh	r3, [r4, #12]
 801050e:	d106      	bne.n	801051e <__sflush_r+0x66>
 8010510:	6829      	ldr	r1, [r5, #0]
 8010512:	291d      	cmp	r1, #29
 8010514:	d82c      	bhi.n	8010570 <__sflush_r+0xb8>
 8010516:	4a2a      	ldr	r2, [pc, #168]	; (80105c0 <__sflush_r+0x108>)
 8010518:	40ca      	lsrs	r2, r1
 801051a:	07d6      	lsls	r6, r2, #31
 801051c:	d528      	bpl.n	8010570 <__sflush_r+0xb8>
 801051e:	2200      	movs	r2, #0
 8010520:	6062      	str	r2, [r4, #4]
 8010522:	04d9      	lsls	r1, r3, #19
 8010524:	6922      	ldr	r2, [r4, #16]
 8010526:	6022      	str	r2, [r4, #0]
 8010528:	d504      	bpl.n	8010534 <__sflush_r+0x7c>
 801052a:	1c42      	adds	r2, r0, #1
 801052c:	d101      	bne.n	8010532 <__sflush_r+0x7a>
 801052e:	682b      	ldr	r3, [r5, #0]
 8010530:	b903      	cbnz	r3, 8010534 <__sflush_r+0x7c>
 8010532:	6560      	str	r0, [r4, #84]	; 0x54
 8010534:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010536:	602f      	str	r7, [r5, #0]
 8010538:	2900      	cmp	r1, #0
 801053a:	d0ca      	beq.n	80104d2 <__sflush_r+0x1a>
 801053c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010540:	4299      	cmp	r1, r3
 8010542:	d002      	beq.n	801054a <__sflush_r+0x92>
 8010544:	4628      	mov	r0, r5
 8010546:	f7ff fae3 	bl	800fb10 <_free_r>
 801054a:	2000      	movs	r0, #0
 801054c:	6360      	str	r0, [r4, #52]	; 0x34
 801054e:	e7c1      	b.n	80104d4 <__sflush_r+0x1c>
 8010550:	6a21      	ldr	r1, [r4, #32]
 8010552:	2301      	movs	r3, #1
 8010554:	4628      	mov	r0, r5
 8010556:	47b0      	blx	r6
 8010558:	1c41      	adds	r1, r0, #1
 801055a:	d1c7      	bne.n	80104ec <__sflush_r+0x34>
 801055c:	682b      	ldr	r3, [r5, #0]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d0c4      	beq.n	80104ec <__sflush_r+0x34>
 8010562:	2b1d      	cmp	r3, #29
 8010564:	d001      	beq.n	801056a <__sflush_r+0xb2>
 8010566:	2b16      	cmp	r3, #22
 8010568:	d101      	bne.n	801056e <__sflush_r+0xb6>
 801056a:	602f      	str	r7, [r5, #0]
 801056c:	e7b1      	b.n	80104d2 <__sflush_r+0x1a>
 801056e:	89a3      	ldrh	r3, [r4, #12]
 8010570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010574:	81a3      	strh	r3, [r4, #12]
 8010576:	e7ad      	b.n	80104d4 <__sflush_r+0x1c>
 8010578:	690f      	ldr	r7, [r1, #16]
 801057a:	2f00      	cmp	r7, #0
 801057c:	d0a9      	beq.n	80104d2 <__sflush_r+0x1a>
 801057e:	0793      	lsls	r3, r2, #30
 8010580:	680e      	ldr	r6, [r1, #0]
 8010582:	bf08      	it	eq
 8010584:	694b      	ldreq	r3, [r1, #20]
 8010586:	600f      	str	r7, [r1, #0]
 8010588:	bf18      	it	ne
 801058a:	2300      	movne	r3, #0
 801058c:	eba6 0807 	sub.w	r8, r6, r7
 8010590:	608b      	str	r3, [r1, #8]
 8010592:	f1b8 0f00 	cmp.w	r8, #0
 8010596:	dd9c      	ble.n	80104d2 <__sflush_r+0x1a>
 8010598:	6a21      	ldr	r1, [r4, #32]
 801059a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801059c:	4643      	mov	r3, r8
 801059e:	463a      	mov	r2, r7
 80105a0:	4628      	mov	r0, r5
 80105a2:	47b0      	blx	r6
 80105a4:	2800      	cmp	r0, #0
 80105a6:	dc06      	bgt.n	80105b6 <__sflush_r+0xfe>
 80105a8:	89a3      	ldrh	r3, [r4, #12]
 80105aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105ae:	81a3      	strh	r3, [r4, #12]
 80105b0:	f04f 30ff 	mov.w	r0, #4294967295
 80105b4:	e78e      	b.n	80104d4 <__sflush_r+0x1c>
 80105b6:	4407      	add	r7, r0
 80105b8:	eba8 0800 	sub.w	r8, r8, r0
 80105bc:	e7e9      	b.n	8010592 <__sflush_r+0xda>
 80105be:	bf00      	nop
 80105c0:	20400001 	.word	0x20400001

080105c4 <_fflush_r>:
 80105c4:	b538      	push	{r3, r4, r5, lr}
 80105c6:	690b      	ldr	r3, [r1, #16]
 80105c8:	4605      	mov	r5, r0
 80105ca:	460c      	mov	r4, r1
 80105cc:	b913      	cbnz	r3, 80105d4 <_fflush_r+0x10>
 80105ce:	2500      	movs	r5, #0
 80105d0:	4628      	mov	r0, r5
 80105d2:	bd38      	pop	{r3, r4, r5, pc}
 80105d4:	b118      	cbz	r0, 80105de <_fflush_r+0x1a>
 80105d6:	6983      	ldr	r3, [r0, #24]
 80105d8:	b90b      	cbnz	r3, 80105de <_fflush_r+0x1a>
 80105da:	f000 f887 	bl	80106ec <__sinit>
 80105de:	4b14      	ldr	r3, [pc, #80]	; (8010630 <_fflush_r+0x6c>)
 80105e0:	429c      	cmp	r4, r3
 80105e2:	d11b      	bne.n	801061c <_fflush_r+0x58>
 80105e4:	686c      	ldr	r4, [r5, #4]
 80105e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d0ef      	beq.n	80105ce <_fflush_r+0xa>
 80105ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80105f0:	07d0      	lsls	r0, r2, #31
 80105f2:	d404      	bmi.n	80105fe <_fflush_r+0x3a>
 80105f4:	0599      	lsls	r1, r3, #22
 80105f6:	d402      	bmi.n	80105fe <_fflush_r+0x3a>
 80105f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80105fa:	f000 f915 	bl	8010828 <__retarget_lock_acquire_recursive>
 80105fe:	4628      	mov	r0, r5
 8010600:	4621      	mov	r1, r4
 8010602:	f7ff ff59 	bl	80104b8 <__sflush_r>
 8010606:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010608:	07da      	lsls	r2, r3, #31
 801060a:	4605      	mov	r5, r0
 801060c:	d4e0      	bmi.n	80105d0 <_fflush_r+0xc>
 801060e:	89a3      	ldrh	r3, [r4, #12]
 8010610:	059b      	lsls	r3, r3, #22
 8010612:	d4dd      	bmi.n	80105d0 <_fflush_r+0xc>
 8010614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010616:	f000 f908 	bl	801082a <__retarget_lock_release_recursive>
 801061a:	e7d9      	b.n	80105d0 <_fflush_r+0xc>
 801061c:	4b05      	ldr	r3, [pc, #20]	; (8010634 <_fflush_r+0x70>)
 801061e:	429c      	cmp	r4, r3
 8010620:	d101      	bne.n	8010626 <_fflush_r+0x62>
 8010622:	68ac      	ldr	r4, [r5, #8]
 8010624:	e7df      	b.n	80105e6 <_fflush_r+0x22>
 8010626:	4b04      	ldr	r3, [pc, #16]	; (8010638 <_fflush_r+0x74>)
 8010628:	429c      	cmp	r4, r3
 801062a:	bf08      	it	eq
 801062c:	68ec      	ldreq	r4, [r5, #12]
 801062e:	e7da      	b.n	80105e6 <_fflush_r+0x22>
 8010630:	08010fc4 	.word	0x08010fc4
 8010634:	08010fe4 	.word	0x08010fe4
 8010638:	08010fa4 	.word	0x08010fa4

0801063c <std>:
 801063c:	2300      	movs	r3, #0
 801063e:	b510      	push	{r4, lr}
 8010640:	4604      	mov	r4, r0
 8010642:	e9c0 3300 	strd	r3, r3, [r0]
 8010646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801064a:	6083      	str	r3, [r0, #8]
 801064c:	8181      	strh	r1, [r0, #12]
 801064e:	6643      	str	r3, [r0, #100]	; 0x64
 8010650:	81c2      	strh	r2, [r0, #14]
 8010652:	6183      	str	r3, [r0, #24]
 8010654:	4619      	mov	r1, r3
 8010656:	2208      	movs	r2, #8
 8010658:	305c      	adds	r0, #92	; 0x5c
 801065a:	f7fd fba7 	bl	800ddac <memset>
 801065e:	4b05      	ldr	r3, [pc, #20]	; (8010674 <std+0x38>)
 8010660:	6263      	str	r3, [r4, #36]	; 0x24
 8010662:	4b05      	ldr	r3, [pc, #20]	; (8010678 <std+0x3c>)
 8010664:	62a3      	str	r3, [r4, #40]	; 0x28
 8010666:	4b05      	ldr	r3, [pc, #20]	; (801067c <std+0x40>)
 8010668:	62e3      	str	r3, [r4, #44]	; 0x2c
 801066a:	4b05      	ldr	r3, [pc, #20]	; (8010680 <std+0x44>)
 801066c:	6224      	str	r4, [r4, #32]
 801066e:	6323      	str	r3, [r4, #48]	; 0x30
 8010670:	bd10      	pop	{r4, pc}
 8010672:	bf00      	nop
 8010674:	0801098d 	.word	0x0801098d
 8010678:	080109af 	.word	0x080109af
 801067c:	080109e7 	.word	0x080109e7
 8010680:	08010a0b 	.word	0x08010a0b

08010684 <_cleanup_r>:
 8010684:	4901      	ldr	r1, [pc, #4]	; (801068c <_cleanup_r+0x8>)
 8010686:	f000 b8af 	b.w	80107e8 <_fwalk_reent>
 801068a:	bf00      	nop
 801068c:	080105c5 	.word	0x080105c5

08010690 <__sfmoreglue>:
 8010690:	b570      	push	{r4, r5, r6, lr}
 8010692:	1e4a      	subs	r2, r1, #1
 8010694:	2568      	movs	r5, #104	; 0x68
 8010696:	4355      	muls	r5, r2
 8010698:	460e      	mov	r6, r1
 801069a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801069e:	f7ff fa87 	bl	800fbb0 <_malloc_r>
 80106a2:	4604      	mov	r4, r0
 80106a4:	b140      	cbz	r0, 80106b8 <__sfmoreglue+0x28>
 80106a6:	2100      	movs	r1, #0
 80106a8:	e9c0 1600 	strd	r1, r6, [r0]
 80106ac:	300c      	adds	r0, #12
 80106ae:	60a0      	str	r0, [r4, #8]
 80106b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80106b4:	f7fd fb7a 	bl	800ddac <memset>
 80106b8:	4620      	mov	r0, r4
 80106ba:	bd70      	pop	{r4, r5, r6, pc}

080106bc <__sfp_lock_acquire>:
 80106bc:	4801      	ldr	r0, [pc, #4]	; (80106c4 <__sfp_lock_acquire+0x8>)
 80106be:	f000 b8b3 	b.w	8010828 <__retarget_lock_acquire_recursive>
 80106c2:	bf00      	nop
 80106c4:	2000260c 	.word	0x2000260c

080106c8 <__sfp_lock_release>:
 80106c8:	4801      	ldr	r0, [pc, #4]	; (80106d0 <__sfp_lock_release+0x8>)
 80106ca:	f000 b8ae 	b.w	801082a <__retarget_lock_release_recursive>
 80106ce:	bf00      	nop
 80106d0:	2000260c 	.word	0x2000260c

080106d4 <__sinit_lock_acquire>:
 80106d4:	4801      	ldr	r0, [pc, #4]	; (80106dc <__sinit_lock_acquire+0x8>)
 80106d6:	f000 b8a7 	b.w	8010828 <__retarget_lock_acquire_recursive>
 80106da:	bf00      	nop
 80106dc:	20002607 	.word	0x20002607

080106e0 <__sinit_lock_release>:
 80106e0:	4801      	ldr	r0, [pc, #4]	; (80106e8 <__sinit_lock_release+0x8>)
 80106e2:	f000 b8a2 	b.w	801082a <__retarget_lock_release_recursive>
 80106e6:	bf00      	nop
 80106e8:	20002607 	.word	0x20002607

080106ec <__sinit>:
 80106ec:	b510      	push	{r4, lr}
 80106ee:	4604      	mov	r4, r0
 80106f0:	f7ff fff0 	bl	80106d4 <__sinit_lock_acquire>
 80106f4:	69a3      	ldr	r3, [r4, #24]
 80106f6:	b11b      	cbz	r3, 8010700 <__sinit+0x14>
 80106f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106fc:	f7ff bff0 	b.w	80106e0 <__sinit_lock_release>
 8010700:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010704:	6523      	str	r3, [r4, #80]	; 0x50
 8010706:	4b13      	ldr	r3, [pc, #76]	; (8010754 <__sinit+0x68>)
 8010708:	4a13      	ldr	r2, [pc, #76]	; (8010758 <__sinit+0x6c>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	62a2      	str	r2, [r4, #40]	; 0x28
 801070e:	42a3      	cmp	r3, r4
 8010710:	bf04      	itt	eq
 8010712:	2301      	moveq	r3, #1
 8010714:	61a3      	streq	r3, [r4, #24]
 8010716:	4620      	mov	r0, r4
 8010718:	f000 f820 	bl	801075c <__sfp>
 801071c:	6060      	str	r0, [r4, #4]
 801071e:	4620      	mov	r0, r4
 8010720:	f000 f81c 	bl	801075c <__sfp>
 8010724:	60a0      	str	r0, [r4, #8]
 8010726:	4620      	mov	r0, r4
 8010728:	f000 f818 	bl	801075c <__sfp>
 801072c:	2200      	movs	r2, #0
 801072e:	60e0      	str	r0, [r4, #12]
 8010730:	2104      	movs	r1, #4
 8010732:	6860      	ldr	r0, [r4, #4]
 8010734:	f7ff ff82 	bl	801063c <std>
 8010738:	68a0      	ldr	r0, [r4, #8]
 801073a:	2201      	movs	r2, #1
 801073c:	2109      	movs	r1, #9
 801073e:	f7ff ff7d 	bl	801063c <std>
 8010742:	68e0      	ldr	r0, [r4, #12]
 8010744:	2202      	movs	r2, #2
 8010746:	2112      	movs	r1, #18
 8010748:	f7ff ff78 	bl	801063c <std>
 801074c:	2301      	movs	r3, #1
 801074e:	61a3      	str	r3, [r4, #24]
 8010750:	e7d2      	b.n	80106f8 <__sinit+0xc>
 8010752:	bf00      	nop
 8010754:	08010c24 	.word	0x08010c24
 8010758:	08010685 	.word	0x08010685

0801075c <__sfp>:
 801075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801075e:	4607      	mov	r7, r0
 8010760:	f7ff ffac 	bl	80106bc <__sfp_lock_acquire>
 8010764:	4b1e      	ldr	r3, [pc, #120]	; (80107e0 <__sfp+0x84>)
 8010766:	681e      	ldr	r6, [r3, #0]
 8010768:	69b3      	ldr	r3, [r6, #24]
 801076a:	b913      	cbnz	r3, 8010772 <__sfp+0x16>
 801076c:	4630      	mov	r0, r6
 801076e:	f7ff ffbd 	bl	80106ec <__sinit>
 8010772:	3648      	adds	r6, #72	; 0x48
 8010774:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010778:	3b01      	subs	r3, #1
 801077a:	d503      	bpl.n	8010784 <__sfp+0x28>
 801077c:	6833      	ldr	r3, [r6, #0]
 801077e:	b30b      	cbz	r3, 80107c4 <__sfp+0x68>
 8010780:	6836      	ldr	r6, [r6, #0]
 8010782:	e7f7      	b.n	8010774 <__sfp+0x18>
 8010784:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010788:	b9d5      	cbnz	r5, 80107c0 <__sfp+0x64>
 801078a:	4b16      	ldr	r3, [pc, #88]	; (80107e4 <__sfp+0x88>)
 801078c:	60e3      	str	r3, [r4, #12]
 801078e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010792:	6665      	str	r5, [r4, #100]	; 0x64
 8010794:	f000 f847 	bl	8010826 <__retarget_lock_init_recursive>
 8010798:	f7ff ff96 	bl	80106c8 <__sfp_lock_release>
 801079c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80107a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80107a4:	6025      	str	r5, [r4, #0]
 80107a6:	61a5      	str	r5, [r4, #24]
 80107a8:	2208      	movs	r2, #8
 80107aa:	4629      	mov	r1, r5
 80107ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80107b0:	f7fd fafc 	bl	800ddac <memset>
 80107b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80107b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80107bc:	4620      	mov	r0, r4
 80107be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107c0:	3468      	adds	r4, #104	; 0x68
 80107c2:	e7d9      	b.n	8010778 <__sfp+0x1c>
 80107c4:	2104      	movs	r1, #4
 80107c6:	4638      	mov	r0, r7
 80107c8:	f7ff ff62 	bl	8010690 <__sfmoreglue>
 80107cc:	4604      	mov	r4, r0
 80107ce:	6030      	str	r0, [r6, #0]
 80107d0:	2800      	cmp	r0, #0
 80107d2:	d1d5      	bne.n	8010780 <__sfp+0x24>
 80107d4:	f7ff ff78 	bl	80106c8 <__sfp_lock_release>
 80107d8:	230c      	movs	r3, #12
 80107da:	603b      	str	r3, [r7, #0]
 80107dc:	e7ee      	b.n	80107bc <__sfp+0x60>
 80107de:	bf00      	nop
 80107e0:	08010c24 	.word	0x08010c24
 80107e4:	ffff0001 	.word	0xffff0001

080107e8 <_fwalk_reent>:
 80107e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107ec:	4606      	mov	r6, r0
 80107ee:	4688      	mov	r8, r1
 80107f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80107f4:	2700      	movs	r7, #0
 80107f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80107fa:	f1b9 0901 	subs.w	r9, r9, #1
 80107fe:	d505      	bpl.n	801080c <_fwalk_reent+0x24>
 8010800:	6824      	ldr	r4, [r4, #0]
 8010802:	2c00      	cmp	r4, #0
 8010804:	d1f7      	bne.n	80107f6 <_fwalk_reent+0xe>
 8010806:	4638      	mov	r0, r7
 8010808:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801080c:	89ab      	ldrh	r3, [r5, #12]
 801080e:	2b01      	cmp	r3, #1
 8010810:	d907      	bls.n	8010822 <_fwalk_reent+0x3a>
 8010812:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010816:	3301      	adds	r3, #1
 8010818:	d003      	beq.n	8010822 <_fwalk_reent+0x3a>
 801081a:	4629      	mov	r1, r5
 801081c:	4630      	mov	r0, r6
 801081e:	47c0      	blx	r8
 8010820:	4307      	orrs	r7, r0
 8010822:	3568      	adds	r5, #104	; 0x68
 8010824:	e7e9      	b.n	80107fa <_fwalk_reent+0x12>

08010826 <__retarget_lock_init_recursive>:
 8010826:	4770      	bx	lr

08010828 <__retarget_lock_acquire_recursive>:
 8010828:	4770      	bx	lr

0801082a <__retarget_lock_release_recursive>:
 801082a:	4770      	bx	lr

0801082c <__swhatbuf_r>:
 801082c:	b570      	push	{r4, r5, r6, lr}
 801082e:	460e      	mov	r6, r1
 8010830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010834:	2900      	cmp	r1, #0
 8010836:	b096      	sub	sp, #88	; 0x58
 8010838:	4614      	mov	r4, r2
 801083a:	461d      	mov	r5, r3
 801083c:	da07      	bge.n	801084e <__swhatbuf_r+0x22>
 801083e:	2300      	movs	r3, #0
 8010840:	602b      	str	r3, [r5, #0]
 8010842:	89b3      	ldrh	r3, [r6, #12]
 8010844:	061a      	lsls	r2, r3, #24
 8010846:	d410      	bmi.n	801086a <__swhatbuf_r+0x3e>
 8010848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801084c:	e00e      	b.n	801086c <__swhatbuf_r+0x40>
 801084e:	466a      	mov	r2, sp
 8010850:	f000 f902 	bl	8010a58 <_fstat_r>
 8010854:	2800      	cmp	r0, #0
 8010856:	dbf2      	blt.n	801083e <__swhatbuf_r+0x12>
 8010858:	9a01      	ldr	r2, [sp, #4]
 801085a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801085e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010862:	425a      	negs	r2, r3
 8010864:	415a      	adcs	r2, r3
 8010866:	602a      	str	r2, [r5, #0]
 8010868:	e7ee      	b.n	8010848 <__swhatbuf_r+0x1c>
 801086a:	2340      	movs	r3, #64	; 0x40
 801086c:	2000      	movs	r0, #0
 801086e:	6023      	str	r3, [r4, #0]
 8010870:	b016      	add	sp, #88	; 0x58
 8010872:	bd70      	pop	{r4, r5, r6, pc}

08010874 <__smakebuf_r>:
 8010874:	898b      	ldrh	r3, [r1, #12]
 8010876:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010878:	079d      	lsls	r5, r3, #30
 801087a:	4606      	mov	r6, r0
 801087c:	460c      	mov	r4, r1
 801087e:	d507      	bpl.n	8010890 <__smakebuf_r+0x1c>
 8010880:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010884:	6023      	str	r3, [r4, #0]
 8010886:	6123      	str	r3, [r4, #16]
 8010888:	2301      	movs	r3, #1
 801088a:	6163      	str	r3, [r4, #20]
 801088c:	b002      	add	sp, #8
 801088e:	bd70      	pop	{r4, r5, r6, pc}
 8010890:	ab01      	add	r3, sp, #4
 8010892:	466a      	mov	r2, sp
 8010894:	f7ff ffca 	bl	801082c <__swhatbuf_r>
 8010898:	9900      	ldr	r1, [sp, #0]
 801089a:	4605      	mov	r5, r0
 801089c:	4630      	mov	r0, r6
 801089e:	f7ff f987 	bl	800fbb0 <_malloc_r>
 80108a2:	b948      	cbnz	r0, 80108b8 <__smakebuf_r+0x44>
 80108a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108a8:	059a      	lsls	r2, r3, #22
 80108aa:	d4ef      	bmi.n	801088c <__smakebuf_r+0x18>
 80108ac:	f023 0303 	bic.w	r3, r3, #3
 80108b0:	f043 0302 	orr.w	r3, r3, #2
 80108b4:	81a3      	strh	r3, [r4, #12]
 80108b6:	e7e3      	b.n	8010880 <__smakebuf_r+0xc>
 80108b8:	4b0d      	ldr	r3, [pc, #52]	; (80108f0 <__smakebuf_r+0x7c>)
 80108ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80108bc:	89a3      	ldrh	r3, [r4, #12]
 80108be:	6020      	str	r0, [r4, #0]
 80108c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108c4:	81a3      	strh	r3, [r4, #12]
 80108c6:	9b00      	ldr	r3, [sp, #0]
 80108c8:	6163      	str	r3, [r4, #20]
 80108ca:	9b01      	ldr	r3, [sp, #4]
 80108cc:	6120      	str	r0, [r4, #16]
 80108ce:	b15b      	cbz	r3, 80108e8 <__smakebuf_r+0x74>
 80108d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80108d4:	4630      	mov	r0, r6
 80108d6:	f000 f8d1 	bl	8010a7c <_isatty_r>
 80108da:	b128      	cbz	r0, 80108e8 <__smakebuf_r+0x74>
 80108dc:	89a3      	ldrh	r3, [r4, #12]
 80108de:	f023 0303 	bic.w	r3, r3, #3
 80108e2:	f043 0301 	orr.w	r3, r3, #1
 80108e6:	81a3      	strh	r3, [r4, #12]
 80108e8:	89a0      	ldrh	r0, [r4, #12]
 80108ea:	4305      	orrs	r5, r0
 80108ec:	81a5      	strh	r5, [r4, #12]
 80108ee:	e7cd      	b.n	801088c <__smakebuf_r+0x18>
 80108f0:	08010685 	.word	0x08010685

080108f4 <_malloc_usable_size_r>:
 80108f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108f8:	1f18      	subs	r0, r3, #4
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	bfbc      	itt	lt
 80108fe:	580b      	ldrlt	r3, [r1, r0]
 8010900:	18c0      	addlt	r0, r0, r3
 8010902:	4770      	bx	lr

08010904 <_raise_r>:
 8010904:	291f      	cmp	r1, #31
 8010906:	b538      	push	{r3, r4, r5, lr}
 8010908:	4604      	mov	r4, r0
 801090a:	460d      	mov	r5, r1
 801090c:	d904      	bls.n	8010918 <_raise_r+0x14>
 801090e:	2316      	movs	r3, #22
 8010910:	6003      	str	r3, [r0, #0]
 8010912:	f04f 30ff 	mov.w	r0, #4294967295
 8010916:	bd38      	pop	{r3, r4, r5, pc}
 8010918:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801091a:	b112      	cbz	r2, 8010922 <_raise_r+0x1e>
 801091c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010920:	b94b      	cbnz	r3, 8010936 <_raise_r+0x32>
 8010922:	4620      	mov	r0, r4
 8010924:	f000 f830 	bl	8010988 <_getpid_r>
 8010928:	462a      	mov	r2, r5
 801092a:	4601      	mov	r1, r0
 801092c:	4620      	mov	r0, r4
 801092e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010932:	f000 b817 	b.w	8010964 <_kill_r>
 8010936:	2b01      	cmp	r3, #1
 8010938:	d00a      	beq.n	8010950 <_raise_r+0x4c>
 801093a:	1c59      	adds	r1, r3, #1
 801093c:	d103      	bne.n	8010946 <_raise_r+0x42>
 801093e:	2316      	movs	r3, #22
 8010940:	6003      	str	r3, [r0, #0]
 8010942:	2001      	movs	r0, #1
 8010944:	e7e7      	b.n	8010916 <_raise_r+0x12>
 8010946:	2400      	movs	r4, #0
 8010948:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801094c:	4628      	mov	r0, r5
 801094e:	4798      	blx	r3
 8010950:	2000      	movs	r0, #0
 8010952:	e7e0      	b.n	8010916 <_raise_r+0x12>

08010954 <raise>:
 8010954:	4b02      	ldr	r3, [pc, #8]	; (8010960 <raise+0xc>)
 8010956:	4601      	mov	r1, r0
 8010958:	6818      	ldr	r0, [r3, #0]
 801095a:	f7ff bfd3 	b.w	8010904 <_raise_r>
 801095e:	bf00      	nop
 8010960:	20000180 	.word	0x20000180

08010964 <_kill_r>:
 8010964:	b538      	push	{r3, r4, r5, lr}
 8010966:	4d07      	ldr	r5, [pc, #28]	; (8010984 <_kill_r+0x20>)
 8010968:	2300      	movs	r3, #0
 801096a:	4604      	mov	r4, r0
 801096c:	4608      	mov	r0, r1
 801096e:	4611      	mov	r1, r2
 8010970:	602b      	str	r3, [r5, #0]
 8010972:	f000 f8d7 	bl	8010b24 <_kill>
 8010976:	1c43      	adds	r3, r0, #1
 8010978:	d102      	bne.n	8010980 <_kill_r+0x1c>
 801097a:	682b      	ldr	r3, [r5, #0]
 801097c:	b103      	cbz	r3, 8010980 <_kill_r+0x1c>
 801097e:	6023      	str	r3, [r4, #0]
 8010980:	bd38      	pop	{r3, r4, r5, pc}
 8010982:	bf00      	nop
 8010984:	20002600 	.word	0x20002600

08010988 <_getpid_r>:
 8010988:	f000 b8bc 	b.w	8010b04 <_getpid>

0801098c <__sread>:
 801098c:	b510      	push	{r4, lr}
 801098e:	460c      	mov	r4, r1
 8010990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010994:	f000 f894 	bl	8010ac0 <_read_r>
 8010998:	2800      	cmp	r0, #0
 801099a:	bfab      	itete	ge
 801099c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801099e:	89a3      	ldrhlt	r3, [r4, #12]
 80109a0:	181b      	addge	r3, r3, r0
 80109a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80109a6:	bfac      	ite	ge
 80109a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80109aa:	81a3      	strhlt	r3, [r4, #12]
 80109ac:	bd10      	pop	{r4, pc}

080109ae <__swrite>:
 80109ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109b2:	461f      	mov	r7, r3
 80109b4:	898b      	ldrh	r3, [r1, #12]
 80109b6:	05db      	lsls	r3, r3, #23
 80109b8:	4605      	mov	r5, r0
 80109ba:	460c      	mov	r4, r1
 80109bc:	4616      	mov	r6, r2
 80109be:	d505      	bpl.n	80109cc <__swrite+0x1e>
 80109c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109c4:	2302      	movs	r3, #2
 80109c6:	2200      	movs	r2, #0
 80109c8:	f000 f868 	bl	8010a9c <_lseek_r>
 80109cc:	89a3      	ldrh	r3, [r4, #12]
 80109ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80109d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80109d6:	81a3      	strh	r3, [r4, #12]
 80109d8:	4632      	mov	r2, r6
 80109da:	463b      	mov	r3, r7
 80109dc:	4628      	mov	r0, r5
 80109de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80109e2:	f000 b817 	b.w	8010a14 <_write_r>

080109e6 <__sseek>:
 80109e6:	b510      	push	{r4, lr}
 80109e8:	460c      	mov	r4, r1
 80109ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109ee:	f000 f855 	bl	8010a9c <_lseek_r>
 80109f2:	1c43      	adds	r3, r0, #1
 80109f4:	89a3      	ldrh	r3, [r4, #12]
 80109f6:	bf15      	itete	ne
 80109f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80109fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80109fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010a02:	81a3      	strheq	r3, [r4, #12]
 8010a04:	bf18      	it	ne
 8010a06:	81a3      	strhne	r3, [r4, #12]
 8010a08:	bd10      	pop	{r4, pc}

08010a0a <__sclose>:
 8010a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a0e:	f000 b813 	b.w	8010a38 <_close_r>
	...

08010a14 <_write_r>:
 8010a14:	b538      	push	{r3, r4, r5, lr}
 8010a16:	4d07      	ldr	r5, [pc, #28]	; (8010a34 <_write_r+0x20>)
 8010a18:	4604      	mov	r4, r0
 8010a1a:	4608      	mov	r0, r1
 8010a1c:	4611      	mov	r1, r2
 8010a1e:	2200      	movs	r2, #0
 8010a20:	602a      	str	r2, [r5, #0]
 8010a22:	461a      	mov	r2, r3
 8010a24:	f000 f8a4 	bl	8010b70 <_write>
 8010a28:	1c43      	adds	r3, r0, #1
 8010a2a:	d102      	bne.n	8010a32 <_write_r+0x1e>
 8010a2c:	682b      	ldr	r3, [r5, #0]
 8010a2e:	b103      	cbz	r3, 8010a32 <_write_r+0x1e>
 8010a30:	6023      	str	r3, [r4, #0]
 8010a32:	bd38      	pop	{r3, r4, r5, pc}
 8010a34:	20002600 	.word	0x20002600

08010a38 <_close_r>:
 8010a38:	b538      	push	{r3, r4, r5, lr}
 8010a3a:	4d06      	ldr	r5, [pc, #24]	; (8010a54 <_close_r+0x1c>)
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	4604      	mov	r4, r0
 8010a40:	4608      	mov	r0, r1
 8010a42:	602b      	str	r3, [r5, #0]
 8010a44:	f000 f84e 	bl	8010ae4 <_close>
 8010a48:	1c43      	adds	r3, r0, #1
 8010a4a:	d102      	bne.n	8010a52 <_close_r+0x1a>
 8010a4c:	682b      	ldr	r3, [r5, #0]
 8010a4e:	b103      	cbz	r3, 8010a52 <_close_r+0x1a>
 8010a50:	6023      	str	r3, [r4, #0]
 8010a52:	bd38      	pop	{r3, r4, r5, pc}
 8010a54:	20002600 	.word	0x20002600

08010a58 <_fstat_r>:
 8010a58:	b538      	push	{r3, r4, r5, lr}
 8010a5a:	4d07      	ldr	r5, [pc, #28]	; (8010a78 <_fstat_r+0x20>)
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	4604      	mov	r4, r0
 8010a60:	4608      	mov	r0, r1
 8010a62:	4611      	mov	r1, r2
 8010a64:	602b      	str	r3, [r5, #0]
 8010a66:	f000 f845 	bl	8010af4 <_fstat>
 8010a6a:	1c43      	adds	r3, r0, #1
 8010a6c:	d102      	bne.n	8010a74 <_fstat_r+0x1c>
 8010a6e:	682b      	ldr	r3, [r5, #0]
 8010a70:	b103      	cbz	r3, 8010a74 <_fstat_r+0x1c>
 8010a72:	6023      	str	r3, [r4, #0]
 8010a74:	bd38      	pop	{r3, r4, r5, pc}
 8010a76:	bf00      	nop
 8010a78:	20002600 	.word	0x20002600

08010a7c <_isatty_r>:
 8010a7c:	b538      	push	{r3, r4, r5, lr}
 8010a7e:	4d06      	ldr	r5, [pc, #24]	; (8010a98 <_isatty_r+0x1c>)
 8010a80:	2300      	movs	r3, #0
 8010a82:	4604      	mov	r4, r0
 8010a84:	4608      	mov	r0, r1
 8010a86:	602b      	str	r3, [r5, #0]
 8010a88:	f000 f844 	bl	8010b14 <_isatty>
 8010a8c:	1c43      	adds	r3, r0, #1
 8010a8e:	d102      	bne.n	8010a96 <_isatty_r+0x1a>
 8010a90:	682b      	ldr	r3, [r5, #0]
 8010a92:	b103      	cbz	r3, 8010a96 <_isatty_r+0x1a>
 8010a94:	6023      	str	r3, [r4, #0]
 8010a96:	bd38      	pop	{r3, r4, r5, pc}
 8010a98:	20002600 	.word	0x20002600

08010a9c <_lseek_r>:
 8010a9c:	b538      	push	{r3, r4, r5, lr}
 8010a9e:	4d07      	ldr	r5, [pc, #28]	; (8010abc <_lseek_r+0x20>)
 8010aa0:	4604      	mov	r4, r0
 8010aa2:	4608      	mov	r0, r1
 8010aa4:	4611      	mov	r1, r2
 8010aa6:	2200      	movs	r2, #0
 8010aa8:	602a      	str	r2, [r5, #0]
 8010aaa:	461a      	mov	r2, r3
 8010aac:	f000 f842 	bl	8010b34 <_lseek>
 8010ab0:	1c43      	adds	r3, r0, #1
 8010ab2:	d102      	bne.n	8010aba <_lseek_r+0x1e>
 8010ab4:	682b      	ldr	r3, [r5, #0]
 8010ab6:	b103      	cbz	r3, 8010aba <_lseek_r+0x1e>
 8010ab8:	6023      	str	r3, [r4, #0]
 8010aba:	bd38      	pop	{r3, r4, r5, pc}
 8010abc:	20002600 	.word	0x20002600

08010ac0 <_read_r>:
 8010ac0:	b538      	push	{r3, r4, r5, lr}
 8010ac2:	4d07      	ldr	r5, [pc, #28]	; (8010ae0 <_read_r+0x20>)
 8010ac4:	4604      	mov	r4, r0
 8010ac6:	4608      	mov	r0, r1
 8010ac8:	4611      	mov	r1, r2
 8010aca:	2200      	movs	r2, #0
 8010acc:	602a      	str	r2, [r5, #0]
 8010ace:	461a      	mov	r2, r3
 8010ad0:	f000 f838 	bl	8010b44 <_read>
 8010ad4:	1c43      	adds	r3, r0, #1
 8010ad6:	d102      	bne.n	8010ade <_read_r+0x1e>
 8010ad8:	682b      	ldr	r3, [r5, #0]
 8010ada:	b103      	cbz	r3, 8010ade <_read_r+0x1e>
 8010adc:	6023      	str	r3, [r4, #0]
 8010ade:	bd38      	pop	{r3, r4, r5, pc}
 8010ae0:	20002600 	.word	0x20002600

08010ae4 <_close>:
 8010ae4:	4b02      	ldr	r3, [pc, #8]	; (8010af0 <_close+0xc>)
 8010ae6:	2258      	movs	r2, #88	; 0x58
 8010ae8:	601a      	str	r2, [r3, #0]
 8010aea:	f04f 30ff 	mov.w	r0, #4294967295
 8010aee:	4770      	bx	lr
 8010af0:	20002600 	.word	0x20002600

08010af4 <_fstat>:
 8010af4:	4b02      	ldr	r3, [pc, #8]	; (8010b00 <_fstat+0xc>)
 8010af6:	2258      	movs	r2, #88	; 0x58
 8010af8:	601a      	str	r2, [r3, #0]
 8010afa:	f04f 30ff 	mov.w	r0, #4294967295
 8010afe:	4770      	bx	lr
 8010b00:	20002600 	.word	0x20002600

08010b04 <_getpid>:
 8010b04:	4b02      	ldr	r3, [pc, #8]	; (8010b10 <_getpid+0xc>)
 8010b06:	2258      	movs	r2, #88	; 0x58
 8010b08:	601a      	str	r2, [r3, #0]
 8010b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b0e:	4770      	bx	lr
 8010b10:	20002600 	.word	0x20002600

08010b14 <_isatty>:
 8010b14:	4b02      	ldr	r3, [pc, #8]	; (8010b20 <_isatty+0xc>)
 8010b16:	2258      	movs	r2, #88	; 0x58
 8010b18:	601a      	str	r2, [r3, #0]
 8010b1a:	2000      	movs	r0, #0
 8010b1c:	4770      	bx	lr
 8010b1e:	bf00      	nop
 8010b20:	20002600 	.word	0x20002600

08010b24 <_kill>:
 8010b24:	4b02      	ldr	r3, [pc, #8]	; (8010b30 <_kill+0xc>)
 8010b26:	2258      	movs	r2, #88	; 0x58
 8010b28:	601a      	str	r2, [r3, #0]
 8010b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b2e:	4770      	bx	lr
 8010b30:	20002600 	.word	0x20002600

08010b34 <_lseek>:
 8010b34:	4b02      	ldr	r3, [pc, #8]	; (8010b40 <_lseek+0xc>)
 8010b36:	2258      	movs	r2, #88	; 0x58
 8010b38:	601a      	str	r2, [r3, #0]
 8010b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b3e:	4770      	bx	lr
 8010b40:	20002600 	.word	0x20002600

08010b44 <_read>:
 8010b44:	4b02      	ldr	r3, [pc, #8]	; (8010b50 <_read+0xc>)
 8010b46:	2258      	movs	r2, #88	; 0x58
 8010b48:	601a      	str	r2, [r3, #0]
 8010b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b4e:	4770      	bx	lr
 8010b50:	20002600 	.word	0x20002600

08010b54 <_sbrk>:
 8010b54:	4b04      	ldr	r3, [pc, #16]	; (8010b68 <_sbrk+0x14>)
 8010b56:	6819      	ldr	r1, [r3, #0]
 8010b58:	4602      	mov	r2, r0
 8010b5a:	b909      	cbnz	r1, 8010b60 <_sbrk+0xc>
 8010b5c:	4903      	ldr	r1, [pc, #12]	; (8010b6c <_sbrk+0x18>)
 8010b5e:	6019      	str	r1, [r3, #0]
 8010b60:	6818      	ldr	r0, [r3, #0]
 8010b62:	4402      	add	r2, r0
 8010b64:	601a      	str	r2, [r3, #0]
 8010b66:	4770      	bx	lr
 8010b68:	20000a28 	.word	0x20000a28
 8010b6c:	20002610 	.word	0x20002610

08010b70 <_write>:
 8010b70:	4b02      	ldr	r3, [pc, #8]	; (8010b7c <_write+0xc>)
 8010b72:	2258      	movs	r2, #88	; 0x58
 8010b74:	601a      	str	r2, [r3, #0]
 8010b76:	f04f 30ff 	mov.w	r0, #4294967295
 8010b7a:	4770      	bx	lr
 8010b7c:	20002600 	.word	0x20002600

08010b80 <_exit>:
 8010b80:	e7fe      	b.n	8010b80 <_exit>
	...

08010b84 <_init>:
 8010b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b86:	bf00      	nop
 8010b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b8a:	bc08      	pop	{r3}
 8010b8c:	469e      	mov	lr, r3
 8010b8e:	4770      	bx	lr

08010b90 <_fini>:
 8010b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b92:	bf00      	nop
 8010b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b96:	bc08      	pop	{r3}
 8010b98:	469e      	mov	lr, r3
 8010b9a:	4770      	bx	lr
