Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct 25 16:09:34 2018
| Host         : Ceres running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: btnc/dbsign_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: btnd/dbsign_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: btnu/dbsign_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.688        0.000                      0                  173        0.219        0.000                      0                  173        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.688        0.000                      0                  173        0.219        0.000                      0                  173        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.853ns (22.282%)  route 2.975ns (77.718%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.508     8.348    btnc/p_1_in[15]
    SLICE_X54Y27         FDRE                                         r  btnc/divcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.252    14.252    btnc/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  btnc/divcounter_reg[10]/C
                         clock pessimism              0.243    14.495    
                         clock uncertainty           -0.035    14.460    
    SLICE_X54Y27         FDRE (Setup_fdre_C_R)       -0.423    14.037    btnc/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.853ns (22.293%)  route 2.973ns (77.707%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.506     8.346    btnc/p_1_in[15]
    SLICE_X54Y30         FDRE                                         r  btnc/divcounter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.255    14.255    btnc/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  btnc/divcounter_reg[22]/C
                         clock pessimism              0.243    14.498    
                         clock uncertainty           -0.035    14.463    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.423    14.040    btnc/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.853ns (22.932%)  route 2.867ns (77.068%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.399     8.240    btnc/p_1_in[15]
    SLICE_X54Y26         FDRE                                         r  btnc/divcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.250    14.250    btnc/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  btnc/divcounter_reg[8]/C
                         clock pessimism              0.243    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.423    14.035    btnc/divcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.853ns (22.943%)  route 2.865ns (77.057%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.397     8.238    btnc/p_1_in[15]
    SLICE_X54Y29         FDRE                                         r  btnc/divcounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.254    14.254    btnc/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  btnc/divcounter_reg[19]/C
                         clock pessimism              0.243    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X54Y29         FDRE (Setup_fdre_C_R)       -0.423    14.039    btnc/divcounter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.074ns (28.961%)  route 2.634ns (71.039%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X55Y28         FDSE                                         r  btnc/divcounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDSE (Prop_fdse_C_Q)         0.348     4.868 r  btnc/divcounter_reg[23]/Q
                         net (fo=5, routed)           0.688     5.556    btnc/divcounter[23]
    SLICE_X55Y29         LUT6 (Prop_lut6_I2_O)        0.242     5.798 f  btnc/divcounter[23]_i_11__1/O
                         net (fo=2, routed)           0.835     6.633    btnc/divcounter[23]_i_11__1_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I1_O)        0.115     6.748 r  btnc/divcounter[23]_i_8__1/O
                         net (fo=1, routed)           0.255     7.003    btnc/divcounter[23]_i_8__1_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.264     7.267 r  btnc/divcounter[23]_i_3__1/O
                         net (fo=2, routed)           0.125     7.392    btnc/divcounter[23]_i_3__1_n_0
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.105     7.497 r  btnc/divcounter[23]_i_1/O
                         net (fo=17, routed)          0.731     8.228    btnc/p_1_in[16]
    SLICE_X55Y24         FDRE                                         r  btnc/divcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.249    14.249    btnc/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  btnc/divcounter_reg[0]/C
                         clock pessimism              0.225    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X55Y24         FDRE (Setup_fdre_C_R)       -0.352    14.087    btnc/divcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.853ns (23.690%)  route 2.748ns (76.310%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.280     8.121    btnc/p_1_in[15]
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.252    14.252    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
                         clock pessimism              0.268    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X54Y28         FDRE (Setup_fdre_C_R)       -0.423    14.062    btnc/divcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.853ns (23.690%)  route 2.748ns (76.310%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.280     8.121    btnc/p_1_in[15]
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.252    14.252    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[14]/C
                         clock pessimism              0.268    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X54Y28         FDRE (Setup_fdre_C_R)       -0.423    14.062    btnc/divcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 btnc/divcounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.853ns (23.690%)  route 2.748ns (76.310%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.361     4.520    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.433     4.953 f  btnc/divcounter_reg[13]/Q
                         net (fo=6, routed)           0.873     5.826    btnc/divcounter[13]
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.105     5.931 r  btnc/divcounter[23]_i_14/O
                         net (fo=1, routed)           0.566     6.498    btnc/divcounter[23]_i_14_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.105     6.603 r  btnc/divcounter[23]_i_10__1/O
                         net (fo=1, routed)           0.543     7.146    btnc/divcounter[23]_i_10__1_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.105     7.251 r  btnc/divcounter[23]_i_4__1/O
                         net (fo=18, routed)          0.485     7.736    btnc/divcounter[23]_i_4__1_n_0
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.105     7.841 r  btnc/divcounter[22]_i_1/O
                         net (fo=7, routed)           0.280     8.121    btnc/p_1_in[15]
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.252    14.252    btnc/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  btnc/divcounter_reg[15]/C
                         clock pessimism              0.268    14.520    
                         clock uncertainty           -0.035    14.485    
    SLICE_X54Y28         FDRE (Setup_fdre_C_R)       -0.423    14.062    btnc/divcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 btnu/divcounter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/divcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.799ns (22.052%)  route 2.824ns (77.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.422     4.581    btnu/clk_IBUF_BUFG
    SLICE_X65Y25         FDSE                                         r  btnu/divcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.379     4.960 r  btnu/divcounter_reg[6]/Q
                         net (fo=5, routed)           0.776     5.736    btnu/divcounter_reg_n_0_[6]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.105     5.841 f  btnu/divcounter[23]_i_12/O
                         net (fo=1, routed)           0.337     6.178    btnu/divcounter[23]_i_12_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.283 r  btnu/divcounter[23]_i_9/O
                         net (fo=1, routed)           0.597     6.881    btnu/divcounter[23]_i_9_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.105     6.986 r  btnu/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.463     7.449    btnu/divcounter[23]_i_3_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.105     7.554 r  btnu/divcounter[23]_i_1__0/O
                         net (fo=17, routed)          0.651     8.204    btnu/divcounter[23]_i_1__0_n_0
    SLICE_X63Y24         FDRE                                         r  btnu/divcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.316    14.316    btnu/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  btnu/divcounter_reg[0]/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.352    14.154    btnu/divcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 btnu/divcounter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/divcounter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.799ns (22.052%)  route 2.824ns (77.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.422     4.581    btnu/clk_IBUF_BUFG
    SLICE_X65Y25         FDSE                                         r  btnu/divcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.379     4.960 r  btnu/divcounter_reg[6]/Q
                         net (fo=5, routed)           0.776     5.736    btnu/divcounter_reg_n_0_[6]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.105     5.841 f  btnu/divcounter[23]_i_12/O
                         net (fo=1, routed)           0.337     6.178    btnu/divcounter[23]_i_12_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.283 r  btnu/divcounter[23]_i_9/O
                         net (fo=1, routed)           0.597     6.881    btnu/divcounter[23]_i_9_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.105     6.986 r  btnu/divcounter[23]_i_3/O
                         net (fo=2, routed)           0.463     7.449    btnu/divcounter[23]_i_3_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.105     7.554 r  btnu/divcounter[23]_i_1__0/O
                         net (fo=17, routed)          0.651     8.204    btnu/divcounter[23]_i_1__0_n_0
    SLICE_X63Y24         FDSE                                         r  btnu/divcounter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.316    14.316    btnu/clk_IBUF_BUFG
    SLICE_X63Y24         FDSE                                         r  btnu/divcounter_reg[3]/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X63Y24         FDSE (Setup_fdse_C_S)       -0.352    14.154    btnu/divcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  5.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 btnu/divcounter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/divcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.925%)  route 0.114ns (31.075%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.469    btnu/clk_IBUF_BUFG
    SLICE_X65Y29         FDSE                                         r  btnu/divcounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  btnu/divcounter_reg[21]/Q
                         net (fo=7, routed)           0.114     1.724    btnu/divcounter_reg_n_0_[21]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  btnu/divcounter[22]_i_4/O
                         net (fo=1, routed)           0.000     1.769    btnu/divcounter[22]_i_4_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.835 r  btnu/divcounter_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.835    btnu/divcounter_reg[22]_i_2_n_6
    SLICE_X64Y29         FDRE                                         r  btnu/divcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     1.982    btnu/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  btnu/divcounter_reg[22]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.616    btnu/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 btnu/divcounter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/divcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.287ns (74.930%)  route 0.096ns (25.070%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.582     1.465    btnu/clk_IBUF_BUFG
    SLICE_X65Y25         FDSE                                         r  btnu/divcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  btnu/divcounter_reg[6]/Q
                         net (fo=5, routed)           0.096     1.702    btnu/divcounter_reg_n_0_[6]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  btnu/divcounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.747    btnu/divcounter[8]_i_4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.848 r  btnu/divcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    btnu/divcounter_reg[8]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  btnu/divcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.850     1.977    btnu/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  btnu/divcounter_reg[8]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.612    btnu/divcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.469    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  seg_driver/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  seg_driver/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.107     1.717    seg_driver/refresh_counter_reg_n_0_[11]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  seg_driver/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    seg_driver/refresh_counter_reg[8]_i_1_n_4
    SLICE_X61Y19         FDRE                                         r  seg_driver/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.854     1.981    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  seg_driver/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    seg_driver/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.585     1.468    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seg_driver/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.107     1.716    seg_driver/refresh_counter_reg_n_0_[15]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  seg_driver/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    seg_driver/refresh_counter_reg[12]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.853     1.980    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    seg_driver/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.471    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_driver/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.107     1.719    seg_driver/refresh_counter_reg_n_0_[3]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  seg_driver/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    seg_driver/refresh_counter_reg[0]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     1.983    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    seg_driver/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.470    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  seg_driver/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.107     1.718    seg_driver/refresh_counter_reg_n_0_[7]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  seg_driver/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    seg_driver/refresh_counter_reg[4]_i_1_n_4
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     1.982    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    seg_driver/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btnc/divcounter_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/divcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.895%)  route 0.149ns (37.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.556     1.439    btnc/clk_IBUF_BUFG
    SLICE_X55Y28         FDSE                                         r  btnc/divcounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  btnc/divcounter_reg[21]/Q
                         net (fo=7, routed)           0.149     1.729    btnc/divcounter[21]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.774 r  btnc/divcounter[22]_i_4__1/O
                         net (fo=1, routed)           0.000     1.774    btnc/divcounter[22]_i_4__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.840 r  btnc/divcounter_reg[22]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.840    btnc/divcounter_reg[22]_i_2__1_n_6
    SLICE_X54Y30         FDRE                                         r  btnc/divcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    btnc/clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  btnc/divcounter_reg[22]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.589    btnc/divcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.585     1.468    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seg_driver/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.107     1.716    seg_driver/refresh_counter_reg_n_0_[14]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  seg_driver/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    seg_driver/refresh_counter_reg[12]_i_1_n_5
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.853     1.980    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  seg_driver/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    seg_driver/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.471    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_driver/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.107     1.719    seg_driver/refresh_counter_reg_n_0_[2]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  seg_driver/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    seg_driver/refresh_counter_reg[0]_i_1_n_5
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     1.983    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  seg_driver/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    seg_driver/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seg_driver/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driver/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.470    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  seg_driver/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.107     1.718    seg_driver/refresh_counter_reg_n_0_[6]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  seg_driver/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    seg_driver/refresh_counter_reg[4]_i_1_n_5
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     1.982    seg_driver/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  seg_driver/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    seg_driver/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   btnc/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   btnc/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   btnc/dbsign_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   btnc/dbsign_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   btnc/divcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   btnc/divcounter_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   btnc/divcounter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   btnc/divcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   btnc/divcounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   btnc/dbsign_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   btnc/divcounter_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   btnc/divcounter_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   btnc/divcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   seg_driver/refresh_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   seg_driver/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   seg_driver/refresh_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   seg_driver/refresh_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   btnd/dbsign_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   btnd/divcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   btnc/dbsign_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   btnc/divcounter_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   btnc/divcounter_reg[18]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   btnc/divcounter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   btnd/dbsign_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   btnu/dbsign_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   btnc/button_ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   btnc/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   btnc/button_ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   btnc/button_ff2_reg/C



