<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<h1 id="_Content.name">AFE_CONFIG</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x1c</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<p>Various configuration settings required by the analog front–endwhen using Arasan’s PHY</p>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr id="Reservedbitsfield"><td>[31:29]</td>
<td><a href="#Reservedbitsfield.desc">Reservedbitsfield</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Reservedbitsfield" title="Permalink to this row"></a></td>
</tr>
<tr id="IDly"><td>[28:24]</td>
<td><a href="#IDly.desc">IDly</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#IDly" title="Permalink to this row"></a></td>
</tr>
<tr id="ReservedBits"><td>[23:21]</td>
<td><a href="#ReservedBits.desc">ReservedBits</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#ReservedBits" title="Permalink to this row"></a></td>
</tr>
<tr id="Odly"><td>[20:16]</td>
<td><a href="#Odly.desc">Odly</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Odly" title="Permalink to this row"></a></td>
</tr>
<tr id="Reserved"><td>[15:13]</td>
<td><a href="#Reserved.desc">Reserved</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Reserved" title="Permalink to this row"></a></td>
</tr>
<tr id="CkDly"><td>[12:8]</td>
<td><a href="#CkDly.desc">CkDly</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#CkDly" title="Permalink to this row"></a></td>
</tr>
<tr id="INTN_bit"><td>[7]</td>
<td><a href="#INTN_bit.desc">INTN_bit</a></td>
<td>r</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#INTN_bit" title="Permalink to this row"></a></td>
</tr>
<tr id="ECSN_bit"><td>[6]</td>
<td><a href="#ECSN_bit.desc">ECSN_bit</a></td>
<td>r</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#ECSN_bit" title="Permalink to this row"></a></td>
</tr>
<tr id="Interrupt_Enable"><td>[5]</td>
<td><a href="#Interrupt_Enable.desc">Interrupt_Enable</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Interrupt_Enable" title="Permalink to this row"></a></td>
</tr>
<tr id="Device_Interrupt"><td>[4]</td>
<td><a href="#Device_Interrupt.desc">Device_Interrupt</a></td>
<td>r,rclr</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Device_Interrupt" title="Permalink to this row"></a></td>
</tr>
<tr id="ECC_Error_detected"><td>[3]</td>
<td><a href="#ECC_Error_detected.desc">ECC_Error_detected</a></td>
<td>r,rclr</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#ECC_Error_detected" title="Permalink to this row"></a></td>
</tr>
<tr id="Write_Protect"><td>[2]</td>
<td><a href="#Write_Protect.desc">Write_Protect</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Write_Protect" title="Permalink to this row"></a></td>
</tr>
<tr id="Reset_Input"><td>[1]</td>
<td><a href="#Reset_Input.desc">Reset_Input</a></td>
<td>r</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Reset_Input" title="Permalink to this row"></a></td>
</tr>
<tr id="Device_Reset"><td>[0]</td>
<td><a href="#Device_Reset.desc">Device_Reset</a></td>
<td>rw</td>
<td>-</td>
<td></td>
<td>-</td>
<td>H<a class="headerlink" href="#Device_Reset" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<h2>Field Descriptions</h2>
<h3 id="Reservedbitsfield.desc">Reservedbitsfield<a class="headerlink" href="#Reservedbitsfield.desc" title="Permalink to this headline"></a></h3>
<p>Reserved</p>
<h3 id="IDly.desc">IDly<a class="headerlink" href="#IDly.desc" title="Permalink to this headline"></a></h3>
<p>IDly. Controls how far the incoming DS signal should be delayed,in units of one eigth of a DEV CLK cycle, in order to achieve the center of a data eye.</p>
<h3 id="ReservedBits.desc">ReservedBits<a class="headerlink" href="#ReservedBits.desc" title="Permalink to this headline"></a></h3>
<p>Reserved</p>
<h3 id="Odly.desc">Odly<a class="headerlink" href="#Odly.desc" title="Permalink to this headline"></a></h3>
<p>ODly. Controls the delay of the outgoing DS signal in units of one eighth of a DEV CLK cycle. (This field may be removed in future versions of this IP.) Set this field to zero.</p>
<h3 id="Reserved.desc">Reserved<a class="headerlink" href="#Reserved.desc" title="Permalink to this headline"></a></h3>
<p>Reserved</p>
<h3 id="CkDly.desc">CkDly<a class="headerlink" href="#CkDly.desc" title="Permalink to this headline"></a></h3>
<p>CkDly. This is the sub–clock delay control, represented in thirty-seconds of a DEV CLK period. The outgoing CK will be delayed by this amount in the PHY in order to generate a 90 degree phase shift. The field is only non–zero when the design has been built to interact with the ACS PHY.</p>
<h3 id="INTN_bit.desc">INTN_bit<a class="headerlink" href="#INTN_bit.desc" title="Permalink to this headline"></a></h3>
<p>Mirrors the current state of the chip's INTN bit .This is different from bit [4], which is the state of the chips INTN saved that it may be masked by a subsequent user acknowledgment.</p>
<h3 id="ECSN_bit.desc">ECSN_bit<a class="headerlink" href="#ECSN_bit.desc" title="Permalink to this headline"></a></h3>
<p>Mirrors the current state of the chip's ECSN bit .This is different from bit [3], which is the state of the chips INTN saved that it may be masked by a subsequent user acknowledgment.</p>
<h3 id="Interrupt_Enable.desc">Interrupt_Enable<a class="headerlink" href="#Interrupt_Enable.desc" title="Permalink to this headline"></a></h3>
<p>IE. Interrupt Enable. If the INT# pin is connected, then this bit can be set in order to forward a device generated interrupt through the xSPI/PSRAM controller to the host. If this bit is clear, external interrupts will still be detected–just not forwarded out of the controller.</p>
<h3 id="Device_Interrupt.desc">Device_Interrupt<a class="headerlink" href="#Device_Interrupt.desc" title="Permalink to this headline"></a></h3>
<p>DI. Device Interrupt. If the controller detects that the INT# pin is ever low, it will set this bit and, if enabled, forward the interrupt to the SOC. Write a one to this bit to clear it. Once cleared, however, the external INT# pin must return high before a second interrupt will be detected.</p>
<h3 id="ECC_Error_detected.desc">ECC_Error_detected<a class="headerlink" href="#ECC_Error_detected.desc" title="Permalink to this headline"></a></h3>
<p>EC. ECC Error detected. This bit reflects the status of the ECS# pin. If ECS# ever goes low, this bit will be set. Write a one to this bit to clear it. Once cleared, however, the ECS# pin must return high before a second ECC error condition will be detected. (Note that the xSPI/PSRAM master controller has no ECC capability. This bit only reflects any ECC failure noted by the device.)</p>
<h3 id="Write_Protect.desc">Write_Protect<a class="headerlink" href="#Write_Protect.desc" title="Permalink to this headline"></a></h3>
<p>Wp, Write protect. Controls the value in the outgoing WP# (o xspi wp n) pin, yet with the opposite sense. If set, the WP# pin will be clear. Further, if this write protect bit is set, then write requests made of the AXI slave port will result in SLVERR bus errors.</p>
<h3 id="Reset_Input.desc">Reset_Input<a class="headerlink" href="#Reset_Input.desc" title="Permalink to this headline"></a></h3>
<p>RI, reset input. Returns the value of the RSTO# pin, but with the opposite sense. If high, this bit will indicate that the slave is still in its reset state.</p>
<h3 id="Device_Reset.desc">Device_Reset<a class="headerlink" href="#Device_Reset.desc" title="Permalink to this headline"></a></h3>
<p>RS, device reset. Set this pin to one while in override to clear/activate the RESET# output pin. This bit may be cleared by either writing to it or by leaving override mode. This guarantees that any accesses to the device, while RESET# is active, will result in SLVERR bus errors.</p>

