Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 30 01:10:53 2024
| Host         : DESKTOP-9MNJBAS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           19 |
| No           | No                    | Yes                    |              53 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              79 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                               Enable Signal                              |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_cmd_m0/CS_reg                                     | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                1 |              1 |         1.00 |
|  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1 |                                                                          | hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0 |                1 |              2 |         2.00 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0         | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                4 |              4 |         1.00 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0 | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                2 |              4 |         2.00 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]_i_1_n_0                     | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                2 |              6 |         3.00 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_cmd_m0/send_data                                  | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                3 |              8 |         2.67 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/spi_master_m0/MISO_shift[7]_i_1_n_0                       | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                3 |              8 |         2.67 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                       | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                3 |              9 |         3.00 |
|  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1 | hdmi_colorbar_top_m0/u_video_driver/cnt_v                                |                                                            |                3 |             10 |         3.33 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_0                              | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                4 |             10 |         2.50 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[0]_i_1_n_0               | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                3 |             13 |         4.33 |
|  tf_pll_m0/inst/clk_out1                      | sd_card_top_m0/sd_card_cmd_m0/byte_cnt                                   | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |                4 |             16 |         4.00 |
|  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1 |                                                                          | hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/AR[0]           |               11 |             24 |         2.18 |
|  i_clk_IBUF                                   |                                                                          |                                                            |                7 |             25 |         3.57 |
|  tf_pll_m0/inst/clk_out1                      |                                                                          | sd_card_top_m0/sd_card_cmd_m0/AR[0]                        |               12 |             27 |         2.25 |
|  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1 |                                                                          |                                                            |               12 |             37 |         3.08 |
+-----------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


