{"vcs1":{"timestamp_begin":1759226959.904245490, "rt":0.83, "ut":0.35, "st":0.13}}
{"vcselab":{"timestamp_begin":1759226960.795934896, "rt":0.74, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1759226961.582091464, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759226959.568891643}
{"VCS_COMP_START_TIME": 1759226959.568891643}
{"VCS_COMP_END_TIME": 1759226962.504171080}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 370840}}
{"vcselab": {"peak_mem": 229968}}
