{
  "CoreLanguages": [
    {"name": "C++", "icon": "cpp"},
    {"name": "Python", "icon": "python"},
    {"name": "JavaScript", "icon": "js"},
    {"name": "Verilog", "icon": "verilog"},
    {"name": "Assembly", "icon": "asm"}
  ],
  "HardwareDesign": [
    {"name": "RISC-V", "icon": "riscv"},
    {"name": "FPGA", "icon": "fpga"},
    {"name": "Vivado", "icon": "xilinx"},
    {"name": "ModelSim", "icon": "modelsim"},
    {"name": "KiCad", "icon": "kicad"}
  ],
  "Frameworks": [
    {"name": "React", "icon": "react"},
    {"name": "Node.js", "icon": "nodejs"},
    {"name": "PlatformIO", "icon": "platformio"},
    {"name": "Arduino", "icon": "arduino"}
  ],
  "Tooling": [
    {"name": "Linux", "icon": "linux"},
    {"name": "Git", "icon": "git"},
    {"name": "GitHub", "icon": "github"},
    {"name": "VS Code", "icon": "vscode"},
    {"name": "AWS", "icon": "aws"},
    {"name": "Docker", "icon": "docker"}
  ]
}
