// Seed: 503344233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_5 = 32'd59
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  logic [id_1 : id_1] id_3;
  integer [-1 'h0 ==  1 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire _id_5;
  ;
  assign #1 id_3[(-1)+-1'h0] = id_1;
  wire id_6;
  wire id_7;
  wire [id_5 : 1] id_8;
endmodule
