[INFO]: Current run directory is /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/younis/home/younis/caravel_tutorial/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The available metal layers (6) are li1  met1  met2  met3  met4  met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Preparation complete
[INFO]: Incremented step index to 0.
[INFO]: Running Synthesis...
[ERROR]: during executing openroad script /openlane/scripts/openroad/groute.tcl
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[INFO]: Creating reproducible...
[INFO]: Saving runtime environment...
[ERROR]: Failed to package reproducible.
[INFO]: Calculating Runtime From the Start...
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: core
Run Directory: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core
Source not found.
----------------------------------------

LVS Summary:
Source: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/logs/finishing/core.lvs.lef.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/reports/final_summary_report.csv
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: Changing netlist from 0 to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/synthesis/core.v
[INFO]: Incremented step index to 1.
[INFO]: Running Static Timing Analysis...
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: Incremented step index to 2.
[INFO]: Core area width: 1488.96
[INFO]: Core area height: 1478.2399999999998
[INFO]: Final Vertical PDN Offset: 16.32
[INFO]: Final Horizontal PDN Offset: 16.65
[INFO]: Final Vertical PDN Pitch: 153.6
[INFO]: Final Horizontal PDN Pitch: 153.18
[INFO]: Changing layout from 0 to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/3-initial_fp.def
[INFO]: Setting Core Dimensions...
[INFO]: Incremented step index to 3.
[INFO]: Running IO Placement...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/3-initial_fp.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/4-io.def
[INFO]: Incremented step index to 4.
[INFO]: Running Tap/Decap Insertion...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/4-io.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/floorplan/core.def
[INFO]: Power planning the following nets
[INFO]: Power: vccd1
[INFO]: Ground: vssd1
[INFO]: Incremented step index to 5.
[INFO]: Generating PDN...
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/floorplan/core.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/6-pdn.def
[INFO]: Running Placement...
[INFO]: Incremented step index to 6.
[INFO]: Running Global Placement...
[INFO]: Global placement was successful
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/floorplan/6-pdn.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/placement/7-global.def
[INFO]: Incremented step index to 7.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/placement/7-global.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/placement/8-resizer.def
[INFO]: Incremented step index to 8.
[INFO]: Writing Verilog...
[INFO]: Changing netlist from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/synthesis/core.v to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.resized.v
[INFO]: Incremented step index to 9.
[INFO]: Running Detailed Placement...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/placement/8-resizer.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.def
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.def
[INFO]: Incremented step index to 10.
[INFO]: Running TritonCTS...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.def
[INFO]: Incremented step index to 11.
[INFO]: Writing Verilog...
[INFO]: Changing netlist from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/placement/core.resized.v to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.v
[INFO]: Incremented step index to 12.
[INFO]: Running Resizer Timing Optimizations...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/cts/13-resizer_timing.def
[INFO]: Incremented step index to 13.
[INFO]: Writing Verilog...
[INFO]: Changing netlist from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.v to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.resized.v
[INFO]: Routing...
[INFO]: Skipping Resizer Timing Optimizations.
[INFO]: Incremented step index to 14.
[INFO]: Running Diode Insertion...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/cts/13-resizer_timing.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def
[INFO]: Incremented step index to 15.
[INFO]: Writing Verilog...
[INFO]: Changing netlist from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/cts/core.resized.v to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/results/synthesis/core_diodes.v
[INFO]: Incremented step index to 16.
[INFO]: Running Detailed Placement...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def
[INFO]: Incremented step index to 17.
[INFO]: Running Fill Insertion...
[INFO]: Changing layout from /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/15-diodes.def to /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/tmp/routing/18-fill.def
[INFO]: Incremented step index to 18.
[INFO]: Running Global Routing...
[ERROR]: during executing openroad script /openlane/scripts/openroad/groute.tcl
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[INFO]: Creating reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload core/runs/core/openroad_issue_reproducible if you're going to submit an issue.
[INFO]: Calculating Runtime From the Start...
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: core
Run Directory: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core
Source not found.
----------------------------------------

LVS Summary:
Source: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/logs/finishing/core.lvs.lef.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /home/younis/caravel_tutorial/caravel_example/openlane/core/runs/core/reports/final_summary_report.csv
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
