C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_uart/blaster_tx.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_uart/blaster_tx.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module blaster_tx

Top level modules:
	blaster_tx

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/jtag_logic.sv {1 {vlog -work work -vopt -sv -stats=none {C:\Users\admin\Documents\FPGA_DOCS\cyclone4_blaster_handler_terasic\Verification\uart_simulation\blaster_handler_lib\jtag_logic.sv}
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module jtag_logic

Top level modules:
	jtag_logic

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/uart_tx.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/uart_tx.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_fifo/blaster_fifo.v {1 {vlog -work work -vopt -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_fifo/blaster_fifo.v
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module blaster_fifo

Top level modules:
	blaster_fifo

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/testbench.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/testbench.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling interface signals_intf
-- Compiling module top_sim

Top level modules:
	top_sim

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_univibrator.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_univibrator.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module blaster_univibrator

Top level modules:
	blaster_univibrator

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_uart/blaster_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_uart/blaster_rx.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module blaster_rx

Top level modules:
	blaster_rx

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/uart_rx.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/uart_rx.sv
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} C:/Users/admin/Documents/FPGA_DOCS/cyclone4_blaster_handler_terasic/Verification/uart_simulation/blaster_handler_lib/blaster_handler.sv {1 {vlog -work work -vopt -sv -stats=none {C:\Users\admin\Documents\FPGA_DOCS\cyclone4_blaster_handler_terasic\Verification\uart_simulation\blaster_handler_lib\blaster_handler.sv}
QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
-- Compiling module blaster_handler

Top level modules:
	blaster_handler

} {} {}}
