// Seed: 3173038292
module module_0 (
    input id_0,
    output id_1,
    input reg id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output logic id_7
);
  always @(negedge id_0) id_5 <= id_2;
  logic id_8;
endmodule
