<root><simulation><result_generated_time />2023-11-08 21:32:39<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 12, 'OX': 12, 'IY': 14, 'IX': 14, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />339738624<total_data_size_element />{'W': 2359296, 'I': 100352, 'O': 73728}<total_data_reuse />{'W': 144, 'I': 3385.469387755102, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [144, 1, 1], 'O': [144, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 12)], [('OY', 12)]], [], [], []]<I />[[], [[('OX', 12)], [('OY', 12)]], [], []]<O />[[], [[('OX', 12)], [('OY', 12)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('FY', 3), ('FX', 3), ('C', 512), ('K', 8)], []]<I />[[('K', 64), ('FY', 3), ('FX', 3)], [('C', 512), ('K', 8)], []]<O />[[('K', 64), ('FY', 3), ('FX', 3), ('C', 512)], [('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [144.0, 1, 1, 1], 'I': [1.0, 423.18, 8.0, 1.0], 'O': [1.0, 4608, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 18874368, 18874368], 'I': [72, 802816, 802816], 'O': [512, 589824, 589824], 'O_partial': [512, 0, 0], 'O_final': [0, 589824, 589824]}<actual_mem_utilization_individual />{'W': [1.0, 0.56, 0.0], 'I': [0.14, 0.02, 0.0], 'O': [1.0, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.6, 0.0], 'I': [0.14, 0.6, 0.0], 'O': [1.0, 0.6, 0.0]}<effective_mem_size_bit />{'W': [8, 6291456, 18874368], 'I': [72, 802816, 802816], 'O': [512, 73728, 589824], 'O_partial': [512, 0, 0], 'O_final': [0, 73728, 589824]}<total_unit_count />{'W': [144, 1, 1, 1], 'I': [144, 144, 1, 1], 'O': [144, 144, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [144, 144, 1, 1], 'O': [144, 144, 1, 1]}<duplicate_unit_count />{'W': [144.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[5308416, 802816], [802816, 100352], [100352, 0]]<O />[[(339664896, 339738624), (73728, 0)], [(0, 73728), (73728, 0)], [(0, 73728), (0, 0)]]<O_partial />[[(339664896, 339738624), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (73728, 0)], [(0, 73728), (73728, 0)], [(0, 73728), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 294912], [36864, 36864], [9216, 0]]<I />[[663552, 100352], [12544, 1568], [392, 0]]<O />[[(42458112, 42467328), (9216, 0)], [(0, 1152), (1152, 0)], [(0, 288), (0, 0)]]<O_partial />[([42458112, 42467328], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9216, 0]), ([0, 1152], [1152, 0]), ([0, 288], [0, 0])]</mem_access_count_word><mac_count><active />339738624<idle />2076180480</mac_count></basic_info><energy><total_energy />846530054.7<mem_energy_breakdown><W />[206.6, 7306.0, 12274.3]<I />[259.6, 1466.3, 522.1]<O />[29751.8, 228.3, 383.6]</mem_energy_breakdown><MAC_energy><active_MAC />742668632.1<idle_MAC />103809024.0<total />846477656.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1383<utilization_without_data_loading />0.1406<utilization_spatial />0.1406<utilization_temporal_with_data_loading />0.9837<mac_utilize_temporal_without_data_loading />0.9997</mac_array_utilization><latency><latency_cycle_with_data_loading />2398376<latency_cycle_without_data_loading />2359936<ideal_computing_cycle />2359296<data_loading><load_cycle_total />38440<load_cycle_individual />{'W': [8, 36864, 0], 'I': [21, 1568, 0]}<load_cycle_combined />{'W': 36864, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />640<mem_stall_cycle_individual />{'W': [[-2359295], [-2064328, -2322369], [-2359296, -2359296]], 'I': [[-2359295], [-2354625, -2276820], [-2359296, -2359296]], 'O': [[-2359296], [-448, 640], [-2358144, -2359008]]}<mem_stall_cycle_shared />{'W': [[-2359295], [-2064328, 0], [0, 0]], 'I': [[-2359295], [-2354625, 0], [0, 0]], 'O': [[-2359296], [-448, 640], [-2358144, -2359008]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 18874368, 18874368], 'I': [72, 802816, 802816], 'O': [512, 589824, 589824], 'O_partial': [512, 0, 0], 'O_final': [0, 589824, 589824]}<data_size_each_level_total />{'W': [512, 18874368, 18874368], 'I': [10368, 802816, 802816], 'O': [73728, 589824, 589824]}<loop_cycles_each_level />{'W': [64, 2359296, 2359296], 'I': [576, 2359296, 2359296], 'O': [294912, 2359296, 2359296]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [576, 8, 1], 'O': [4608, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [18.0, 0.3], [0.3, 0.3]], 'O': [[8.0, 0.0], [0.2, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [10368.0, 2.7], [2.7, 0.3]], 'O': [[8.0, 8.0], [1152.0, 0.2], [0.2, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [18.0, 0.3], [0.3, 0]], 'O': [[8.0, 8.0], [1152.0, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [26.2, 1160.3], [8.3, 0.2]], 'I': [[8.0, 0.1], [26.2, 1160.3], [8.3, 0.2]], 'O': [[8.0, 8.0], [26.2, 1160.3], [8.3, 0.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2359296], [64, 64, 36864], [2359296, 2359296, 1]], 'I': [[1, 1, 2359296], [576, 576, 4096], [2359296, 2359296, 1]], 'O': [[1, 1, 2359296], [64, 294912, 8], [2359296, 2359296, 1]]}<trans_time_real />{'W': [[0, 1, 2359296], [[8, 64, 36864], [1, 64, 36864]], [[36864, 2359296, 1], [9216, 2359296, 1]]], 'I': [[0, 1, 2359296], [[1, 576, 4096], [20, 576, 4096]], [[1568, 2359296, 1], [392, 2359296, 1]]], 'O': [[0, 1, 2359296], [[8, 294912, 8], [144, 294912, 8]], [[1152, 2359296, 1], [288, 2359296, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-2322432, -2350080]], 'I': [[-1], [-575, -556], [-2357728, -2358904]], 'O': [[-1], [-56, 80], [-2358144, -2359008]]}<single_stall_count />{'W': [2359295, 36863, 0], 'I': [2359295, 4095, 0], 'O': [2359296, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [294904, 0], 'I': [81900, 0], 'O': [512, 1152]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1152, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1982492, -2359296], [-2358784, -2358144]], 1: [[-2359296, -2359296], [-2358144, -2359296]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.5<mem_area_percentage />99.0 %</area></results><elapsed_time_second />5</simulation></root>