Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec 27 21:09:55 2022
| Host         : LAPTOP-OTCI54J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Painting_timing_summary_routed.rpt -pb Painting_timing_summary_routed.pb -rpx Painting_timing_summary_routed.rpx -warn_on_violation
| Design       : Painting
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         10          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (20)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: DU/DST/hen_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: DU/DST/ven_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.218        0.000                      0                  636        0.198        0.000                      0                  636        3.000        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
PCLK/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_PCLK    {0.000 10.000}     20.000          50.000          
  clkfbout_PCLK    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PCLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_PCLK         11.556        0.000                      0                  216        0.198        0.000                      0                  216        9.500        0.000                       0                   125  
  clkfbout_PCLK                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin              1.594        0.000                      0                  350        0.198        0.000                      0                  350        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out1_PCLK        1.218        0.000                      0                   71        0.794        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PCLK/inst/clk_in1
  To Clock:  PCLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PCLK
  To Clock:  clk_out1_PCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.918ns (25.009%)  route 5.751ns (74.991%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.770 f  DU/DDP/raddr__0_carry__1/O[3]
                         net (fo=17, routed)          2.387     7.157    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X62Y49         LUT3 (Prop_lut3_I2_O)        0.307     7.464 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           2.027     9.491    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.564    21.567    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    21.574    
                         clock uncertainty           -0.084    21.490    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.047    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.047    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/cross_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 2.963ns (37.034%)  route 5.038ns (62.966%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 21.523 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.658 r  DU/DDP/raddr__0_carry__1/O[0]
                         net (fo=16, routed)          1.851     6.509    DU/DDP/q_reg[8]_0[0]
    SLICE_X7Y53          LUT6 (Prop_lut6_I4_O)        0.295     6.804 r  DU/DDP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.804    DU/DDP_n_28
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.205 r  DU/cross_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.205    DU/cross_en1_inferred__0/i__carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.476 r  DU/cross_en1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.962     8.438    DU/cross_en1
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.373     8.811 r  DU/cross_en_i_2/O
                         net (fo=1, routed)           0.887     9.698    PU/cross_en_reg
    SLICE_X8Y57          LUT5 (Prop_lut5_I4_O)        0.124     9.822 r  PU/cross_en_i_1/O
                         net (fo=1, routed)           0.000     9.822    DU/cross_en_reg_0
    SLICE_X8Y57          FDRE                                         r  DU/cross_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.520    21.523    DU/CLK
    SLICE_X8Y57          FDRE                                         r  DU/cross_en_reg/C
                         clock pessimism              0.007    21.530    
                         clock uncertainty           -0.084    21.447    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.077    21.524    DU/cross_en_reg
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 11.702    

Slack (MET) :             12.914ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.478ns (23.969%)  route 4.688ns (76.031%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 21.717 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X12Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[4]/Q
                         net (fo=3, routed)           1.018     3.358    DU/DDP/p_1_in[2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.995 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.995    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.318 r  DU/DDP/raddr__0_carry__0/O[1]
                         net (fo=16, routed)          3.670     7.988    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714    21.717    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015    21.733    
                         clock uncertainty           -0.084    21.649    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    20.901    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                 12.914    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.944ns (31.586%)  route 4.211ns (68.414%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 21.718 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.770 f  DU/DDP/raddr__0_carry__1/O[3]
                         net (fo=17, routed)          2.387     7.157    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X62Y49         LUT3 (Prop_lut3_I2_O)        0.333     7.490 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.486     7.976    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.715    21.718    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015    21.734    
                         clock uncertainty           -0.084    21.650    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.003    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.053ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.924ns (30.385%)  route 4.408ns (69.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 21.717 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.556 r  DU/DDP/raddr__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.556    DU/DDP/raddr__0_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.788 f  DU/DDP/raddr__0_carry__2/O[0]
                         net (fo=17, routed)          2.341     7.129    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X62Y46         LUT3 (Prop_lut3_I2_O)        0.295     7.424 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.729     8.153    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714    21.717    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015    21.733    
                         clock uncertainty           -0.084    21.649    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.206    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 13.053    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 1.478ns (25.701%)  route 4.273ns (74.299%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X12Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[4]/Q
                         net (fo=3, routed)           1.018     3.358    DU/DDP/p_1_in[2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.995 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.995    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.318 r  DU/DDP/raddr__0_carry__0/O[1]
                         net (fo=16, routed)          3.254     7.572    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.552    21.555    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    21.562    
                         clock uncertainty           -0.084    21.478    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.748    20.730    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.730    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.253ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.478ns (25.359%)  route 4.350ns (74.641%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 21.718 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X12Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[4]/Q
                         net (fo=3, routed)           1.018     3.358    DU/DDP/p_1_in[2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.995 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.995    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.318 r  DU/DDP/raddr__0_carry__0/O[1]
                         net (fo=16, routed)          3.332     7.650    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.715    21.718    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015    21.734    
                         clock uncertainty           -0.084    21.650    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    20.902    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.902    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 13.253    

Slack (MET) :             13.277ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.603ns (27.253%)  route 4.279ns (72.747%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 21.724 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.762 r  DU/DDP/raddr__0_carry__1/O[1]
                         net (fo=16, routed)          2.941     7.703    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y6          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.721    21.724    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    21.812    
                         clock uncertainty           -0.084    21.728    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.748    20.980    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.478ns (27.306%)  route 3.935ns (72.695%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X12Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[4]/Q
                         net (fo=3, routed)           1.018     3.358    DU/DDP/p_1_in[2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.995 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.995    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.318 r  DU/DDP/raddr__0_carry__0/O[1]
                         net (fo=16, routed)          2.916     7.234    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.551    21.554    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    21.561    
                         clock uncertainty           -0.084    21.477    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.748    20.729    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.729    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.550ns  (required time - arrival time)
  Source:                 DU/DDP/CNTj/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PCLK rise@20.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.536ns (28.644%)  route 3.826ns (71.356%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.819     1.821    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.518     2.339 r  DU/DDP/CNTj/q_reg[9]/Q
                         net (fo=7, routed)           0.764     3.103    DU/DDP/CNTi/Q[1]
    SLICE_X13Y49         LUT3 (Prop_lut3_I1_O)        0.150     3.253 r  DU/DDP/CNTi/raddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.573     3.827    DU/DDP/CNTi_n_1
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     4.439 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.439    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.695 r  DU/DDP/raddr__0_carry__1/O[2]
                         net (fo=17, routed)          2.488     7.184    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.551    21.554    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007    21.561    
                         clock uncertainty           -0.084    21.477    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.743    20.734    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.734    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 13.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DDP/CNTj/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X15Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[6]/Q
                         net (fo=8, routed)           0.145     0.928    DU/DDP/CNTj/Q[4]
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.973 r  DU/DDP/CNTj/q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.973    DU/DDP/CNTj/q[8]
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.915     0.917    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[8]/C
                         clock pessimism             -0.261     0.655    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.120     0.775    DU/DDP/CNTj/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DDP/CNTj/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.463%)  route 0.149ns (44.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[5]/Q
                         net (fo=8, routed)           0.149     0.933    DU/DDP/CNTj/Q[3]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.978 r  DU/DDP/CNTj/q[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.978    DU/DDP/CNTj/q[9]
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.915     0.917    DU/DDP/CNTj/CLK
    SLICE_X14Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[9]/C
                         clock pessimism             -0.258     0.658    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.121     0.779    DU/DDP/CNTj/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.397ns (73.251%)  route 0.145ns (26.749%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[5]/Q
                         net (fo=8, routed)           0.144     0.927    DU/DDP/p_1_in[3]
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.077 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.117 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.118    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.184 r  DU/DDP/raddr__0_carry__1/O[2]
                         net (fo=17, routed)          0.000     1.184    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X12Y50         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.845     0.847    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y50         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.130     0.972    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DU/DST/vCNT/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DST/vCNT/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.562    DU/DST/vCNT/CLK
    SLICE_X12Y75         FDCE                                         r  DU/DST/vCNT/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  DU/DST/vCNT/q_reg[6]/Q
                         net (fo=8, routed)           0.116     0.842    DU/DST/vCNT/qvCNT[6]
    SLICE_X13Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  DU/DST/vCNT/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.887    DU/DST/vCNT/q[8]
    SLICE_X13Y75         FDCE                                         r  DU/DST/vCNT/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.828     0.830    DU/DST/vCNT/CLK
    SLICE_X13Y75         FDCE                                         r  DU/DST/vCNT/q_reg[8]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X13Y75         FDCE (Hold_fdce_C_D)         0.091     0.666    DU/DST/vCNT/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DU/DST/hCNT/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DST/hCNT/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.562    DU/DST/hCNT/CLK
    SLICE_X15Y74         FDCE                                         r  DU/DST/hCNT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  DU/DST/hCNT/q_reg[3]/Q
                         net (fo=9, routed)           0.099     0.789    DU/DST/hCNT/q_reg_n_0_[3]
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.099     0.888 r  DU/DST/hCNT/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.888    DU/DST/hCNT/q[4]
    SLICE_X15Y74         FDCE                                         r  DU/DST/hCNT/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.828     0.830    DU/DST/hCNT/CLK
    SLICE_X15Y74         FDCE                                         r  DU/DST/hCNT/q_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X15Y74         FDCE (Hold_fdce_C_D)         0.092     0.654    DU/DST/hCNT/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DDP/CNTj/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.006%)  route 0.140ns (42.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[5]/Q
                         net (fo=8, routed)           0.140     0.923    DU/DDP/CNTj/Q[3]
    SLICE_X13Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.968 r  DU/DDP/CNTj/q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.968    DU/DDP/CNTj/q[5]
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.915     0.917    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
                         clock pessimism             -0.274     0.642    
    SLICE_X13Y48         FDCE (Hold_fdce_C_D)         0.092     0.734    DU/DDP/CNTj/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DU/DST/hCNT/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DU/DST/hCNT/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.562    DU/DST/hCNT/CLK
    SLICE_X14Y74         FDCE                                         r  DU/DST/hCNT/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  DU/DST/hCNT/q_reg[10]/Q
                         net (fo=6, routed)           0.149     0.875    DU/DST/hCNT/q_reg_n_0_[10]
    SLICE_X14Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  DU/DST/hCNT/q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.920    DU/DST/hCNT/q[10]
    SLICE_X14Y74         FDCE                                         r  DU/DST/hCNT/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.828     0.830    DU/DST/hCNT/CLK
    SLICE_X14Y74         FDCE                                         r  DU/DST/hCNT/q_reg[10]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X14Y74         FDCE (Hold_fdce_C_D)         0.121     0.683    DU/DST/hCNT/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.422ns (74.430%)  route 0.145ns (25.570%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[5]/Q
                         net (fo=8, routed)           0.144     0.927    DU/DDP/p_1_in[3]
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.077 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.117 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.118    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.209 r  DU/DDP/raddr__0_carry__1/O[3]
                         net (fo=17, routed)          0.000     1.209    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X12Y50         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.845     0.847    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y50         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.130     0.972    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.424ns (74.520%)  route 0.145ns (25.480%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  DU/DDP/CNTj/q_reg[5]/Q
                         net (fo=8, routed)           0.144     0.927    DU/DDP/p_1_in[3]
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.077 r  DU/DDP/raddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.077    DU/DDP/raddr__0_carry_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.117 r  DU/DDP/raddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.118    DU/DDP/raddr__0_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.158 r  DU/DDP/raddr__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.158    DU/DDP/raddr__0_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.211 r  DU/DDP/raddr__0_carry__2/O[0]
                         net (fo=17, routed)          0.000     1.211    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X12Y51         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.845     0.847    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y51         FDRE                                         r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.130     0.972    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DU/DDP/CNTj/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - clk_out1_PCLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.184%)  route 0.326ns (71.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.640     0.642    DU/DDP/CNTj/CLK
    SLICE_X13Y48         FDCE                                         r  DU/DDP/CNTj/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDCE (Prop_fdce_C_Q)         0.128     0.770 r  DU/DDP/CNTj/q_reg[3]/Q
                         net (fo=19, routed)          0.326     1.096    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.956     0.958    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.237     0.721    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.130     0.851    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PCLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11     VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y12     VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11     VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      DU/cross_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      DU/cross_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      DU/cross_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y57      DU/cross_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y58      DU/cursor_d_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PCLK
  To Clock:  clkfbout_PCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PCLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PCLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 1.942ns (24.743%)  route 5.907ns (75.257%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 f  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          2.210    11.015    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.295    11.310 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.864    13.174    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566    14.988    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.247    
                         clock uncertainty           -0.035    15.212    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.769    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.942ns (27.603%)  route 5.094ns (72.397%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 f  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          2.479    11.284    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X61Y49         LUT4 (Prop_lut4_I0_O)        0.295    11.579 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.782    12.361    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.718    15.141    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.328    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.849    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 1.936ns (28.857%)  route 4.773ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 r  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          2.210    11.015    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X59Y50         LUT4 (Prop_lut4_I2_O)        0.289    11.304 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.730    12.035    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.719    15.142    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.329    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.648    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.520ns (24.110%)  route 4.784ns (75.890%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     8.678 r  PU/waddr_carry__1/O[3]
                         net (fo=11, routed)          2.952    11.630    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.553    14.975    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.162    
                         clock uncertainty           -0.035    15.127    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749    14.378    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.647ns (26.774%)  route 4.505ns (73.226%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 r  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          2.672    11.477    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.554    14.976    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.035    15.128    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    14.391    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 1.520ns (25.476%)  route 4.446ns (74.524%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850     8.678 r  PU/waddr_carry__1/O[3]
                         net (fo=11, routed)          2.614    11.292    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.554    14.976    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.035    15.128    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749    14.379    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.299ns (21.332%)  route 4.790ns (78.668%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722     5.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232     7.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124     7.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652     7.789    PU/i_reg[0]_0[2]
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.185 r  PU/waddr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.185    PU/waddr_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.508 r  PU/waddr_carry__1/O[1]
                         net (fo=11, routed)          2.906    11.414    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.718    15.141    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.328    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    14.544    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.964ns (31.980%)  route 4.177ns (68.020%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 f  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          1.245    10.050    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y49          LUT4 (Prop_lut4_I0_O)        0.317    10.367 r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.100    11.467    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[1]
    RAMB36_X0Y6          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.727    15.150    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.337    
                         clock uncertainty           -0.035    15.301    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.654    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.457ns (24.899%)  route 4.395ns (75.101%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787     8.615 r  PU/waddr_carry__1/O[2]
                         net (fo=11, routed)          2.562    11.177    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.553    14.975    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.162    
                         clock uncertainty           -0.035    15.127    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.743    14.384    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.647ns (28.330%)  route 4.167ns (71.670%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723     5.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342     7.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152     7.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.491     7.828    PU/i_reg[4]_0[0]
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758     8.586 r  PU/waddr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.586    PU/waddr_carry__1_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.805 r  PU/waddr_carry__2/O[0]
                         net (fo=11, routed)          2.334    11.139    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.553    14.975    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.162    
                         clock uncertainty           -0.035    15.127    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    14.390    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PU/GetPosedge_dut/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/GetPosedge_dut/p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.601     1.520    PU/GetPosedge_dut/clk
    SLICE_X4Y61          FDRE                                         r  PU/GetPosedge_dut/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  PU/GetPosedge_dut/q_reg/Q
                         net (fo=1, routed)           0.062     1.710    PU/FrequencyDivider_dut/q
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.099     1.809 r  PU/FrequencyDivider_dut/p_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    PU/GetPosedge_dut/p_reg_1
    SLICE_X4Y61          FDRE                                         r  PU/GetPosedge_dut/p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    PU/GetPosedge_dut/clk
    SLICE_X4Y61          FDRE                                         r  PU/GetPosedge_dut/p_reg/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.091     1.611    PU/GetPosedge_dut/p_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DB/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.156%)  route 0.229ns (61.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.571     1.490    DB/clk
    SLICE_X9Y64          FDCE                                         r  DB/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  DB/y_reg/Q
                         net (fo=12, routed)          0.229     1.860    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y12         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.883     2.048    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.644    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.602     1.521    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          0.195     1.857    PU/GetPosedge_dut1/i_reg[7]_2[0]
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.045     1.902 r  PU/GetPosedge_dut1/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    PU/GetPosedge_dut1_n_8
    SLICE_X6Y59          FDCE                                         r  PU/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.873     2.038    PU/clk
    SLICE_X6Y59          FDCE                                         r  PU/i_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.120     1.654    PU/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 PU/FrequencyDivider_dut/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/GetPosedge_dut/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.366%)  route 0.200ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    PU/FrequencyDivider_dut/clk
    SLICE_X4Y64          FDCE                                         r  PU/FrequencyDivider_dut/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PU/FrequencyDivider_dut/y_reg/Q
                         net (fo=3, routed)           0.200     1.859    PU/GetPosedge_dut/yclk
    SLICE_X4Y61          FDRE                                         r  PU/GetPosedge_dut/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    PU/GetPosedge_dut/clk
    SLICE_X4Y61          FDRE                                         r  PU/GetPosedge_dut/q_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.075     1.611    PU/GetPosedge_dut/q_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PU/FrequencyDivider_dut/CNT/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/FrequencyDivider_dut/pe_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.550%)  route 0.182ns (49.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    PU/FrequencyDivider_dut/CNT/clk
    SLICE_X5Y63          FDCE                                         r  PU/FrequencyDivider_dut/CNT/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  PU/FrequencyDivider_dut/CNT/q_reg[5]/Q
                         net (fo=4, routed)           0.182     1.841    PU/FrequencyDivider_dut/CNT/wq[5]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  PU/FrequencyDivider_dut/CNT/pe_i_1/O
                         net (fo=1, routed)           0.000     1.886    PU/FrequencyDivider_dut/CNT_n_1
    SLICE_X4Y64          FDCE                                         r  PU/FrequencyDivider_dut/pe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.869     2.034    PU/FrequencyDivider_dut/clk
    SLICE_X4Y64          FDCE                                         r  PU/FrequencyDivider_dut/pe_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.092     1.625    PU/FrequencyDivider_dut/pe_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DB/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.571     1.490    DB/clk
    SLICE_X9Y64          FDCE                                         r  DB/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  DB/y_reg/Q
                         net (fo=12, routed)          0.168     1.800    DB/CounterHigh/wea[0]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  DB/CounterHigh/y_i_1/O
                         net (fo=1, routed)           0.000     1.845    DB/CounterHigh_n_0
    SLICE_X9Y64          FDCE                                         r  DB/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.841     2.006    DB/clk
    SLICE_X9Y64          FDCE                                         r  DB/y_reg/C
                         clock pessimism             -0.515     1.490    
    SLICE_X9Y64          FDCE (Hold_fdce_C_D)         0.091     1.581    DB/y_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PU/Debounce_dut/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/Debounce_dut/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.598     1.517    PU/Debounce_dut/clk
    SLICE_X2Y67          FDCE                                         r  PU/Debounce_dut/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  PU/Debounce_dut/y_reg/Q
                         net (fo=55, routed)          0.175     1.857    PU/Debounce_dut/CounterHigh/DI[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.902 r  PU/Debounce_dut/CounterHigh/y_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    PU/Debounce_dut/CounterHigh_n_1
    SLICE_X2Y67          FDCE                                         r  PU/Debounce_dut/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.869     2.034    PU/Debounce_dut/clk
    SLICE_X2Y67          FDCE                                         r  PU/Debounce_dut/y_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.120     1.637    PU/Debounce_dut/y_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PU/j_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.651%)  route 0.658ns (82.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X5Y56          FDPE                                         r  PU/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  PU/j_reg[1]/Q
                         net (fo=22, routed)          0.658     2.321    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.959     2.124    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.874    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.057    VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PU/FrequencyDivider_dut/CNT/q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/FrequencyDivider_dut/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.790%)  route 0.188ns (50.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.600     1.519    PU/FrequencyDivider_dut/CNT/clk
    SLICE_X5Y62          FDPE                                         r  PU/FrequencyDivider_dut/CNT/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  PU/FrequencyDivider_dut/CNT/q_reg[0]/Q
                         net (fo=4, routed)           0.188     1.848    PU/FrequencyDivider_dut/CNT/wq[0]
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  PU/FrequencyDivider_dut/CNT/y_i_1__1/O
                         net (fo=1, routed)           0.000     1.893    PU/FrequencyDivider_dut/CNT_n_0
    SLICE_X4Y64          FDCE                                         r  PU/FrequencyDivider_dut/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.869     2.034    PU/FrequencyDivider_dut/clk
    SLICE_X4Y64          FDCE                                         r  PU/FrequencyDivider_dut/y_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y64          FDCE (Hold_fdce_C_D)         0.091     1.624    PU/FrequencyDivider_dut/y_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 PU/Debounce_dut/CounterLow/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PU/Debounce_dut/CounterLow/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.514    PU/Debounce_dut/CounterLow/clk
    SLICE_X2Y70          FDCE                                         r  PU/Debounce_dut/CounterLow/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.678 f  PU/Debounce_dut/CounterLow/q_reg[11]/Q
                         net (fo=2, routed)           0.148     1.827    PU/Debounce_dut/CounterLow/q_reg[11]
    SLICE_X2Y70          LUT5 (Prop_lut5_I0_O)        0.045     1.872 r  PU/Debounce_dut/CounterLow/q[8]_i_6__0/O
                         net (fo=1, routed)           0.000     1.872    PU/Debounce_dut/CounterLow/q[8]_i_6__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  PU/Debounce_dut/CounterLow/q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.936    PU/Debounce_dut/CounterLow/q_reg[8]_i_1__2_n_4
    SLICE_X2Y70          FDCE                                         r  PU/Debounce_dut/CounterLow/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.866     2.031    PU/Debounce_dut/CounterLow/clk
    SLICE_X2Y70          FDCE                                         r  PU/Debounce_dut/CounterLow/q_reg[11]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.134     1.648    PU/Debounce_dut/CounterLow/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  VRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y64   DB/y_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y64   DB/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y65  DB/CounterHigh/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y65  DB/CounterHigh/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y68  DB/CounterHigh/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y68  DB/CounterHigh/q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y64   DB/y_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y64   DB/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y65  DB/CounterHigh/q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y65  DB/CounterHigh/q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y67  DB/CounterHigh/q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y68  DB/CounterHigh/q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y68  DB/CounterHigh/q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_PCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.940ns  (logic 2.334ns (47.247%)  route 2.606ns (52.753%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232    17.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    17.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652    17.789    DU/cursor_l_reg[11]_0[2]
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.174 r  DU/cursor_l1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.174    DU/cursor_l1_carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.508 r  DU/cursor_l1_carry__0/O[1]
                         net (fo=5, routed)           0.722    19.230    DU/cursor_l1_carry__0_n_6
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    19.931 r  DU/cursor_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.931    DU/cursor_r_reg[12]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.265 r  DU/cursor_r_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.265    DU/cursor_r_reg[14]_i_1_n_6
    SLICE_X4Y54          FDRE                                         r  DU/cursor_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X4Y54          FDRE                                         r  DU/cursor_r_reg[14]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)        0.062    21.483    DU/cursor_r_reg[14]
  -------------------------------------------------------------------
                         required time                         21.483    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.868ns  (logic 2.379ns (48.871%)  route 2.489ns (51.129%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 21.527 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 15.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723    15.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518    15.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342    17.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152    17.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.523    17.861    DU/cursor_r_reg[14]_0[0]
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    18.625 r  DU/cursor_l1_carry__0/O[2]
                         net (fo=5, routed)           0.623    19.249    DU/cursor_l1_carry__0_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945    20.194 r  DU/cursor_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.194    DU/cursor_reg[14]_i_1_n_4
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.524    21.527    DU/CLK
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[14]/C
                         clock pessimism              0.000    21.527    
                         clock uncertainty           -0.182    21.345    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    21.454    DU/cursor_reg[14]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                         -20.194    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.911ns  (logic 2.280ns (46.423%)  route 2.631ns (53.577%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 15.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723    15.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518    15.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342    17.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152    17.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.523    17.861    DU/cursor_r_reg[14]_0[0]
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    18.625 r  DU/cursor_l1_carry__0/O[2]
                         net (fo=5, routed)           0.766    19.391    DU/cursor_l1_carry__0_n_5
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.302    19.693 r  DU/cursor_l0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.693    DU/cursor_l0_carry__2_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    20.237 r  DU/cursor_l0_carry__2/O[2]
                         net (fo=1, routed)           0.000    20.237    DU/cursor_l0_carry__2_n_5
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[14]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.109    21.530    DU/cursor_l_reg[14]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -20.237    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.803ns  (logic 2.314ns (48.179%)  route 2.489ns (51.821%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 21.527 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 15.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723    15.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518    15.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342    17.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152    17.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.523    17.861    DU/cursor_r_reg[14]_0[0]
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    18.625 r  DU/cursor_l1_carry__0/O[2]
                         net (fo=5, routed)           0.623    19.249    DU/cursor_l1_carry__0_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880    20.129 r  DU/cursor_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.129    DU/cursor_reg[14]_i_1_n_5
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.524    21.527    DU/CLK
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[13]/C
                         clock pessimism              0.000    21.527    
                         clock uncertainty           -0.182    21.345    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    21.454    DU/cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                         -20.129    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.829ns  (logic 2.223ns (46.034%)  route 2.606ns (53.966%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232    17.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    17.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652    17.789    DU/cursor_l_reg[11]_0[2]
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.174 r  DU/cursor_l1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.174    DU/cursor_l1_carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.508 r  DU/cursor_l1_carry__0/O[1]
                         net (fo=5, routed)           0.722    19.230    DU/cursor_l1_carry__0_n_6
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    19.931 r  DU/cursor_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.931    DU/cursor_r_reg[12]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.154 r  DU/cursor_r_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.154    DU/cursor_r_reg[14]_i_1_n_7
    SLICE_X4Y54          FDRE                                         r  DU/cursor_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X4Y54          FDRE                                         r  DU/cursor_r_reg[13]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)        0.062    21.483    DU/cursor_r_reg[13]
  -------------------------------------------------------------------
                         required time                         21.483    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 PU/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.794ns  (logic 2.163ns (45.115%)  route 2.631ns (54.885%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 15.326 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.723    15.326    PU/clk
    SLICE_X6Y58          FDCE                                         r  PU/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.518    15.844 r  PU/i_reg[6]/Q
                         net (fo=26, routed)          1.342    17.186    PU/i[6]
    SLICE_X9Y51          LUT3 (Prop_lut3_I2_O)        0.152    17.338 r  PU/waddr_carry__1_i_4/O
                         net (fo=2, routed)           0.523    17.861    DU/cursor_r_reg[14]_0[0]
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    18.625 r  DU/cursor_l1_carry__0/O[2]
                         net (fo=5, routed)           0.766    19.391    DU/cursor_l1_carry__0_n_5
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.302    19.693 r  DU/cursor_l0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.693    DU/cursor_l0_carry__2_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.120 r  DU/cursor_l0_carry__2/O[1]
                         net (fo=1, routed)           0.000    20.120    DU/cursor_l0_carry__2_n_6
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[13]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.109    21.530    DU/cursor_l_reg[13]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.596ns  (logic 2.185ns (47.546%)  route 2.411ns (52.454%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -3.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 21.527 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232    17.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    17.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652    17.789    DU/cursor_l_reg[11]_0[2]
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.174 r  DU/cursor_l1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.174    DU/cursor_l1_carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.396 r  DU/cursor_l1_carry__0/O[0]
                         net (fo=5, routed)           0.527    18.922    DU/cursor_l1_carry__0_n_7
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    19.597 r  DU/cursor_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.597    DU/cursor_reg[10]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.920 r  DU/cursor_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.920    DU/cursor_reg[14]_i_1_n_6
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.524    21.527    DU/CLK
    SLICE_X10Y54         FDRE                                         r  DU/cursor_reg[12]/C
                         clock pessimism              0.000    21.527    
                         clock uncertainty           -0.182    21.345    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)        0.109    21.454    DU/cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                         -19.920    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_u_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.544ns  (logic 1.754ns (38.603%)  route 2.790ns (61.397%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 21.523 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 f  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.311    17.092    PU/i[0]
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124    17.216 r  PU/cursor_u0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.440    17.656    PU/cursor_u0__0_carry__1_i_9_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.116    17.772 f  PU/i[7]_i_3/O
                         net (fo=3, routed)           0.526    18.298    PU/i[7]_i_3_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.328    18.626 r  PU/cursor_u0__0_carry__1_i_3/O
                         net (fo=2, routed)           0.512    19.138    DU/cursor_u_reg[13]_0[1]
    SLICE_X9Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.645 r  DU/cursor_u0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.645    DU/cursor_u0__0_carry__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.868 r  DU/cursor_u0__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    19.868    DU/cursor_u0__0_carry__2_n_7
    SLICE_X9Y58          FDRE                                         r  DU/cursor_u_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.520    21.523    DU/CLK
    SLICE_X9Y58          FDRE                                         r  DU/cursor_u_reg[14]/C
                         clock pessimism              0.000    21.523    
                         clock uncertainty           -0.182    21.341    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.062    21.403    DU/cursor_u_reg[14]
  -------------------------------------------------------------------
                         required time                         21.403    
                         arrival time                         -19.868    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.656ns  (logic 2.197ns (47.188%)  route 2.459ns (52.812%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232    17.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    17.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652    17.789    DU/cursor_l_reg[11]_0[2]
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.174 r  DU/cursor_l1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.174    DU/cursor_l1_carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.508 r  DU/cursor_l1_carry__0/O[1]
                         net (fo=5, routed)           0.575    19.083    DU/cursor_l1_carry__0_n_6
    SLICE_X6Y53          LUT2 (Prop_lut2_I1_O)        0.303    19.386 r  DU/cursor_l0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    19.386    DU/cursor_l0_carry__1_i_2_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.762 r  DU/cursor_l0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.762    DU/cursor_l0_carry__1_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.981 r  DU/cursor_l0_carry__2/O[0]
                         net (fo=1, routed)           0.000    19.981    DU/cursor_l0_carry__2_n_7
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X6Y54          FDRE                                         r  DU/cursor_l_reg[12]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.109    21.530    DU/cursor_l_reg[12]
  -------------------------------------------------------------------
                         required time                         21.530    
                         arrival time                         -19.981    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 PU/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PCLK rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.577ns  (logic 2.126ns (46.450%)  route 2.451ns (53.550%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 15.325 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.722    15.325    PU/clk
    SLICE_X7Y59          FDCE                                         r  PU/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    15.781 r  PU/i_reg[0]/Q
                         net (fo=68, routed)          1.232    17.012    PU/i[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    17.136 r  PU/waddr_carry__0_i_1/O
                         net (fo=2, routed)           0.652    17.789    DU/cursor_l_reg[11]_0[2]
    SLICE_X9Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.174 r  DU/cursor_l1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.174    DU/cursor_l1_carry_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.396 r  DU/cursor_l1_carry__0/O[0]
                         net (fo=5, routed)           0.567    18.963    DU/cursor_l1_carry__0_n_7
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    19.902 r  DU/cursor_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.902    DU/cursor_r_reg[12]_i_1_n_4
    SLICE_X4Y53          FDRE                                         r  DU/cursor_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    21.683    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         1.600    21.603    DU/CLK
    SLICE_X4Y53          FDRE                                         r  DU/cursor_r_reg[12]/C
                         clock pessimism              0.000    21.603    
                         clock uncertainty           -0.182    21.421    
    SLICE_X4Y53          FDRE (Setup_fdre_C_D)        0.062    21.483    DU/cursor_r_reg[12]
  -------------------------------------------------------------------
                         required time                         21.483    
                         arrival time                         -19.902    
  -------------------------------------------------------------------
                         slack                                  1.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 PU/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.571%)  route 0.255ns (64.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.604     1.523    PU/clk
    SLICE_X3Y55          FDCE                                         r  PU/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PU/j_reg[2]/Q
                         net (fo=27, routed)          0.255     1.920    DU/Q[2]
    SLICE_X5Y54          FDRE                                         r  DU/cursor_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.872     0.874    DU/CLK
    SLICE_X5Y54          FDRE                                         r  DU/cursor_d_reg[2]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.070     1.126    DU/cursor_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 PU/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.265ns (58.116%)  route 0.191ns (41.884%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X5Y55          FDCE                                         r  PU/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  PU/j_reg[6]/Q
                         net (fo=15, routed)          0.191     1.854    DU/Q[6]
    SLICE_X4Y57          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.978 r  DU/cursor_d0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.978    DU/cursor_d0__0_carry__0_n_6
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.873    DU/CLK
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[7]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     1.160    DU/cursor_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 PU/j_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.268ns (55.199%)  route 0.218ns (44.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X4Y55          FDPE                                         r  PU/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  PU/j_reg[4]/Q
                         net (fo=18, routed)          0.218     1.881    DU/Q[4]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.008 r  DU/cursor_d0__0_carry/O[3]
                         net (fo=1, routed)           0.000     2.008    DU/cursor_d0__0_carry_n_4
    SLICE_X4Y56          FDRE                                         r  DU/cursor_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.872     0.874    DU/CLK
    SLICE_X4Y56          FDRE                                         r  DU/cursor_d_reg[5]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.105     1.161    DU/cursor_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 PU/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.350%)  route 0.309ns (68.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.604     1.523    PU/clk
    SLICE_X3Y55          FDCE                                         r  PU/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PU/j_reg[0]/Q
                         net (fo=26, routed)          0.309     1.973    DU/Q[0]
    SLICE_X5Y54          FDRE                                         r  DU/cursor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.872     0.874    DU/CLK
    SLICE_X5Y54          FDRE                                         r  DU/cursor_reg[0]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.070     1.126    DU/cursor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 PU/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.298ns (60.942%)  route 0.191ns (39.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X5Y55          FDCE                                         r  PU/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  PU/j_reg[6]/Q
                         net (fo=15, routed)          0.191     1.854    DU/Q[6]
    SLICE_X4Y57          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     2.011 r  DU/cursor_d0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.011    DU/cursor_d0__0_carry__0_n_5
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.873    DU/CLK
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[8]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     1.160    DU/cursor_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 PU/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.252ns (50.882%)  route 0.243ns (49.118%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.604     1.523    PU/clk
    SLICE_X3Y55          FDCE                                         r  PU/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PU/j_reg[3]/Q
                         net (fo=19, routed)          0.243     1.908    PU/Q[0]
    SLICE_X4Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  PU/cursor_r[4]_i_3/O
                         net (fo=1, routed)           0.000     1.953    PU/cursor_r[4]_i_3_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.019 r  PU/cursor_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    DU/cursor_r_reg[4]_0[3]
    SLICE_X4Y51          FDRE                                         r  DU/cursor_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.873     0.875    DU/CLK
    SLICE_X4Y51          FDRE                                         r  DU/cursor_r_reg[3]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.182     1.057    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.162    DU/cursor_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 PU/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.318ns (62.477%)  route 0.191ns (37.523%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X5Y55          FDCE                                         r  PU/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  PU/j_reg[6]/Q
                         net (fo=15, routed)          0.191     1.854    DU/Q[6]
    SLICE_X4Y57          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     2.031 r  DU/cursor_d0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.031    DU/cursor_d0__0_carry__0_n_4
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.873    DU/CLK
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[9]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     1.160    DU/cursor_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 PU/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.285ns (53.950%)  route 0.243ns (46.050%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.604     1.523    PU/clk
    SLICE_X3Y55          FDCE                                         r  PU/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PU/j_reg[3]/Q
                         net (fo=19, routed)          0.243     1.908    PU/Q[0]
    SLICE_X4Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  PU/cursor_r[4]_i_3/O
                         net (fo=1, routed)           0.000     1.953    PU/cursor_r[4]_i_3_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.052 r  PU/cursor_r_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    DU/cursor_r_reg[4]_0[4]
    SLICE_X4Y51          FDRE                                         r  DU/cursor_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.873     0.875    DU/CLK
    SLICE_X4Y51          FDRE                                         r  DU/cursor_r_reg[4]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.182     1.057    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.105     1.162    DU/cursor_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 PU/j_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.312ns (58.922%)  route 0.218ns (41.078%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.603     1.522    PU/clk
    SLICE_X4Y55          FDPE                                         r  PU/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  PU/j_reg[4]/Q
                         net (fo=18, routed)          0.218     1.881    DU/Q[4]
    SLICE_X4Y56          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.998 r  DU/cursor_d0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.998    DU/cursor_d0__0_carry_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  DU/cursor_d0__0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.052    DU/cursor_d0__0_carry__0_n_7
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.873    DU/CLK
    SLICE_X4Y57          FDRE                                         r  DU/cursor_d_reg[6]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.055    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.105     1.160    DU/cursor_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 PU/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DU/cursor_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PCLK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.292ns (53.504%)  route 0.254ns (46.496%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.604     1.523    PU/clk
    SLICE_X3Y55          FDCE                                         r  PU/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PU/j_reg[2]/Q
                         net (fo=27, routed)          0.254     1.918    DU/Q[2]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.069 r  DU/cursor_d0__0_carry/O[1]
                         net (fo=1, routed)           0.000     2.069    DU/cursor_d0__0_carry_n_6
    SLICE_X4Y56          FDRE                                         r  DU/cursor_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PCLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    PCLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  PCLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    PCLK/inst/clk_out1_PCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  PCLK/inst/clkout1_buf/O
                         net (fo=123, routed)         0.872     0.874    DU/CLK
    SLICE_X4Y56          FDRE                                         r  DU/cursor_d_reg[3]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.182     1.056    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.105     1.161    DU/cursor_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.908    





