[2025-09-18 06:07:44] START suite=qualcomm_srv trace=srv411_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2570946 heartbeat IPC: 3.89 cumulative IPC: 3.89 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4992816 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4992816 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4992817 heartbeat IPC: 4.129 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13364802 heartbeat IPC: 1.194 cumulative IPC: 1.194 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21729877 heartbeat IPC: 1.195 cumulative IPC: 1.195 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30073591 heartbeat IPC: 1.199 cumulative IPC: 1.196 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38455968 heartbeat IPC: 1.193 cumulative IPC: 1.195 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46861541 heartbeat IPC: 1.19 cumulative IPC: 1.194 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55282492 heartbeat IPC: 1.188 cumulative IPC: 1.193 (Simulation time: 00 hr 07 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 63674493 heartbeat IPC: 1.192 cumulative IPC: 1.193 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 72065500 heartbeat IPC: 1.192 cumulative IPC: 1.193 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 80435224 heartbeat IPC: 1.195 cumulative IPC: 1.193 (Simulation time: 00 hr 11 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83821195 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83821195 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv411_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.193 instructions: 100000000 cycles: 83821195
CPU 0 Branch Prediction Accuracy: 92.78% MPKI: 12.81 Average ROB Occupancy at Mispredict: 30.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08503
BRANCH_INDIRECT: 0.3674
BRANCH_CONDITIONAL: 10.99
BRANCH_DIRECT_CALL: 0.4192
BRANCH_INDIRECT_CALL: 0.5427
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 6685
LQ_STALL: 0
SQ_STALL: 35540


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.7430012

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 6685

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1786

cpu0->cpu0_STLB TOTAL        ACCESS:    2110617 HIT:    2109891 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110617 HIT:    2109891 MISS:        726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9605793 HIT:    8690745 MISS:     915048 MSHR_MERGE:      37378
cpu0->cpu0_L2C LOAD         ACCESS:    7704158 HIT:    6935988 MISS:     768170 MSHR_MERGE:        439
cpu0->cpu0_L2C RFO          ACCESS:     579513 HIT:     518554 MISS:      60959 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     173437 HIT:     115929 MISS:      57508 MSHR_MERGE:      36939
cpu0->cpu0_L2C WRITE        ACCESS:    1147401 HIT:    1119838 MISS:      27563 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1284 HIT:        436 MISS:        848 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117207 ISSUED:     109231 USEFUL:       1224 USELESS:       6352
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853056 HIT:    7780026 MISS:    8073030 MSHR_MERGE:    1995509
cpu0->cpu0_L1I LOAD         ACCESS:   15853056 HIT:    7780026 MISS:    8073030 MSHR_MERGE:    1995509
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30934846 HIT:   26957806 MISS:    3977040 MSHR_MERGE:    1705310
cpu0->cpu0_L1D LOAD         ACCESS:   16732494 HIT:   14607068 MISS:    2125426 MSHR_MERGE:     498789
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     354971 HIT:     253093 MISS:     101878 MSHR_MERGE:      37584
cpu0->cpu0_L1D WRITE        ACCESS:   13845923 HIT:   12097497 MISS:    1748426 MSHR_MERGE:    1168911
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1458 HIT:        148 MISS:       1310 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:     552319 ISSUED:     354971 USEFUL:      13753 USELESS:      40834
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12990901 HIT:   10705227 MISS:    2285674 MSHR_MERGE:    1159318
cpu0->cpu0_ITLB LOAD         ACCESS:   12990901 HIT:   10705227 MISS:    2285674 MSHR_MERGE:    1159318
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29077675 HIT:   27770749 MISS:    1306926 MSHR_MERGE:     322665
cpu0->cpu0_DTLB LOAD         ACCESS:   29077675 HIT:   27770749 MISS:    1306926 MSHR_MERGE:     322665
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->LLC TOTAL        ACCESS:     971851 HIT:     961678 MISS:      10173 MSHR_MERGE:        242
cpu0->LLC LOAD         ACCESS:     767731 HIT:     760343 MISS:       7388 MSHR_MERGE:         34
cpu0->LLC RFO          ACCESS:      60958 HIT:      60942 MISS:         16 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      20569 HIT:      18035 MISS:       2534 MSHR_MERGE:        208
cpu0->LLC WRITE        ACCESS:     121745 HIT:     121739 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        848 HIT:        619 MISS:        229 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         28
  ROW_BUFFER_MISS:       9897
  AVG DBUS CONGESTED CYCLE: 2.986
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6985

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535615       522828        70585          537
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           54           75           25
  STLB miss resolved @ L2C                0           42          235          196           24
  STLB miss resolved @ LLC                0           43          197          417           32
  STLB miss resolved @ MEM                0            0           87          126          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196348        49253      1502827       166835            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            6            0
  STLB miss resolved @ L2C                0            2            7            0            0
  STLB miss resolved @ LLC                0           10           28           33            0
  STLB miss resolved @ MEM                0            0            8           23            8
[2025-09-18 06:19:56] END   suite=qualcomm_srv trace=srv411_ap (rc=0)
