{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2600.0000"
  ],
  "cts__clock__skew__hold": 350.1664,
  "cts__clock__skew__hold__post_repair": 349.6238,
  "cts__clock__skew__hold__pre_repair": 349.6238,
  "cts__clock__skew__setup": 350.1664,
  "cts__clock__skew__setup__post_repair": 349.6238,
  "cts__clock__skew__setup__pre_repair": 349.6238,
  "cts__design__instance__area": 13050.1396,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 12002.3242,
  "cts__design__instance__area__pre_repair": 12002.3242,
  "cts__design__instance__area__stdcell": 13050.1396,
  "cts__design__instance__area__stdcell__post_repair": 12002.3242,
  "cts__design__instance__area__stdcell__pre_repair": 12002.3242,
  "cts__design__instance__count": 16975,
  "cts__design__instance__count__hold_buffer": 355.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 16599,
  "cts__design__instance__count__pre_repair": 16599,
  "cts__design__instance__count__setup_buffer": 21.0,
  "cts__design__instance__count__stdcell": 16975,
  "cts__design__instance__count__stdcell__post_repair": 16599,
  "cts__design__instance__count__stdcell__pre_repair": 16599,
  "cts__design__instance__displacement__max": 14.544,
  "cts__design__instance__displacement__mean": 0.181,
  "cts__design__instance__displacement__total": 3359.5185,
  "cts__design__instance__utilization": 0.2153,
  "cts__design__instance__utilization__post_repair": 0.198,
  "cts__design__instance__utilization__pre_repair": 0.198,
  "cts__design__instance__utilization__stdcell": 0.2153,
  "cts__design__instance__utilization__stdcell__post_repair": 0.198,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.198,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0032,
  "cts__power__internal__total__post_repair": 0.0032,
  "cts__power__internal__total__pre_repair": 0.0032,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0039,
  "cts__power__switching__total__post_repair": 0.0039,
  "cts__power__switching__total__pre_repair": 0.0039,
  "cts__power__total": 0.0072,
  "cts__power__total__post_repair": 0.0071,
  "cts__power__total__pre_repair": 0.0071,
  "cts__route__wirelength__estimated": 242523.789,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.941,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9408,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9408,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3404,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3298,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3298,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -3941.6499,
  "cts__timing__setup__tns__pre_repair": -3941.6499,
  "cts__timing__setup__ws": 3.57,
  "cts__timing__setup__ws__post_repair": -354.72,
  "cts__timing__setup__ws__pre_repair": -354.72,
  "detailedplace__cpu__total": 24.22,
  "detailedplace__design__instance__area": 11969.8691,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 11969.8691,
  "detailedplace__design__instance__count": 16546,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 16546,
  "detailedplace__design__instance__displacement__max": 3.42,
  "detailedplace__design__instance__displacement__mean": 0.33,
  "detailedplace__design__instance__displacement__total": 5982.327,
  "detailedplace__design__instance__utilization": 0.1975,
  "detailedplace__design__instance__utilization__stdcell": 0.1975,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 386488.0,
  "detailedplace__power__internal__total": 0.0031,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0038,
  "detailedplace__power__total": 0.0069,
  "detailedplace__route__wirelength__estimated": 244619.3635,
  "detailedplace__runtime__total": "0:24.65",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9408,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3299,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -235.08,
  "detailedplace__timing__setup__ws": -117.65,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 23739,
  "detailedroute__route__drc_errors__iter:10": 2,
  "detailedroute__route__drc_errors__iter:11": 2,
  "detailedroute__route__drc_errors__iter:12": 1,
  "detailedroute__route__drc_errors__iter:13": 1,
  "detailedroute__route__drc_errors__iter:14": 1,
  "detailedroute__route__drc_errors__iter:15": 1,
  "detailedroute__route__drc_errors__iter:16": 1,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 1,
  "detailedroute__route__drc_errors__iter:19": 1,
  "detailedroute__route__drc_errors__iter:2": 5142,
  "detailedroute__route__drc_errors__iter:20": 1,
  "detailedroute__route__drc_errors__iter:21": 1,
  "detailedroute__route__drc_errors__iter:22": 1,
  "detailedroute__route__drc_errors__iter:23": 0,
  "detailedroute__route__drc_errors__iter:3": 4988,
  "detailedroute__route__drc_errors__iter:4": 837,
  "detailedroute__route__drc_errors__iter:5": 200,
  "detailedroute__route__drc_errors__iter:6": 68,
  "detailedroute__route__drc_errors__iter:7": 13,
  "detailedroute__route__drc_errors__iter:8": 8,
  "detailedroute__route__drc_errors__iter:9": 2,
  "detailedroute__route__net": 17234,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 193270,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 193270,
  "detailedroute__route__wirelength": 340048,
  "detailedroute__route__wirelength__iter:1": 340996,
  "detailedroute__route__wirelength__iter:10": 340053,
  "detailedroute__route__wirelength__iter:11": 340053,
  "detailedroute__route__wirelength__iter:12": 340053,
  "detailedroute__route__wirelength__iter:13": 340053,
  "detailedroute__route__wirelength__iter:14": 340053,
  "detailedroute__route__wirelength__iter:15": 340053,
  "detailedroute__route__wirelength__iter:16": 340053,
  "detailedroute__route__wirelength__iter:17": 340051,
  "detailedroute__route__wirelength__iter:18": 340051,
  "detailedroute__route__wirelength__iter:19": 340051,
  "detailedroute__route__wirelength__iter:2": 340776,
  "detailedroute__route__wirelength__iter:20": 340051,
  "detailedroute__route__wirelength__iter:21": 340050,
  "detailedroute__route__wirelength__iter:22": 340048,
  "detailedroute__route__wirelength__iter:23": 340048,
  "detailedroute__route__wirelength__iter:3": 340048,
  "detailedroute__route__wirelength__iter:4": 340184,
  "detailedroute__route__wirelength__iter:5": 340075,
  "detailedroute__route__wirelength__iter:6": 340076,
  "detailedroute__route__wirelength__iter:7": 340066,
  "detailedroute__route__wirelength__iter:8": 340054,
  "detailedroute__route__wirelength__iter:9": 340052,
  "finish__clock__skew__hold": 242.0808,
  "finish__clock__skew__setup": 248.9643,
  "finish__cpu__total": 15.67,
  "finish__design__instance__area": 13050.1396,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 13050.1396,
  "finish__design__instance__count": 16975,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16975,
  "finish__design__instance__utilization": 0.2153,
  "finish__design__instance__utilization__stdcell": 0.2153,
  "finish__design__io": 388,
  "finish__mem__peak": 642300.0,
  "finish__power__internal__total": 0.0033,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0017,
  "finish__power__total": 0.005,
  "finish__runtime__total": "0:16.52",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9532,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7247,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 867.43,
  "finish__timing__wns_percent_delay": 47.691854,
  "floorplan__cpu__total": 3.56,
  "floorplan__design__instance__area": 7311.6465,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 7311.6465,
  "floorplan__design__instance__count": 16147,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 16147,
  "floorplan__design__instance__utilization": 0.1206,
  "floorplan__design__instance__utilization__stdcell": 0.1206,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 275256.0,
  "floorplan__power__internal__total": 0.0014,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0007,
  "floorplan__power__total": 0.0021,
  "floorplan__runtime__total": "0:03.77",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 413.68,
  "globalplace__design__instance__area": 7311.6465,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 7311.6465,
  "globalplace__design__instance__count": 16147,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 16147,
  "globalplace__design__instance__utilization": 0.1206,
  "globalplace__design__instance__utilization__stdcell": 0.1206,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0014,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0029,
  "globalplace__power__total": 0.0043,
  "globalplace__timing__setup__tns": -983886.6875,
  "globalplace__timing__setup__ws": -5199.5698,
  "globalroute__clock__skew__hold": 352.6317,
  "globalroute__clock__skew__setup": 352.6317,
  "globalroute__design__instance__area": 13050.1396,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 13050.1396,
  "globalroute__design__instance__count": 16975,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 16975,
  "globalroute__design__instance__utilization": 0.2153,
  "globalroute__design__instance__utilization__stdcell": 0.2153,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0033,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0041,
  "globalroute__power__total": 0.0074,
  "globalroute__timing__clock__slack": -199.296,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9123,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3021,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -684.65,
  "globalroute__timing__setup__ws": -199.3,
  "placeopt__cpu__total": 19.21,
  "placeopt__design__instance__area": 11969.8691,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 7311.6465,
  "placeopt__design__instance__area__stdcell": 11969.8691,
  "placeopt__design__instance__area__stdcell__pre_opt": 7311.6465,
  "placeopt__design__instance__count": 16546,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 16147,
  "placeopt__design__instance__count__stdcell": 16546,
  "placeopt__design__instance__count__stdcell__pre_opt": 16147,
  "placeopt__design__instance__utilization": 0.1975,
  "placeopt__design__instance__utilization__pre_opt": 0.1206,
  "placeopt__design__instance__utilization__stdcell": 0.1975,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1206,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 375392.0,
  "placeopt__power__internal__total": 0.0031,
  "placeopt__power__internal__total__pre_opt": 0.0014,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0038,
  "placeopt__power__switching__total__pre_opt": 0.0029,
  "placeopt__power__total": 0.007,
  "placeopt__power__total__pre_opt": 0.0043,
  "placeopt__runtime__total": "0:19.60",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.95,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3345,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -464.01,
  "placeopt__timing__setup__tns__pre_opt": -983886.6875,
  "placeopt__timing__setup__ws": -159.69,
  "placeopt__timing__setup__ws__pre_opt": -5199.5698,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-10-14 08:43",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5276-g3a9d69752",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "d88be9a4f007c5f3a72d22a2aff36fad8b717eae",
  "run__flow__scripts_commit": "09b386b7086f1a10e11f6e26cebac15e53095626",
  "run__flow__uuid": "a7531c8b-2e33-4b2c-8280-6b61f4f9426a",
  "run__flow__variant": "base",
  "synth__cpu__total": 99.72,
  "synth__design__instance__area__stdcell": 8017.42536,
  "synth__design__instance__count__stdcell": 18153.0,
  "synth__mem__peak": 724888.0,
  "synth__runtime__total": "1:43.37",
  "total_time": "0:02:47.910000"
}