/*
 * $Id: tomahawk_loadbalance.c Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:    tomahawk_loadbalance.c
 * Purpose: Maintains all the debug information for loadbalance
 *          feature for tomahawk.
*/

#include <appl/diag/techsupport.h>
#include <soc/mcm/allenum.h>

extern char * techsupport_loadbalance_diag_cmdlist[];
extern char * techsupport_loadbalance_sw_dump_cmdlist[];

/* "loadbalance" feature's diag command list only for Tomahawk */
char * techsupport_loadbalance_tomahawk_diag_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};

#ifndef BCM_SW_STATE_DUMP_DISABLE
/* "loadbalance" feature's software dump command list only for Tomahawk */
char * techsupport_loadbalance_tomahawk_sw_dump_cmdlist[] = {
    NULL /* Must be the last element in this structure */
};
#endif /* BCM_SW_STATE_DUMP_DISABLE */


/* Structure that maintains memory list for
 * "loadbalance" feature for Tomahawk chipset. */
static soc_mem_t techsupport_loadbalance_tomahawk_memory_table_list[] = {
    SOURCE_TRUNK_MAP_MODBASEm,
    SYSTEM_CONFIG_TABLEm,
    SYSTEM_CONFIG_TABLE_MODBASEm,
    PORT_TABm,
    L3_TUNNELm,
    ING_TRILL_PARSE_CONTROLm,
    LPORT_TABm,
    FP_UDF_OFFSETm,
    FP_UDF_OFFSETm,
    FP_UDF_OFFSETm,
    FP_UDF_OFFSETm,
    FP_UDF_TCAMm,
    FP_UDF_TCAMm,
    FP_UDF_TCAMm,
    FP_UDF_TCAMm,
    UDF_CONDITIONAL_CHECK_TABLE_CAMm,
    UDF_CONDITIONAL_CHECK_TABLE_RAMm,
    L3_IIFm,
    MY_STATION_TCAMm,
    VLAN_MPLSm,
    ING_TRILL_PAYLOAD_PARSE_CONTROLm,
    L3_DEFIPm,
    RTAG7_FLOW_BASED_HASHm,
    RTAG7_PORT_BASED_HASHm,
    VLAN_PROFILE_TABm,
    VLAN_TABm,
    INITIAL_PROT_NHI_TABLEm,
    TRUNK_CBL_TABLEm,
    INITIAL_ING_L3_NEXT_HOPm,
    ING_L3_NEXT_HOPm,
    ICONTROL_OPCODE_BITMAPm,
    ING_EN_EFILTER_BITMAPm,
    DEST_TRUNK_BITMAPm,
    FAST_TRUNK_GROUPm,
    HG_TRUNK_BITMAPm,
    HG_TRUNK_FAILOVER_ENABLEm,
    HG_TRUNK_FAILOVER_SETm,
    HG_TRUNK_MEMBERm,
    HG_TRUNK_MODEm,
    HIGIG_TRUNK_CONTROLm,
    ING_HIGIG_TRUNK_OVERRIDE_PROFILEm,
    L3_MTU_VALUESm,
    NONUCAST_TRUNK_BLOCK_MASKm,
    RANDOM_RRLB_HG_TRUNK_MEMBERm,
    TRUNK_GROUPm,
    TRUNK_MEMBERm,
    MODPORT_MAP_M0m,
    MODPORT_MAP_SWm,
    MULTIPASS_LOOPBACK_BITMAP_PIPE0m,
    MULTIPASS_LOOPBACK_BITMAP_PIPE1m,
    MULTIPASS_LOOPBACK_BITMAP_PIPE2m,
    MULTIPASS_LOOPBACK_BITMAP_PIPE3m,
    HG_TRUNK_RR_CNT_PIPE0m,
    HG_TRUNK_RR_CNT_PIPE1m,
    HG_TRUNK_RR_CNT_PIPE2m,
    HG_TRUNK_RR_CNT_PIPE3m,
    TRUNK_BITMAPm,
    TRUNK_RR_CNT_PIPE0m,
    TRUNK_RR_CNT_PIPE1m,
    TRUNK_RR_CNT_PIPE2m,
    TRUNK_RR_CNT_PIPE3m,
    TRILL_DROP_STATS_PIPE0m,
    TRILL_DROP_STATS_PIPE1m,
    TRILL_DROP_STATS_PIPE2m,
    TRILL_DROP_STATS_PIPE3m,
    EGR_L3_INTFm,
    EGR_L3_NEXT_HOPm,
    EGR_GPP_ATTRIBUTESm,
    EGR_VLANm,
    INVALIDm /* Must be the last element in this structure */
};

/* Structure that maintains register list for
 * "loadbalance" feature for Tomahawk chipset. */
techsupport_reg_t techsupport_loadbalance_tomahawk_reg_list[] = {
    {CLMAC_CTRLr, register_type_global },
    {CLMAC_LAG_FAILOVER_STATUSr, register_type_global },
    {CLMAC_RX_LSS_CTRLr, register_type_global },
    {CPU_CONTROL_1r, register_type_global },
    {EGR_CONFIGr, register_type_global },
    {EGR_CONFIG_1r, register_type_global },
    {EGR_OUTER_TPIDr, register_type_global },
    {EGR_OUTER_TPID_1r, register_type_global },
    {EGR_PORT_1r, register_type_global },
    {HASH_CONTROLr, register_type_global },
    {HG_LOOKUP_DESTINATIONr, register_type_global },
    {HG_TRUNK_RAND_LB_SEEDr, register_type_global },
    {IHG_LOOKUPr, register_type_global },
    {ING_CONFIGr, register_type_global },
    {ING_FCOE_ETHERTYPEr, register_type_global },
    {ING_L2_TUNNEL_PARSE_CONTROLr, register_type_global },
    {ING_MISC_CONFIGr, register_type_global },
    {RTAG7_FCOE_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_HASH_CONTROLr, register_type_global },
    {RTAG7_HASH_CONTROL_2r, register_type_global },
    {RTAG7_HASH_CONTROL_3r, register_type_global },
    {RTAG7_HASH_CONTROL_4r, register_type_global },
    {RTAG7_HASH_CONTROL_L2GRE_MASK_Ar, register_type_global },
    {RTAG7_HASH_CONTROL_L2GRE_MASK_Br, register_type_global },
    {RTAG7_HASH_FIELD_BMAP_1r, register_type_global },
    {RTAG7_HASH_FIELD_BMAP_2r, register_type_global },
    {RTAG7_HASH_FIELD_BMAP_3r, register_type_global },
    {RTAG7_HASH_FIELD_BMAP_5r, register_type_global },
    {RTAG7_HASH_SEED_A_PIPE0r, register_type_global },
    {RTAG7_HASH_SEED_A_PIPE1r, register_type_global },
    {RTAG7_HASH_SEED_A_PIPE2r, register_type_global },
    {RTAG7_HASH_SEED_A_PIPE3r, register_type_global },
    {RTAG7_HASH_SEED_B_PIPE0r, register_type_global },
    {RTAG7_HASH_SEED_B_PIPE1r, register_type_global },
    {RTAG7_HASH_SEED_B_PIPE2r, register_type_global },
    {RTAG7_HASH_SEED_B_PIPE3r, register_type_global },
    {RTAG7_HASH_SELr, register_type_global },
    {RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r, register_type_global },
    {RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r, register_type_global },
    {RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r, register_type_global },
    {RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r, register_type_global },
    {RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MIM_OUTER_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr, register_type_global },
    {RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr, register_type_global },
    {SW2_IFP_DST_ACTION_CONTROLr, register_type_global },
    {TRILL_RBRIDGE_NICKNAME_SELECTr, register_type_global },
    {TRUNK_RAND_LB_SEED_PIPE0r, register_type_global },
    {TRUNK_RAND_LB_SEED_PIPE1r, register_type_global },
    {TRUNK_RAND_LB_SEED_PIPE2r, register_type_global },
    {TRUNK_RAND_LB_SEED_PIPE3r, register_type_global },
    {INVALIDr, register_type_global } /* Must be the last element in this structure */
};

/* Structure that maintains  diag cmdlist, reg_list, mem_list  for
 * "loadbalance" feature for Tomahawk chipset. */
techsupport_data_t techsupport_loadbalance_tomahawk_data = {
    techsupport_loadbalance_diag_cmdlist,
    techsupport_loadbalance_tomahawk_reg_list,
    techsupport_loadbalance_tomahawk_memory_table_list,
    techsupport_loadbalance_tomahawk_diag_cmdlist
#ifndef BCM_SW_STATE_DUMP_DISABLE
    , techsupport_loadbalance_sw_dump_cmdlist,
    techsupport_loadbalance_tomahawk_sw_dump_cmdlist
#endif /* BCM_SW_STATE_DUMP_DISABLE */
};

