library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RX is
port(

	i_CLOCK	:	in std_logic;
	i_RX		:	in std_logic;
	o_DATA	:	out std_logic_vector(7 downto 0);
	o_BUSY	:	out std_logic

);
end RX;