 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : i2c_master_top
Version: V-2023.12
Date   : Fri May 17 14:20:55 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max_lth
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.00       0.25 r
  wb_rst_i (in)                                           0.00       0.25 r
  U118/ZN (INVX0)                                         0.05       0.30 f
  U117/ZN (INVX0)                                         0.12       0.42 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.42 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.47 f
  byte_controller/U3/ZN (INVX0)                           0.11       0.59 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       0.59 r
  byte_controller/bit_controller/U7/ZN (INVX0)            0.10       0.68 f
  byte_controller/bit_controller/U43/QN (NAND4X0)         0.14       0.82 r
  byte_controller/bit_controller/U48/QN (NOR2X0)          0.17       0.99 f
  byte_controller/bit_controller/U26/QN (NOR2X0)          0.14       1.13 r
  byte_controller/bit_controller/U39/Q (AO222X1)          0.11       1.24 r
  byte_controller/bit_controller/cnt_reg[0]/D (DFFARX1)
                                                          0.00       1.24 r
  data arrival time                                                  1.24

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: byte_controller/bit_controller/sda_oen_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: sda_padoen_o
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/sda_oen_reg/Q (DFFASX1)
                                                          0.17       0.42 f
  byte_controller/bit_controller/sda_oen (i2c_master_bit_ctrl)
                                                          0.00       0.42 f
  byte_controller/sda_oen (i2c_master_byte_ctrl)          0.00       0.42 f
  sda_padoen_o (out)                                      0.00       0.42 f
  data arrival time                                                  0.42

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  output external delay                                   0.00       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: byte_controller/bit_controller/cnt_reg[0]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg[15]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg[0]/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg[0]/Q (DFFARX1)
                                                          0.14       0.39 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.39 r
  byte_controller/bit_controller/sub_228/U42/QN (NOR2X0)
                                                          0.04       0.43 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.45 r
  byte_controller/bit_controller/sub_228/U41/QN (NOR2X0)
                                                          0.03       0.49 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.51 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.54 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.56 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.60 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.62 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.65 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.68 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.71 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.73 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.77 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.79 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.82 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       0.85 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.88 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.90 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.94 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.96 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.99 f
  byte_controller/bit_controller/sub_228/U12/ZN (INVX0)
                                                          0.02       1.02 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.03       1.05 f
  byte_controller/bit_controller/sub_228/U13/ZN (INVX0)
                                                          0.02       1.07 r
  byte_controller/bit_controller/sub_228/U27/QN (NOR2X0)
                                                          0.03       1.10 f
  byte_controller/bit_controller/sub_228/U1/ZN (INVX0)
                                                          0.03       1.13 r
  byte_controller/bit_controller/sub_228/U24/QN (NOR2X0)
                                                          0.04       1.17 f
  byte_controller/bit_controller/sub_228/U23/Q (XOR2X1)
                                                          0.06       1.23 r
  byte_controller/bit_controller/sub_228/SUM[15] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.23 r
  byte_controller/bit_controller/U9/Q (AO222X1)           0.08       1.31 r
  byte_controller/bit_controller/cnt_reg[15]/D (DFFARX1)
                                                          0.00       1.31 r
  data arrival time                                                  1.31

  clock wb_clk_i (rise edge)                              1.70       1.70
  clock network delay (ideal)                             0.25       1.95
  clock uncertainty                                      -0.30       1.65
  byte_controller/bit_controller/cnt_reg[15]/CLK (DFFARX1)
                                                          0.00       1.65 r
  library setup time                                     -0.07       1.58
  data required time                                                 1.58
  --------------------------------------------------------------------------
  data required time                                                 1.58
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


1
