	component w64_d8192 is
		port (
			data      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- datain
			q         : out std_logic_vector(63 downto 0);                    -- dataout
			wraddress : in  std_logic_vector(12 downto 0) := (others => 'X'); -- wraddress
			rdaddress : in  std_logic_vector(12 downto 0) := (others => 'X'); -- rdaddress
			wren      : in  std_logic                     := 'X';             -- wren
			clock     : in  std_logic                     := 'X';             -- clk
			sclr      : in  std_logic                     := 'X'              -- reset
		);
	end component w64_d8192;

