

================================================================
== Synthesis Summary Report of 'sobel_hls'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 22:16:22 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        sobel_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |           |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |+ sobel_hls                                            |     -|  0.66|     9842|  9.842e+04|         -|     9843|     -|        no|  11 (3%)|  2 (~0%)|  1124 (~0%)|  3074 (2%)|    -|
    | + sobel_hls_Pipeline_1                                |     -|  4.83|     2502|  2.502e+04|         -|     2502|     -|        no|        -|        -|    14 (~0%)|   65 (~0%)|    -|
    |  o Loop 1                                             |     -|  7.30|     2500|  2.500e+04|         1|        1|  2500|       yes|        -|        -|           -|          -|    -|
    | + sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     -|  3.05|     2510|  2.510e+04|         -|     2510|     -|        no|        -|        -|   444 (~0%)|  492 (~0%)|    -|
    |  o VITIS_LOOP_32_1_VITIS_LOOP_33_2                    |     -|  7.30|     2508|  2.508e+04|        10|        1|  2500|       yes|        -|        -|           -|          -|    -|
    | + sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |     -|  0.66|     2317|  2.317e+04|         -|     2317|     -|        no|        -|  1 (~0%)|   604 (~0%)|  1847 (1%)|    -|
    |  o VITIS_LOOP_40_3_VITIS_LOOP_41_4                    |     -|  7.30|     2315|  2.315e+04|        13|        1|  2304|       yes|        -|        -|           -|          -|    -|
    | + sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8  |     -|  4.50|     2505|  2.505e+04|         -|     2505|     -|        no|        -|  1 (~0%)|    49 (~0%)|  204 (~0%)|    -|
    |  o VITIS_LOOP_56_7_VITIS_LOOP_57_8                    |     -|  7.30|     2503|  2.503e+04|         5|        1|  2500|       yes|        -|        -|           -|          -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| M_AXIS    | out       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| S_AXIS    | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| S_AXIS   | in        | stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>& |
| M_AXIS   | out       | stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>& |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| S_AXIS   | S_AXIS       | interface |
| M_AXIS   | M_AXIS       | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                                                  | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+-------------------------------------------------------+-----+--------+-------------+-----+-----------+---------+
| + sobel_hls                                           | 2   |        |             |     |           |         |
|  + sobel_hls_Pipeline_1                               | 0   |        |             |     |           |         |
|    empty_13_fu_58_p2                                  |     |        | empty_13    | add | fabric    | 0       |
|  + sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 | 0   |        |             |     |           |         |
|    add_ln32_1_fu_255_p2                               |     |        | add_ln32_1  | add | fabric    | 0       |
|    add_ln32_fu_267_p2                                 |     |        | add_ln32    | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U2                              |     |        | mul_ln32    | mul | auto      | 0       |
|    mul_6ns_8ns_13_1_1_U4                              |     |        | mul_ln33    | mul | auto      | 0       |
|    add_ln33_fu_383_p2                                 |     |        | add_ln33    | add | fabric    | 0       |
|  + sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 | 1   |        |             |     |           |         |
|    add_ln40_fu_937_p2                                 |     |        | add_ln40    | add | fabric    | 0       |
|    add_ln40_2_fu_963_p2                               |     |        | add_ln40_2  | add | fabric    | 0       |
|    add_ln4042_fu_969_p2                               |     |        | add_ln4042  | add | fabric    | 0       |
|    mac_muladd_6ns_6ns_6ns_12_4_1_U46                  | 1   |        | mul_ln51    | mul | dsp_slice | 3       |
|    mul_6ns_8ns_13_1_1_U33                             |     |        | mul_ln40    | mul | auto      | 0       |
|    add_ln45_1_fu_1086_p2                              |     |        | add_ln45_1  | add | fabric    | 0       |
|    add_ln40_1_fu_1092_p2                              |     |        | add_ln40_1  | add | fabric    | 0       |
|    mac_muladd_6ns_6ns_6ns_12_4_1_U46                  | 1   |        | add_ln51    | add | dsp_slice | 3       |
|    add_ln41_fu_997_p2                                 |     |        | add_ln41    | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U34                             |     |        | mul_ln41    | mul | auto      | 0       |
|    add_ln41_1_fu_1120_p2                              |     |        | add_ln41_1  | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U35                             |     |        | mul_ln45    | mul | auto      | 0       |
|    add_ln45_2_fu_1157_p2                              |     |        | add_ln45_2  | add | fabric    | 0       |
|    add_ln45_3_fu_1163_p2                              |     |        | add_ln45_3  | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U36                             |     |        | mul_ln45_1  | mul | auto      | 0       |
|    add_ln45_4_fu_1206_p2                              |     |        | add_ln45_4  | add | fabric    | 0       |
|    add_ln45_5_fu_1225_p2                              |     |        | add_ln45_5  | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U37                             |     |        | mul_ln45_2  | mul | auto      | 0       |
|    add_ln45_6_fu_1267_p2                              |     |        | add_ln45_6  | add | fabric    | 0       |
|    add_ln45_7_fu_1286_p2                              |     |        | add_ln45_7  | add | fabric    | 0       |
|    mul_6ns_8ns_13_1_1_U32                             |     |        | mul_ln42    | mul | auto      | 0       |
|    add_ln45_8_fu_1315_p2                              |     |        | add_ln45_8  | add | fabric    | 0       |
|    add_ln45_9_fu_1321_p2                              |     |        | add_ln45_9  | add | fabric    | 0       |
|    add_ln45_10_fu_1340_p2                             |     |        | add_ln45_10 | add | fabric    | 0       |
|    add_ln45_11_fu_1359_p2                             |     |        | add_ln45_11 | add | fabric    | 0       |
|    tmp2_fu_1523_p2                                    |     |        | tmp2        | sub | fabric    | 0       |
|    sub_ln45_fu_1541_p2                                |     |        | sub_ln45    | sub | fabric    | 0       |
|    tmp_fu_1574_p2                                     |     |        | tmp         | sub | fabric    | 0       |
|    add_ln46_fu_1592_p2                                |     |        | add_ln46    | add | fabric    | 0       |
|    sub_ln46_fu_1602_p2                                |     |        | sub_ln46    | sub | fabric    | 0       |
|    add_ln45_fu_1635_p2                                |     |        | add_ln45    | add | fabric    | 0       |
|    sub_ln49_fu_1681_p2                                |     |        | sub_ln49    | sub | fabric    | 0       |
|    sub_ln49_1_fu_1707_p2                              |     |        | sub_ln49_1  | sub | fabric    | 0       |
|    add_ln49_fu_1725_p2                                |     |        | add_ln49    | add | fabric    | 0       |
|    magnitude_fu_1731_p2                               |     |        | magnitude   | add | fabric    | 0       |
|  + sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8 | 1   |        |             |     |           |         |
|    add_ln56_1_fu_129_p2                               |     |        | add_ln56_1  | add | fabric    | 0       |
|    add_ln56_fu_141_p2                                 |     |        | add_ln56    | add | fabric    | 0       |
|    mac_muladd_6ns_6ns_6ns_12_4_1_U61                  | 1   |        | mul_ln58    | mul | dsp_slice | 3       |
|    mac_muladd_6ns_6ns_6ns_12_4_1_U61                  | 1   |        | add_ln58    | add | dsp_slice | 3       |
|    add_ln57_fu_179_p2                                 |     |        | add_ln57    | add | fabric    | 0       |
+-------------------------------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name        | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|             |              |      |      |      |        |          |      |         | Banks            |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + sobel_hls |              |      | 11   | 0    |        |          |      |         |                  |
|   frame_U   | ram_1p array |      | 1    |      |        | frame    | auto | 1       | 8, 289, 1        |
|   frame_1_U | ram_1p array |      | 1    |      |        | frame_1  | auto | 1       | 8, 289, 1        |
|   frame_2_U | ram_1p array |      | 1    |      |        | frame_2  | auto | 1       | 8, 289, 1        |
|   frame_3_U | ram_1p array |      | 1    |      |        | frame_3  | auto | 1       | 8, 289, 1        |
|   frame_4_U | ram_1p array |      | 1    |      |        | frame_4  | auto | 1       | 8, 289, 1        |
|   frame_5_U | ram_1p array |      | 1    |      |        | frame_5  | auto | 1       | 8, 289, 1        |
|   frame_6_U | ram_1p array |      | 1    |      |        | frame_6  | auto | 1       | 8, 289, 1        |
|   frame_7_U | ram_1p array |      | 1    |      |        | frame_7  | auto | 1       | 8, 289, 1        |
|   frame_8_U | ram_1p array |      | 1    |      |        | frame_8  | auto | 1       | 8, 289, 1        |
|   output_U  | ram_1p array |      | 2    |      |        | output   | auto | 1       | 8, 2500, 1       |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+----------------------------------------------+
| Type      | Options                  | Location                                     |
+-----------+--------------------------+----------------------------------------------+
| interface | ap_ctrl_none port=return | ../myip_v1_0_HLS.cpp:13 in sobel_hls, return |
| interface | axis port=S_AXIS         | ../myip_v1_0_HLS.cpp:14 in sobel_hls, S_AXIS |
| interface | axis port=M_AXIS         | ../myip_v1_0_HLS.cpp:15 in sobel_hls, M_AXIS |
+-----------+--------------------------+----------------------------------------------+


