-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\radarSim4\FreqMeasure1.vhd
-- Created: 2024-03-25 15:11:34
-- 
-- Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: FreqMeasure1
-- Source Path: radarSim4/radar/FreqMeasure1
-- Hierarchy Level: 1
-- Model version: 1.37
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.radar_pkg.ALL;

ENTITY FreqMeasure1 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In1_re                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En8
        In1_im                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En8
        Input                             :   IN    vector_of_std_logic_vector24(0 TO 127);  -- sfix24_En8 [128]
        freq                              :   OUT   std_logic_vector(55 DOWNTO 0)  -- sfix56
        );
END FreqMeasure1;


ARCHITECTURE rtl OF FreqMeasure1 IS

  -- Component Declarations
  COMPONENT Short_Time_FFT1_block
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          x_re                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En8
          x_im                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En8
          w                               :   IN    vector_of_std_logic_vector24(0 TO 127);  -- sfix24_En8 [128]
          X_re1                           :   OUT   vector_of_std_logic_vector31(0 TO 127);  -- sfix31_En8 [128]
          X_im1                           :   OUT   vector_of_std_logic_vector31(0 TO 127)  -- sfix31_En8 [128]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Short_Time_FFT1_block
    USE ENTITY work.Short_Time_FFT1_block(rtl);

  -- Functions
  -- HDLCODER_TO_STDLOGIC 
  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
  BEGIN
    IF arg THEN
      RETURN '1';
    ELSE
      RETURN '0';
    END IF;
  END FUNCTION;


  -- Signals
  SIGNAL fftOut_re                        : vector_of_std_logic_vector31(0 TO 127);  -- ufix31 [128]
  SIGNAL fftOut_im                        : vector_of_std_logic_vector31(0 TO 127);  -- ufix31 [128]
  SIGNAL fftOut_re_signed                 : vector_of_signed31(0 TO 127);  -- sfix31_En8 [128]
  SIGNAL fftOut_im_signed                 : vector_of_signed31(0 TO 127);  -- sfix31_En8 [128]
  SIGNAL Complex_to_Real_Imag_out1        : vector_of_signed31(0 TO 127);  -- sfix31_En8 [128]
  SIGNAL Product_out1                     : vector_of_signed62(0 TO 127);  -- sfix62_En16 [128]
  SIGNAL Product_out1_1                   : vector_of_signed62(0 TO 127);  -- sfix62_En16 [128]
  SIGNAL Complex_to_Real_Imag_out2        : vector_of_signed31(0 TO 127);  -- sfix31_En8 [128]
  SIGNAL Product1_out1                    : vector_of_signed62(0 TO 127);  -- sfix62_En16 [128]
  SIGNAL Product1_out1_1                  : vector_of_signed62(0 TO 127);  -- sfix62_En16 [128]
  SIGNAL Add_add_cast                     : vector_of_signed63(0 TO 127);  -- sfix63_En16 [128]
  SIGNAL Add_add_cast_1                   : vector_of_signed63(0 TO 127);  -- sfix63_En16 [128]
  SIGNAL Add_out1                         : vector_of_signed63(0 TO 127);  -- sfix63_En16 [128]
  SIGNAL in0_0                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_1                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx                        : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_2                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_3                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_1                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_2                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage1_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_3                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage1_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage2_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_4                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_5                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_4                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_6                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_7                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_5                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_6                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max3_is_greater   : std_logic;
  SIGNAL Maximum_stage1_3_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_3_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_7                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max4_is_greater   : std_logic;
  SIGNAL Maximum_stage1_4_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_4_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage2_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage3_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_8                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_9                            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_8                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_10                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_11                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_9                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_10                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max5_is_greater   : std_logic;
  SIGNAL Maximum_stage1_5_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_5_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_11                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max6_is_greater   : std_logic;
  SIGNAL Maximum_stage1_6_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_6_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max3_is_greater   : std_logic;
  SIGNAL Maximum_stage2_3_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_3_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_12                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_13                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_12                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_14                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_15                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_13                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_14                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max7_is_greater   : std_logic;
  SIGNAL Maximum_stage1_7_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_7_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_15                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max8_is_greater   : std_logic;
  SIGNAL Maximum_stage1_8_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_8_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max4_is_greater   : std_logic;
  SIGNAL Maximum_stage2_4_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_4_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage3_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage4_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_16                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_17                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_16                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_18                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_19                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_17                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_18                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max9_is_greater   : std_logic;
  SIGNAL Maximum_stage1_9_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_9_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_19                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max10_is_greater  : std_logic;
  SIGNAL Maximum_stage1_10_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_10_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max5_is_greater   : std_logic;
  SIGNAL Maximum_stage2_5_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_5_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_20                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_21                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_20                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_22                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_23                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_21                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_22                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max11_is_greater  : std_logic;
  SIGNAL Maximum_stage1_11_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_11_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_23                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max12_is_greater  : std_logic;
  SIGNAL Maximum_stage1_12_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_12_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max6_is_greater   : std_logic;
  SIGNAL Maximum_stage2_6_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_6_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max3_is_greater   : std_logic;
  SIGNAL Maximum_stage3_3_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_3_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_24                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_25                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_24                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_26                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_27                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_25                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_26                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max13_is_greater  : std_logic;
  SIGNAL Maximum_stage1_13_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_13_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_27                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max14_is_greater  : std_logic;
  SIGNAL Maximum_stage1_14_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_14_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max7_is_greater   : std_logic;
  SIGNAL Maximum_stage2_7_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_7_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_28                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_29                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_28                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_30                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_31                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_29                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_30                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max15_is_greater  : std_logic;
  SIGNAL Maximum_stage1_15_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_15_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_31                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max16_is_greater  : std_logic;
  SIGNAL Maximum_stage1_16_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_16_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max8_is_greater   : std_logic;
  SIGNAL Maximum_stage2_8_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_8_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max4_is_greater   : std_logic;
  SIGNAL Maximum_stage3_4_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_4_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage4_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage5_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage5_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage5_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_32                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_33                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_32                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_34                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_35                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_33                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_34                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max17_is_greater  : std_logic;
  SIGNAL Maximum_stage1_17_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_17_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_35                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max18_is_greater  : std_logic;
  SIGNAL Maximum_stage1_18_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_18_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max9_is_greater   : std_logic;
  SIGNAL Maximum_stage2_9_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_9_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_36                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_37                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_36                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_38                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_39                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_37                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_38                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max19_is_greater  : std_logic;
  SIGNAL Maximum_stage1_19_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_19_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_39                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max20_is_greater  : std_logic;
  SIGNAL Maximum_stage1_20_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_20_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max10_is_greater  : std_logic;
  SIGNAL Maximum_stage2_10_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_10_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max5_is_greater   : std_logic;
  SIGNAL Maximum_stage3_5_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_5_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_40                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_41                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_40                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_42                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_43                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_41                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_42                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max21_is_greater  : std_logic;
  SIGNAL Maximum_stage1_21_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_21_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_43                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max22_is_greater  : std_logic;
  SIGNAL Maximum_stage1_22_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_22_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max11_is_greater  : std_logic;
  SIGNAL Maximum_stage2_11_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_11_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_44                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_45                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_44                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_46                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_47                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_45                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_46                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max23_is_greater  : std_logic;
  SIGNAL Maximum_stage1_23_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_23_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_47                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max24_is_greater  : std_logic;
  SIGNAL Maximum_stage1_24_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_24_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max12_is_greater  : std_logic;
  SIGNAL Maximum_stage2_12_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_12_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max6_is_greater   : std_logic;
  SIGNAL Maximum_stage3_6_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_6_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max3_is_greater   : std_logic;
  SIGNAL Maximum_stage4_3_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_3_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_48                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_49                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_48                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_50                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_51                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_49                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_50                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max25_is_greater  : std_logic;
  SIGNAL Maximum_stage1_25_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_25_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_51                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max26_is_greater  : std_logic;
  SIGNAL Maximum_stage1_26_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_26_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max13_is_greater  : std_logic;
  SIGNAL Maximum_stage2_13_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_13_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_52                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_53                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_52                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_54                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_55                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_53                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_54                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max27_is_greater  : std_logic;
  SIGNAL Maximum_stage1_27_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_27_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_55                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max28_is_greater  : std_logic;
  SIGNAL Maximum_stage1_28_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_28_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max14_is_greater  : std_logic;
  SIGNAL Maximum_stage2_14_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_14_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max7_is_greater   : std_logic;
  SIGNAL Maximum_stage3_7_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_7_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_56                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_57                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_56                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_58                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_59                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_57                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_58                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max29_is_greater  : std_logic;
  SIGNAL Maximum_stage1_29_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_29_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_59                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max30_is_greater  : std_logic;
  SIGNAL Maximum_stage1_30_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_30_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max15_is_greater  : std_logic;
  SIGNAL Maximum_stage2_15_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_15_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_60                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_61                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_60                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_62                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_63                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_61                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_62                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max31_is_greater  : std_logic;
  SIGNAL Maximum_stage1_31_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_31_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_63                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max32_is_greater  : std_logic;
  SIGNAL Maximum_stage1_32_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_32_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max16_is_greater  : std_logic;
  SIGNAL Maximum_stage2_16_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_16_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max8_is_greater   : std_logic;
  SIGNAL Maximum_stage3_8_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_8_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max4_is_greater   : std_logic;
  SIGNAL Maximum_stage4_4_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_4_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage5_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage5_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage5_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage6_max1_is_greater   : std_logic;
  SIGNAL Maximum_stage6_1_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage6_1_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_64                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_65                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_64                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_66                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_67                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_65                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_66                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max33_is_greater  : std_logic;
  SIGNAL Maximum_stage1_33_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_33_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_67                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max34_is_greater  : std_logic;
  SIGNAL Maximum_stage1_34_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_34_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max17_is_greater  : std_logic;
  SIGNAL Maximum_stage2_17_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_17_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_68                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_69                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_68                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_70                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_71                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_69                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_70                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max35_is_greater  : std_logic;
  SIGNAL Maximum_stage1_35_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_35_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_71                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max36_is_greater  : std_logic;
  SIGNAL Maximum_stage1_36_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_36_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max18_is_greater  : std_logic;
  SIGNAL Maximum_stage2_18_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_18_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max9_is_greater   : std_logic;
  SIGNAL Maximum_stage3_9_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_9_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_72                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_73                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_72                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_74                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_75                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_73                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_74                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max37_is_greater  : std_logic;
  SIGNAL Maximum_stage1_37_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_37_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_75                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max38_is_greater  : std_logic;
  SIGNAL Maximum_stage1_38_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_38_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max19_is_greater  : std_logic;
  SIGNAL Maximum_stage2_19_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_19_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_76                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_77                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_76                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_78                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_79                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_77                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_78                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max39_is_greater  : std_logic;
  SIGNAL Maximum_stage1_39_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_39_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_79                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max40_is_greater  : std_logic;
  SIGNAL Maximum_stage1_40_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_40_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max20_is_greater  : std_logic;
  SIGNAL Maximum_stage2_20_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_20_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max10_is_greater  : std_logic;
  SIGNAL Maximum_stage3_10_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_10_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max5_is_greater   : std_logic;
  SIGNAL Maximum_stage4_5_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_5_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_80                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_81                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_80                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_82                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_83                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_81                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_82                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max41_is_greater  : std_logic;
  SIGNAL Maximum_stage1_41_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_41_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_83                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max42_is_greater  : std_logic;
  SIGNAL Maximum_stage1_42_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_42_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max21_is_greater  : std_logic;
  SIGNAL Maximum_stage2_21_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_21_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_84                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_85                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_84                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_86                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_87                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_85                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_86                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max43_is_greater  : std_logic;
  SIGNAL Maximum_stage1_43_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_43_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_87                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max44_is_greater  : std_logic;
  SIGNAL Maximum_stage1_44_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_44_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max22_is_greater  : std_logic;
  SIGNAL Maximum_stage2_22_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_22_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max11_is_greater  : std_logic;
  SIGNAL Maximum_stage3_11_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_11_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_88                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_89                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_88                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_90                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_91                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_89                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_90                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max45_is_greater  : std_logic;
  SIGNAL Maximum_stage1_45_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_45_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_91                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max46_is_greater  : std_logic;
  SIGNAL Maximum_stage1_46_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_46_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max23_is_greater  : std_logic;
  SIGNAL Maximum_stage2_23_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_23_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_92                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_93                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_92                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_94                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_95                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_93                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_94                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max47_is_greater  : std_logic;
  SIGNAL Maximum_stage1_47_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_47_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_95                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max48_is_greater  : std_logic;
  SIGNAL Maximum_stage1_48_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_48_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max24_is_greater  : std_logic;
  SIGNAL Maximum_stage2_24_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_24_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max12_is_greater  : std_logic;
  SIGNAL Maximum_stage3_12_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_12_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max6_is_greater   : std_logic;
  SIGNAL Maximum_stage4_6_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_6_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage5_max3_is_greater   : std_logic;
  SIGNAL Maximum_stage5_3_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage5_3_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_96                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_97                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_96                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_98                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_99                           : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_97                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_98                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max49_is_greater  : std_logic;
  SIGNAL Maximum_stage1_49_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_49_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_99                     : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max50_is_greater  : std_logic;
  SIGNAL Maximum_stage1_50_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_50_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max25_is_greater  : std_logic;
  SIGNAL Maximum_stage2_25_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_25_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_100                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_101                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_100                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_102                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_103                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_101                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_102                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max51_is_greater  : std_logic;
  SIGNAL Maximum_stage1_51_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_51_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_103                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max52_is_greater  : std_logic;
  SIGNAL Maximum_stage1_52_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_52_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max26_is_greater  : std_logic;
  SIGNAL Maximum_stage2_26_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_26_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max13_is_greater  : std_logic;
  SIGNAL Maximum_stage3_13_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_13_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_104                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_105                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_104                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_106                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_107                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_105                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_106                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max53_is_greater  : std_logic;
  SIGNAL Maximum_stage1_53_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_53_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_107                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max54_is_greater  : std_logic;
  SIGNAL Maximum_stage1_54_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_54_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max27_is_greater  : std_logic;
  SIGNAL Maximum_stage2_27_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_27_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_108                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_109                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_108                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_110                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_111                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_109                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_110                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max55_is_greater  : std_logic;
  SIGNAL Maximum_stage1_55_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_55_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_111                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max56_is_greater  : std_logic;
  SIGNAL Maximum_stage1_56_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_56_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max28_is_greater  : std_logic;
  SIGNAL Maximum_stage2_28_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_28_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max14_is_greater  : std_logic;
  SIGNAL Maximum_stage3_14_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_14_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max7_is_greater   : std_logic;
  SIGNAL Maximum_stage4_7_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_7_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_112                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_113                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_112                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_114                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_115                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_113                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_114                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max57_is_greater  : std_logic;
  SIGNAL Maximum_stage1_57_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_57_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_115                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max58_is_greater  : std_logic;
  SIGNAL Maximum_stage1_58_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_58_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max29_is_greater  : std_logic;
  SIGNAL Maximum_stage2_29_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_29_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_116                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_117                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_116                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_118                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_119                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_117                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_118                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max59_is_greater  : std_logic;
  SIGNAL Maximum_stage1_59_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_59_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_119                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max60_is_greater  : std_logic;
  SIGNAL Maximum_stage1_60_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_60_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max30_is_greater  : std_logic;
  SIGNAL Maximum_stage2_30_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_30_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max15_is_greater  : std_logic;
  SIGNAL Maximum_stage3_15_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_15_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_120                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_121                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_120                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_122                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_123                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_121                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_122                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max61_is_greater  : std_logic;
  SIGNAL Maximum_stage1_61_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_61_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_123                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max62_is_greater  : std_logic;
  SIGNAL Maximum_stage1_62_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_62_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max31_is_greater  : std_logic;
  SIGNAL Maximum_stage2_31_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_31_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_124                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_125                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_124                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL in0_126                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL in0_127                          : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL const_idx_125                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_126                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max63_is_greater  : std_logic;
  SIGNAL Maximum_stage1_63_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_63_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL const_idx_127                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage1_max64_is_greater  : std_logic;
  SIGNAL Maximum_stage1_64_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage1_64_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage2_max32_is_greater  : std_logic;
  SIGNAL Maximum_stage2_32_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage2_32_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage3_max16_is_greater  : std_logic;
  SIGNAL Maximum_stage3_16_val            : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage3_16_idx            : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage4_max8_is_greater   : std_logic;
  SIGNAL Maximum_stage4_8_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage4_8_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage5_max4_is_greater   : std_logic;
  SIGNAL Maximum_stage5_4_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage5_4_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage6_max2_is_greater   : std_logic;
  SIGNAL Maximum_stage6_2_val             : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage6_2_idx             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Maximum_stage7_is_greater        : std_logic;
  SIGNAL Maximum_stage7_val               : signed(62 DOWNTO 0);  -- sfix63_En16
  SIGNAL Maximum_stage7_idx               : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL maxidx                           : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL maxidx_1                         : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant_out1                    : signed(23 DOWNTO 0);  -- sfix24_En8
  SIGNAL Constant_out1_1                  : signed(23 DOWNTO 0);  -- sfix24_En8
  SIGNAL Product2_cast                    : signed(32 DOWNTO 0);  -- sfix33
  SIGNAL Product2_mul_temp                : signed(56 DOWNTO 0);  -- sfix57_En8
  SIGNAL Product2_out1                    : signed(55 DOWNTO 0);  -- sfix56_En8
  SIGNAL Product2_out1_1                  : signed(55 DOWNTO 0);  -- sfix56_En8
  SIGNAL Product2_out1_dtc                : signed(56 DOWNTO 0);  -- sfix57_En8
  SIGNAL Constant1_out1                   : signed(23 DOWNTO 0);  -- sfix24_En8
  SIGNAL freq_tmp                         : signed(55 DOWNTO 0);  -- sfix56

BEGIN
  u_Short_Time_FFT1_block : Short_Time_FFT1_block
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              x_re => In1_re,  -- sfix24_En8
              x_im => In1_im,  -- sfix24_En8
              w => Input,  -- sfix24_En8 [128]
              X_re1 => fftOut_re,  -- sfix31_En8 [128]
              X_im1 => fftOut_im  -- sfix31_En8 [128]
              );

  outputgen1: FOR k IN 0 TO 127 GENERATE
    fftOut_re_signed(k) <= signed(fftOut_re(k));
  END GENERATE;

  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Complex_to_Real_Imag_out1 <= (OTHERS => to_signed(16#00000000#, 31));
      ELSIF enb = '1' THEN
        Complex_to_Real_Imag_out1 <= fftOut_re_signed;
      END IF;
    END IF;
  END PROCESS reduced_process;



  Product_out1_gen: FOR t_0 IN 0 TO 127 GENERATE
    Product_out1(t_0) <= Complex_to_Real_Imag_out1(t_0) * Complex_to_Real_Imag_out1(t_0);
  END GENERATE Product_out1_gen;


  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Product_out1_1 <= (OTHERS => to_signed(0, 62));
      ELSIF enb = '1' THEN
        Product_out1_1 <= Product_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  outputgen: FOR k IN 0 TO 127 GENERATE
    fftOut_im_signed(k) <= signed(fftOut_im(k));
  END GENERATE;

  reduced_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Complex_to_Real_Imag_out2 <= (OTHERS => to_signed(16#00000000#, 31));
      ELSIF enb = '1' THEN
        Complex_to_Real_Imag_out2 <= fftOut_im_signed;
      END IF;
    END IF;
  END PROCESS reduced_1_process;



  Product1_out1_gen: FOR t_01 IN 0 TO 127 GENERATE
    Product1_out1(t_01) <= Complex_to_Real_Imag_out2(t_01) * Complex_to_Real_Imag_out2(t_01);
  END GENERATE Product1_out1_gen;


  PipelineRegister1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Product1_out1_1 <= (OTHERS => to_signed(0, 62));
      ELSIF enb = '1' THEN
        Product1_out1_1 <= Product1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;



  Add_out1_gen: FOR t_02 IN 0 TO 127 GENERATE
    Add_add_cast(t_02) <= resize(Product_out1_1(t_02), 63);
    Add_add_cast_1(t_02) <= resize(Product1_out1_1(t_02), 63);
    Add_out1(t_02) <= Add_add_cast(t_02) + Add_add_cast_1(t_02);
  END GENERATE Add_out1_gen;


  in0_0 <= Add_out1(0);

  in0_1 <= Add_out1(1);

  const_idx <= to_unsigned(1, 32);

  in0_2 <= Add_out1(2);

  in0_3 <= Add_out1(3);

  const_idx_1 <= to_unsigned(3, 32);

  const_idx_2 <= to_unsigned(2, 32);

  ---- Tree max implementation ----
  Maximum_stage1_max1_is_greater <= hdlcoder_to_stdlogic(in0_0 >= in0_1);
  
  Maximum_stage1_1_val <= in0_0 WHEN Maximum_stage1_max1_is_greater = '1' ELSE
      in0_1;
  
  Maximum_stage1_1_idx <= const_idx WHEN Maximum_stage1_max1_is_greater = '1' ELSE
      const_idx_2;

  const_idx_3 <= to_unsigned(4, 32);

  Maximum_stage1_max2_is_greater <= hdlcoder_to_stdlogic(in0_2 >= in0_3);
  
  Maximum_stage1_2_val <= in0_2 WHEN Maximum_stage1_max2_is_greater = '1' ELSE
      in0_3;
  
  Maximum_stage1_2_idx <= const_idx_1 WHEN Maximum_stage1_max2_is_greater = '1' ELSE
      const_idx_3;

  Maximum_stage2_max1_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_1_val >= Maximum_stage1_2_val);
  
  Maximum_stage2_1_val <= Maximum_stage1_1_val WHEN Maximum_stage2_max1_is_greater = '1' ELSE
      Maximum_stage1_2_val;
  
  Maximum_stage2_1_idx <= Maximum_stage1_1_idx WHEN Maximum_stage2_max1_is_greater = '1' ELSE
      Maximum_stage1_2_idx;

  in0_4 <= Add_out1(4);

  in0_5 <= Add_out1(5);

  const_idx_4 <= to_unsigned(5, 32);

  in0_6 <= Add_out1(6);

  in0_7 <= Add_out1(7);

  const_idx_5 <= to_unsigned(7, 32);

  const_idx_6 <= to_unsigned(6, 32);

  Maximum_stage1_max3_is_greater <= hdlcoder_to_stdlogic(in0_4 >= in0_5);
  
  Maximum_stage1_3_val <= in0_4 WHEN Maximum_stage1_max3_is_greater = '1' ELSE
      in0_5;
  
  Maximum_stage1_3_idx <= const_idx_4 WHEN Maximum_stage1_max3_is_greater = '1' ELSE
      const_idx_6;

  const_idx_7 <= to_unsigned(8, 32);

  Maximum_stage1_max4_is_greater <= hdlcoder_to_stdlogic(in0_6 >= in0_7);
  
  Maximum_stage1_4_val <= in0_6 WHEN Maximum_stage1_max4_is_greater = '1' ELSE
      in0_7;
  
  Maximum_stage1_4_idx <= const_idx_5 WHEN Maximum_stage1_max4_is_greater = '1' ELSE
      const_idx_7;

  Maximum_stage2_max2_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_3_val >= Maximum_stage1_4_val);
  
  Maximum_stage2_2_val <= Maximum_stage1_3_val WHEN Maximum_stage2_max2_is_greater = '1' ELSE
      Maximum_stage1_4_val;
  
  Maximum_stage2_2_idx <= Maximum_stage1_3_idx WHEN Maximum_stage2_max2_is_greater = '1' ELSE
      Maximum_stage1_4_idx;

  Maximum_stage3_max1_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_1_val >= Maximum_stage2_2_val);
  
  Maximum_stage3_1_val <= Maximum_stage2_1_val WHEN Maximum_stage3_max1_is_greater = '1' ELSE
      Maximum_stage2_2_val;
  
  Maximum_stage3_1_idx <= Maximum_stage2_1_idx WHEN Maximum_stage3_max1_is_greater = '1' ELSE
      Maximum_stage2_2_idx;

  in0_8 <= Add_out1(8);

  in0_9 <= Add_out1(9);

  const_idx_8 <= to_unsigned(9, 32);

  in0_10 <= Add_out1(10);

  in0_11 <= Add_out1(11);

  const_idx_9 <= to_unsigned(11, 32);

  const_idx_10 <= to_unsigned(10, 32);

  Maximum_stage1_max5_is_greater <= hdlcoder_to_stdlogic(in0_8 >= in0_9);
  
  Maximum_stage1_5_val <= in0_8 WHEN Maximum_stage1_max5_is_greater = '1' ELSE
      in0_9;
  
  Maximum_stage1_5_idx <= const_idx_8 WHEN Maximum_stage1_max5_is_greater = '1' ELSE
      const_idx_10;

  const_idx_11 <= to_unsigned(12, 32);

  Maximum_stage1_max6_is_greater <= hdlcoder_to_stdlogic(in0_10 >= in0_11);
  
  Maximum_stage1_6_val <= in0_10 WHEN Maximum_stage1_max6_is_greater = '1' ELSE
      in0_11;
  
  Maximum_stage1_6_idx <= const_idx_9 WHEN Maximum_stage1_max6_is_greater = '1' ELSE
      const_idx_11;

  Maximum_stage2_max3_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_5_val >= Maximum_stage1_6_val);
  
  Maximum_stage2_3_val <= Maximum_stage1_5_val WHEN Maximum_stage2_max3_is_greater = '1' ELSE
      Maximum_stage1_6_val;
  
  Maximum_stage2_3_idx <= Maximum_stage1_5_idx WHEN Maximum_stage2_max3_is_greater = '1' ELSE
      Maximum_stage1_6_idx;

  in0_12 <= Add_out1(12);

  in0_13 <= Add_out1(13);

  const_idx_12 <= to_unsigned(13, 32);

  in0_14 <= Add_out1(14);

  in0_15 <= Add_out1(15);

  const_idx_13 <= to_unsigned(15, 32);

  const_idx_14 <= to_unsigned(14, 32);

  Maximum_stage1_max7_is_greater <= hdlcoder_to_stdlogic(in0_12 >= in0_13);
  
  Maximum_stage1_7_val <= in0_12 WHEN Maximum_stage1_max7_is_greater = '1' ELSE
      in0_13;
  
  Maximum_stage1_7_idx <= const_idx_12 WHEN Maximum_stage1_max7_is_greater = '1' ELSE
      const_idx_14;

  const_idx_15 <= to_unsigned(16, 32);

  Maximum_stage1_max8_is_greater <= hdlcoder_to_stdlogic(in0_14 >= in0_15);
  
  Maximum_stage1_8_val <= in0_14 WHEN Maximum_stage1_max8_is_greater = '1' ELSE
      in0_15;
  
  Maximum_stage1_8_idx <= const_idx_13 WHEN Maximum_stage1_max8_is_greater = '1' ELSE
      const_idx_15;

  Maximum_stage2_max4_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_7_val >= Maximum_stage1_8_val);
  
  Maximum_stage2_4_val <= Maximum_stage1_7_val WHEN Maximum_stage2_max4_is_greater = '1' ELSE
      Maximum_stage1_8_val;
  
  Maximum_stage2_4_idx <= Maximum_stage1_7_idx WHEN Maximum_stage2_max4_is_greater = '1' ELSE
      Maximum_stage1_8_idx;

  Maximum_stage3_max2_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_3_val >= Maximum_stage2_4_val);
  
  Maximum_stage3_2_val <= Maximum_stage2_3_val WHEN Maximum_stage3_max2_is_greater = '1' ELSE
      Maximum_stage2_4_val;
  
  Maximum_stage3_2_idx <= Maximum_stage2_3_idx WHEN Maximum_stage3_max2_is_greater = '1' ELSE
      Maximum_stage2_4_idx;

  Maximum_stage4_max1_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_1_val >= Maximum_stage3_2_val);
  
  Maximum_stage4_1_val <= Maximum_stage3_1_val WHEN Maximum_stage4_max1_is_greater = '1' ELSE
      Maximum_stage3_2_val;
  
  Maximum_stage4_1_idx <= Maximum_stage3_1_idx WHEN Maximum_stage4_max1_is_greater = '1' ELSE
      Maximum_stage3_2_idx;

  in0_16 <= Add_out1(16);

  in0_17 <= Add_out1(17);

  const_idx_16 <= to_unsigned(17, 32);

  in0_18 <= Add_out1(18);

  in0_19 <= Add_out1(19);

  const_idx_17 <= to_unsigned(19, 32);

  const_idx_18 <= to_unsigned(18, 32);

  Maximum_stage1_max9_is_greater <= hdlcoder_to_stdlogic(in0_16 >= in0_17);
  
  Maximum_stage1_9_val <= in0_16 WHEN Maximum_stage1_max9_is_greater = '1' ELSE
      in0_17;
  
  Maximum_stage1_9_idx <= const_idx_16 WHEN Maximum_stage1_max9_is_greater = '1' ELSE
      const_idx_18;

  const_idx_19 <= to_unsigned(20, 32);

  Maximum_stage1_max10_is_greater <= hdlcoder_to_stdlogic(in0_18 >= in0_19);
  
  Maximum_stage1_10_val <= in0_18 WHEN Maximum_stage1_max10_is_greater = '1' ELSE
      in0_19;
  
  Maximum_stage1_10_idx <= const_idx_17 WHEN Maximum_stage1_max10_is_greater = '1' ELSE
      const_idx_19;

  Maximum_stage2_max5_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_9_val >= Maximum_stage1_10_val);
  
  Maximum_stage2_5_val <= Maximum_stage1_9_val WHEN Maximum_stage2_max5_is_greater = '1' ELSE
      Maximum_stage1_10_val;
  
  Maximum_stage2_5_idx <= Maximum_stage1_9_idx WHEN Maximum_stage2_max5_is_greater = '1' ELSE
      Maximum_stage1_10_idx;

  in0_20 <= Add_out1(20);

  in0_21 <= Add_out1(21);

  const_idx_20 <= to_unsigned(21, 32);

  in0_22 <= Add_out1(22);

  in0_23 <= Add_out1(23);

  const_idx_21 <= to_unsigned(23, 32);

  const_idx_22 <= to_unsigned(22, 32);

  Maximum_stage1_max11_is_greater <= hdlcoder_to_stdlogic(in0_20 >= in0_21);
  
  Maximum_stage1_11_val <= in0_20 WHEN Maximum_stage1_max11_is_greater = '1' ELSE
      in0_21;
  
  Maximum_stage1_11_idx <= const_idx_20 WHEN Maximum_stage1_max11_is_greater = '1' ELSE
      const_idx_22;

  const_idx_23 <= to_unsigned(24, 32);

  Maximum_stage1_max12_is_greater <= hdlcoder_to_stdlogic(in0_22 >= in0_23);
  
  Maximum_stage1_12_val <= in0_22 WHEN Maximum_stage1_max12_is_greater = '1' ELSE
      in0_23;
  
  Maximum_stage1_12_idx <= const_idx_21 WHEN Maximum_stage1_max12_is_greater = '1' ELSE
      const_idx_23;

  Maximum_stage2_max6_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_11_val >= Maximum_stage1_12_val);
  
  Maximum_stage2_6_val <= Maximum_stage1_11_val WHEN Maximum_stage2_max6_is_greater = '1' ELSE
      Maximum_stage1_12_val;
  
  Maximum_stage2_6_idx <= Maximum_stage1_11_idx WHEN Maximum_stage2_max6_is_greater = '1' ELSE
      Maximum_stage1_12_idx;

  Maximum_stage3_max3_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_5_val >= Maximum_stage2_6_val);
  
  Maximum_stage3_3_val <= Maximum_stage2_5_val WHEN Maximum_stage3_max3_is_greater = '1' ELSE
      Maximum_stage2_6_val;
  
  Maximum_stage3_3_idx <= Maximum_stage2_5_idx WHEN Maximum_stage3_max3_is_greater = '1' ELSE
      Maximum_stage2_6_idx;

  in0_24 <= Add_out1(24);

  in0_25 <= Add_out1(25);

  const_idx_24 <= to_unsigned(25, 32);

  in0_26 <= Add_out1(26);

  in0_27 <= Add_out1(27);

  const_idx_25 <= to_unsigned(27, 32);

  const_idx_26 <= to_unsigned(26, 32);

  Maximum_stage1_max13_is_greater <= hdlcoder_to_stdlogic(in0_24 >= in0_25);
  
  Maximum_stage1_13_val <= in0_24 WHEN Maximum_stage1_max13_is_greater = '1' ELSE
      in0_25;
  
  Maximum_stage1_13_idx <= const_idx_24 WHEN Maximum_stage1_max13_is_greater = '1' ELSE
      const_idx_26;

  const_idx_27 <= to_unsigned(28, 32);

  Maximum_stage1_max14_is_greater <= hdlcoder_to_stdlogic(in0_26 >= in0_27);
  
  Maximum_stage1_14_val <= in0_26 WHEN Maximum_stage1_max14_is_greater = '1' ELSE
      in0_27;
  
  Maximum_stage1_14_idx <= const_idx_25 WHEN Maximum_stage1_max14_is_greater = '1' ELSE
      const_idx_27;

  Maximum_stage2_max7_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_13_val >= Maximum_stage1_14_val);
  
  Maximum_stage2_7_val <= Maximum_stage1_13_val WHEN Maximum_stage2_max7_is_greater = '1' ELSE
      Maximum_stage1_14_val;
  
  Maximum_stage2_7_idx <= Maximum_stage1_13_idx WHEN Maximum_stage2_max7_is_greater = '1' ELSE
      Maximum_stage1_14_idx;

  in0_28 <= Add_out1(28);

  in0_29 <= Add_out1(29);

  const_idx_28 <= to_unsigned(29, 32);

  in0_30 <= Add_out1(30);

  in0_31 <= Add_out1(31);

  const_idx_29 <= to_unsigned(31, 32);

  const_idx_30 <= to_unsigned(30, 32);

  Maximum_stage1_max15_is_greater <= hdlcoder_to_stdlogic(in0_28 >= in0_29);
  
  Maximum_stage1_15_val <= in0_28 WHEN Maximum_stage1_max15_is_greater = '1' ELSE
      in0_29;
  
  Maximum_stage1_15_idx <= const_idx_28 WHEN Maximum_stage1_max15_is_greater = '1' ELSE
      const_idx_30;

  const_idx_31 <= to_unsigned(32, 32);

  Maximum_stage1_max16_is_greater <= hdlcoder_to_stdlogic(in0_30 >= in0_31);
  
  Maximum_stage1_16_val <= in0_30 WHEN Maximum_stage1_max16_is_greater = '1' ELSE
      in0_31;
  
  Maximum_stage1_16_idx <= const_idx_29 WHEN Maximum_stage1_max16_is_greater = '1' ELSE
      const_idx_31;

  Maximum_stage2_max8_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_15_val >= Maximum_stage1_16_val);
  
  Maximum_stage2_8_val <= Maximum_stage1_15_val WHEN Maximum_stage2_max8_is_greater = '1' ELSE
      Maximum_stage1_16_val;
  
  Maximum_stage2_8_idx <= Maximum_stage1_15_idx WHEN Maximum_stage2_max8_is_greater = '1' ELSE
      Maximum_stage1_16_idx;

  Maximum_stage3_max4_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_7_val >= Maximum_stage2_8_val);
  
  Maximum_stage3_4_val <= Maximum_stage2_7_val WHEN Maximum_stage3_max4_is_greater = '1' ELSE
      Maximum_stage2_8_val;
  
  Maximum_stage3_4_idx <= Maximum_stage2_7_idx WHEN Maximum_stage3_max4_is_greater = '1' ELSE
      Maximum_stage2_8_idx;

  Maximum_stage4_max2_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_3_val >= Maximum_stage3_4_val);
  
  Maximum_stage4_2_val <= Maximum_stage3_3_val WHEN Maximum_stage4_max2_is_greater = '1' ELSE
      Maximum_stage3_4_val;
  
  Maximum_stage4_2_idx <= Maximum_stage3_3_idx WHEN Maximum_stage4_max2_is_greater = '1' ELSE
      Maximum_stage3_4_idx;

  Maximum_stage5_max1_is_greater <= hdlcoder_to_stdlogic(Maximum_stage4_1_val >= Maximum_stage4_2_val);
  
  Maximum_stage5_1_val <= Maximum_stage4_1_val WHEN Maximum_stage5_max1_is_greater = '1' ELSE
      Maximum_stage4_2_val;
  
  Maximum_stage5_1_idx <= Maximum_stage4_1_idx WHEN Maximum_stage5_max1_is_greater = '1' ELSE
      Maximum_stage4_2_idx;

  in0_32 <= Add_out1(32);

  in0_33 <= Add_out1(33);

  const_idx_32 <= to_unsigned(33, 32);

  in0_34 <= Add_out1(34);

  in0_35 <= Add_out1(35);

  const_idx_33 <= to_unsigned(35, 32);

  const_idx_34 <= to_unsigned(34, 32);

  Maximum_stage1_max17_is_greater <= hdlcoder_to_stdlogic(in0_32 >= in0_33);
  
  Maximum_stage1_17_val <= in0_32 WHEN Maximum_stage1_max17_is_greater = '1' ELSE
      in0_33;
  
  Maximum_stage1_17_idx <= const_idx_32 WHEN Maximum_stage1_max17_is_greater = '1' ELSE
      const_idx_34;

  const_idx_35 <= to_unsigned(36, 32);

  Maximum_stage1_max18_is_greater <= hdlcoder_to_stdlogic(in0_34 >= in0_35);
  
  Maximum_stage1_18_val <= in0_34 WHEN Maximum_stage1_max18_is_greater = '1' ELSE
      in0_35;
  
  Maximum_stage1_18_idx <= const_idx_33 WHEN Maximum_stage1_max18_is_greater = '1' ELSE
      const_idx_35;

  Maximum_stage2_max9_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_17_val >= Maximum_stage1_18_val);
  
  Maximum_stage2_9_val <= Maximum_stage1_17_val WHEN Maximum_stage2_max9_is_greater = '1' ELSE
      Maximum_stage1_18_val;
  
  Maximum_stage2_9_idx <= Maximum_stage1_17_idx WHEN Maximum_stage2_max9_is_greater = '1' ELSE
      Maximum_stage1_18_idx;

  in0_36 <= Add_out1(36);

  in0_37 <= Add_out1(37);

  const_idx_36 <= to_unsigned(37, 32);

  in0_38 <= Add_out1(38);

  in0_39 <= Add_out1(39);

  const_idx_37 <= to_unsigned(39, 32);

  const_idx_38 <= to_unsigned(38, 32);

  Maximum_stage1_max19_is_greater <= hdlcoder_to_stdlogic(in0_36 >= in0_37);
  
  Maximum_stage1_19_val <= in0_36 WHEN Maximum_stage1_max19_is_greater = '1' ELSE
      in0_37;
  
  Maximum_stage1_19_idx <= const_idx_36 WHEN Maximum_stage1_max19_is_greater = '1' ELSE
      const_idx_38;

  const_idx_39 <= to_unsigned(40, 32);

  Maximum_stage1_max20_is_greater <= hdlcoder_to_stdlogic(in0_38 >= in0_39);
  
  Maximum_stage1_20_val <= in0_38 WHEN Maximum_stage1_max20_is_greater = '1' ELSE
      in0_39;
  
  Maximum_stage1_20_idx <= const_idx_37 WHEN Maximum_stage1_max20_is_greater = '1' ELSE
      const_idx_39;

  Maximum_stage2_max10_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_19_val >= Maximum_stage1_20_val);
  
  Maximum_stage2_10_val <= Maximum_stage1_19_val WHEN Maximum_stage2_max10_is_greater = '1' ELSE
      Maximum_stage1_20_val;
  
  Maximum_stage2_10_idx <= Maximum_stage1_19_idx WHEN Maximum_stage2_max10_is_greater = '1' ELSE
      Maximum_stage1_20_idx;

  Maximum_stage3_max5_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_9_val >= Maximum_stage2_10_val);
  
  Maximum_stage3_5_val <= Maximum_stage2_9_val WHEN Maximum_stage3_max5_is_greater = '1' ELSE
      Maximum_stage2_10_val;
  
  Maximum_stage3_5_idx <= Maximum_stage2_9_idx WHEN Maximum_stage3_max5_is_greater = '1' ELSE
      Maximum_stage2_10_idx;

  in0_40 <= Add_out1(40);

  in0_41 <= Add_out1(41);

  const_idx_40 <= to_unsigned(41, 32);

  in0_42 <= Add_out1(42);

  in0_43 <= Add_out1(43);

  const_idx_41 <= to_unsigned(43, 32);

  const_idx_42 <= to_unsigned(42, 32);

  Maximum_stage1_max21_is_greater <= hdlcoder_to_stdlogic(in0_40 >= in0_41);
  
  Maximum_stage1_21_val <= in0_40 WHEN Maximum_stage1_max21_is_greater = '1' ELSE
      in0_41;
  
  Maximum_stage1_21_idx <= const_idx_40 WHEN Maximum_stage1_max21_is_greater = '1' ELSE
      const_idx_42;

  const_idx_43 <= to_unsigned(44, 32);

  Maximum_stage1_max22_is_greater <= hdlcoder_to_stdlogic(in0_42 >= in0_43);
  
  Maximum_stage1_22_val <= in0_42 WHEN Maximum_stage1_max22_is_greater = '1' ELSE
      in0_43;
  
  Maximum_stage1_22_idx <= const_idx_41 WHEN Maximum_stage1_max22_is_greater = '1' ELSE
      const_idx_43;

  Maximum_stage2_max11_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_21_val >= Maximum_stage1_22_val);
  
  Maximum_stage2_11_val <= Maximum_stage1_21_val WHEN Maximum_stage2_max11_is_greater = '1' ELSE
      Maximum_stage1_22_val;
  
  Maximum_stage2_11_idx <= Maximum_stage1_21_idx WHEN Maximum_stage2_max11_is_greater = '1' ELSE
      Maximum_stage1_22_idx;

  in0_44 <= Add_out1(44);

  in0_45 <= Add_out1(45);

  const_idx_44 <= to_unsigned(45, 32);

  in0_46 <= Add_out1(46);

  in0_47 <= Add_out1(47);

  const_idx_45 <= to_unsigned(47, 32);

  const_idx_46 <= to_unsigned(46, 32);

  Maximum_stage1_max23_is_greater <= hdlcoder_to_stdlogic(in0_44 >= in0_45);
  
  Maximum_stage1_23_val <= in0_44 WHEN Maximum_stage1_max23_is_greater = '1' ELSE
      in0_45;
  
  Maximum_stage1_23_idx <= const_idx_44 WHEN Maximum_stage1_max23_is_greater = '1' ELSE
      const_idx_46;

  const_idx_47 <= to_unsigned(48, 32);

  Maximum_stage1_max24_is_greater <= hdlcoder_to_stdlogic(in0_46 >= in0_47);
  
  Maximum_stage1_24_val <= in0_46 WHEN Maximum_stage1_max24_is_greater = '1' ELSE
      in0_47;
  
  Maximum_stage1_24_idx <= const_idx_45 WHEN Maximum_stage1_max24_is_greater = '1' ELSE
      const_idx_47;

  Maximum_stage2_max12_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_23_val >= Maximum_stage1_24_val);
  
  Maximum_stage2_12_val <= Maximum_stage1_23_val WHEN Maximum_stage2_max12_is_greater = '1' ELSE
      Maximum_stage1_24_val;
  
  Maximum_stage2_12_idx <= Maximum_stage1_23_idx WHEN Maximum_stage2_max12_is_greater = '1' ELSE
      Maximum_stage1_24_idx;

  Maximum_stage3_max6_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_11_val >= Maximum_stage2_12_val);
  
  Maximum_stage3_6_val <= Maximum_stage2_11_val WHEN Maximum_stage3_max6_is_greater = '1' ELSE
      Maximum_stage2_12_val;
  
  Maximum_stage3_6_idx <= Maximum_stage2_11_idx WHEN Maximum_stage3_max6_is_greater = '1' ELSE
      Maximum_stage2_12_idx;

  Maximum_stage4_max3_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_5_val >= Maximum_stage3_6_val);
  
  Maximum_stage4_3_val <= Maximum_stage3_5_val WHEN Maximum_stage4_max3_is_greater = '1' ELSE
      Maximum_stage3_6_val;
  
  Maximum_stage4_3_idx <= Maximum_stage3_5_idx WHEN Maximum_stage4_max3_is_greater = '1' ELSE
      Maximum_stage3_6_idx;

  in0_48 <= Add_out1(48);

  in0_49 <= Add_out1(49);

  const_idx_48 <= to_unsigned(49, 32);

  in0_50 <= Add_out1(50);

  in0_51 <= Add_out1(51);

  const_idx_49 <= to_unsigned(51, 32);

  const_idx_50 <= to_unsigned(50, 32);

  Maximum_stage1_max25_is_greater <= hdlcoder_to_stdlogic(in0_48 >= in0_49);
  
  Maximum_stage1_25_val <= in0_48 WHEN Maximum_stage1_max25_is_greater = '1' ELSE
      in0_49;
  
  Maximum_stage1_25_idx <= const_idx_48 WHEN Maximum_stage1_max25_is_greater = '1' ELSE
      const_idx_50;

  const_idx_51 <= to_unsigned(52, 32);

  Maximum_stage1_max26_is_greater <= hdlcoder_to_stdlogic(in0_50 >= in0_51);
  
  Maximum_stage1_26_val <= in0_50 WHEN Maximum_stage1_max26_is_greater = '1' ELSE
      in0_51;
  
  Maximum_stage1_26_idx <= const_idx_49 WHEN Maximum_stage1_max26_is_greater = '1' ELSE
      const_idx_51;

  Maximum_stage2_max13_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_25_val >= Maximum_stage1_26_val);
  
  Maximum_stage2_13_val <= Maximum_stage1_25_val WHEN Maximum_stage2_max13_is_greater = '1' ELSE
      Maximum_stage1_26_val;
  
  Maximum_stage2_13_idx <= Maximum_stage1_25_idx WHEN Maximum_stage2_max13_is_greater = '1' ELSE
      Maximum_stage1_26_idx;

  in0_52 <= Add_out1(52);

  in0_53 <= Add_out1(53);

  const_idx_52 <= to_unsigned(53, 32);

  in0_54 <= Add_out1(54);

  in0_55 <= Add_out1(55);

  const_idx_53 <= to_unsigned(55, 32);

  const_idx_54 <= to_unsigned(54, 32);

  Maximum_stage1_max27_is_greater <= hdlcoder_to_stdlogic(in0_52 >= in0_53);
  
  Maximum_stage1_27_val <= in0_52 WHEN Maximum_stage1_max27_is_greater = '1' ELSE
      in0_53;
  
  Maximum_stage1_27_idx <= const_idx_52 WHEN Maximum_stage1_max27_is_greater = '1' ELSE
      const_idx_54;

  const_idx_55 <= to_unsigned(56, 32);

  Maximum_stage1_max28_is_greater <= hdlcoder_to_stdlogic(in0_54 >= in0_55);
  
  Maximum_stage1_28_val <= in0_54 WHEN Maximum_stage1_max28_is_greater = '1' ELSE
      in0_55;
  
  Maximum_stage1_28_idx <= const_idx_53 WHEN Maximum_stage1_max28_is_greater = '1' ELSE
      const_idx_55;

  Maximum_stage2_max14_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_27_val >= Maximum_stage1_28_val);
  
  Maximum_stage2_14_val <= Maximum_stage1_27_val WHEN Maximum_stage2_max14_is_greater = '1' ELSE
      Maximum_stage1_28_val;
  
  Maximum_stage2_14_idx <= Maximum_stage1_27_idx WHEN Maximum_stage2_max14_is_greater = '1' ELSE
      Maximum_stage1_28_idx;

  Maximum_stage3_max7_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_13_val >= Maximum_stage2_14_val);
  
  Maximum_stage3_7_val <= Maximum_stage2_13_val WHEN Maximum_stage3_max7_is_greater = '1' ELSE
      Maximum_stage2_14_val;
  
  Maximum_stage3_7_idx <= Maximum_stage2_13_idx WHEN Maximum_stage3_max7_is_greater = '1' ELSE
      Maximum_stage2_14_idx;

  in0_56 <= Add_out1(56);

  in0_57 <= Add_out1(57);

  const_idx_56 <= to_unsigned(57, 32);

  in0_58 <= Add_out1(58);

  in0_59 <= Add_out1(59);

  const_idx_57 <= to_unsigned(59, 32);

  const_idx_58 <= to_unsigned(58, 32);

  Maximum_stage1_max29_is_greater <= hdlcoder_to_stdlogic(in0_56 >= in0_57);
  
  Maximum_stage1_29_val <= in0_56 WHEN Maximum_stage1_max29_is_greater = '1' ELSE
      in0_57;
  
  Maximum_stage1_29_idx <= const_idx_56 WHEN Maximum_stage1_max29_is_greater = '1' ELSE
      const_idx_58;

  const_idx_59 <= to_unsigned(60, 32);

  Maximum_stage1_max30_is_greater <= hdlcoder_to_stdlogic(in0_58 >= in0_59);
  
  Maximum_stage1_30_val <= in0_58 WHEN Maximum_stage1_max30_is_greater = '1' ELSE
      in0_59;
  
  Maximum_stage1_30_idx <= const_idx_57 WHEN Maximum_stage1_max30_is_greater = '1' ELSE
      const_idx_59;

  Maximum_stage2_max15_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_29_val >= Maximum_stage1_30_val);
  
  Maximum_stage2_15_val <= Maximum_stage1_29_val WHEN Maximum_stage2_max15_is_greater = '1' ELSE
      Maximum_stage1_30_val;
  
  Maximum_stage2_15_idx <= Maximum_stage1_29_idx WHEN Maximum_stage2_max15_is_greater = '1' ELSE
      Maximum_stage1_30_idx;

  in0_60 <= Add_out1(60);

  in0_61 <= Add_out1(61);

  const_idx_60 <= to_unsigned(61, 32);

  in0_62 <= Add_out1(62);

  in0_63 <= Add_out1(63);

  const_idx_61 <= to_unsigned(63, 32);

  const_idx_62 <= to_unsigned(62, 32);

  Maximum_stage1_max31_is_greater <= hdlcoder_to_stdlogic(in0_60 >= in0_61);
  
  Maximum_stage1_31_val <= in0_60 WHEN Maximum_stage1_max31_is_greater = '1' ELSE
      in0_61;
  
  Maximum_stage1_31_idx <= const_idx_60 WHEN Maximum_stage1_max31_is_greater = '1' ELSE
      const_idx_62;

  const_idx_63 <= to_unsigned(64, 32);

  Maximum_stage1_max32_is_greater <= hdlcoder_to_stdlogic(in0_62 >= in0_63);
  
  Maximum_stage1_32_val <= in0_62 WHEN Maximum_stage1_max32_is_greater = '1' ELSE
      in0_63;
  
  Maximum_stage1_32_idx <= const_idx_61 WHEN Maximum_stage1_max32_is_greater = '1' ELSE
      const_idx_63;

  Maximum_stage2_max16_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_31_val >= Maximum_stage1_32_val);
  
  Maximum_stage2_16_val <= Maximum_stage1_31_val WHEN Maximum_stage2_max16_is_greater = '1' ELSE
      Maximum_stage1_32_val;
  
  Maximum_stage2_16_idx <= Maximum_stage1_31_idx WHEN Maximum_stage2_max16_is_greater = '1' ELSE
      Maximum_stage1_32_idx;

  Maximum_stage3_max8_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_15_val >= Maximum_stage2_16_val);
  
  Maximum_stage3_8_val <= Maximum_stage2_15_val WHEN Maximum_stage3_max8_is_greater = '1' ELSE
      Maximum_stage2_16_val;
  
  Maximum_stage3_8_idx <= Maximum_stage2_15_idx WHEN Maximum_stage3_max8_is_greater = '1' ELSE
      Maximum_stage2_16_idx;

  Maximum_stage4_max4_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_7_val >= Maximum_stage3_8_val);
  
  Maximum_stage4_4_val <= Maximum_stage3_7_val WHEN Maximum_stage4_max4_is_greater = '1' ELSE
      Maximum_stage3_8_val;
  
  Maximum_stage4_4_idx <= Maximum_stage3_7_idx WHEN Maximum_stage4_max4_is_greater = '1' ELSE
      Maximum_stage3_8_idx;

  Maximum_stage5_max2_is_greater <= hdlcoder_to_stdlogic(Maximum_stage4_3_val >= Maximum_stage4_4_val);
  
  Maximum_stage5_2_val <= Maximum_stage4_3_val WHEN Maximum_stage5_max2_is_greater = '1' ELSE
      Maximum_stage4_4_val;
  
  Maximum_stage5_2_idx <= Maximum_stage4_3_idx WHEN Maximum_stage5_max2_is_greater = '1' ELSE
      Maximum_stage4_4_idx;

  Maximum_stage6_max1_is_greater <= hdlcoder_to_stdlogic(Maximum_stage5_1_val >= Maximum_stage5_2_val);
  
  Maximum_stage6_1_val <= Maximum_stage5_1_val WHEN Maximum_stage6_max1_is_greater = '1' ELSE
      Maximum_stage5_2_val;
  
  Maximum_stage6_1_idx <= Maximum_stage5_1_idx WHEN Maximum_stage6_max1_is_greater = '1' ELSE
      Maximum_stage5_2_idx;

  in0_64 <= Add_out1(64);

  in0_65 <= Add_out1(65);

  const_idx_64 <= to_unsigned(65, 32);

  in0_66 <= Add_out1(66);

  in0_67 <= Add_out1(67);

  const_idx_65 <= to_unsigned(67, 32);

  const_idx_66 <= to_unsigned(66, 32);

  Maximum_stage1_max33_is_greater <= hdlcoder_to_stdlogic(in0_64 >= in0_65);
  
  Maximum_stage1_33_val <= in0_64 WHEN Maximum_stage1_max33_is_greater = '1' ELSE
      in0_65;
  
  Maximum_stage1_33_idx <= const_idx_64 WHEN Maximum_stage1_max33_is_greater = '1' ELSE
      const_idx_66;

  const_idx_67 <= to_unsigned(68, 32);

  Maximum_stage1_max34_is_greater <= hdlcoder_to_stdlogic(in0_66 >= in0_67);
  
  Maximum_stage1_34_val <= in0_66 WHEN Maximum_stage1_max34_is_greater = '1' ELSE
      in0_67;
  
  Maximum_stage1_34_idx <= const_idx_65 WHEN Maximum_stage1_max34_is_greater = '1' ELSE
      const_idx_67;

  Maximum_stage2_max17_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_33_val >= Maximum_stage1_34_val);
  
  Maximum_stage2_17_val <= Maximum_stage1_33_val WHEN Maximum_stage2_max17_is_greater = '1' ELSE
      Maximum_stage1_34_val;
  
  Maximum_stage2_17_idx <= Maximum_stage1_33_idx WHEN Maximum_stage2_max17_is_greater = '1' ELSE
      Maximum_stage1_34_idx;

  in0_68 <= Add_out1(68);

  in0_69 <= Add_out1(69);

  const_idx_68 <= to_unsigned(69, 32);

  in0_70 <= Add_out1(70);

  in0_71 <= Add_out1(71);

  const_idx_69 <= to_unsigned(71, 32);

  const_idx_70 <= to_unsigned(70, 32);

  Maximum_stage1_max35_is_greater <= hdlcoder_to_stdlogic(in0_68 >= in0_69);
  
  Maximum_stage1_35_val <= in0_68 WHEN Maximum_stage1_max35_is_greater = '1' ELSE
      in0_69;
  
  Maximum_stage1_35_idx <= const_idx_68 WHEN Maximum_stage1_max35_is_greater = '1' ELSE
      const_idx_70;

  const_idx_71 <= to_unsigned(72, 32);

  Maximum_stage1_max36_is_greater <= hdlcoder_to_stdlogic(in0_70 >= in0_71);
  
  Maximum_stage1_36_val <= in0_70 WHEN Maximum_stage1_max36_is_greater = '1' ELSE
      in0_71;
  
  Maximum_stage1_36_idx <= const_idx_69 WHEN Maximum_stage1_max36_is_greater = '1' ELSE
      const_idx_71;

  Maximum_stage2_max18_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_35_val >= Maximum_stage1_36_val);
  
  Maximum_stage2_18_val <= Maximum_stage1_35_val WHEN Maximum_stage2_max18_is_greater = '1' ELSE
      Maximum_stage1_36_val;
  
  Maximum_stage2_18_idx <= Maximum_stage1_35_idx WHEN Maximum_stage2_max18_is_greater = '1' ELSE
      Maximum_stage1_36_idx;

  Maximum_stage3_max9_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_17_val >= Maximum_stage2_18_val);
  
  Maximum_stage3_9_val <= Maximum_stage2_17_val WHEN Maximum_stage3_max9_is_greater = '1' ELSE
      Maximum_stage2_18_val;
  
  Maximum_stage3_9_idx <= Maximum_stage2_17_idx WHEN Maximum_stage3_max9_is_greater = '1' ELSE
      Maximum_stage2_18_idx;

  in0_72 <= Add_out1(72);

  in0_73 <= Add_out1(73);

  const_idx_72 <= to_unsigned(73, 32);

  in0_74 <= Add_out1(74);

  in0_75 <= Add_out1(75);

  const_idx_73 <= to_unsigned(75, 32);

  const_idx_74 <= to_unsigned(74, 32);

  Maximum_stage1_max37_is_greater <= hdlcoder_to_stdlogic(in0_72 >= in0_73);
  
  Maximum_stage1_37_val <= in0_72 WHEN Maximum_stage1_max37_is_greater = '1' ELSE
      in0_73;
  
  Maximum_stage1_37_idx <= const_idx_72 WHEN Maximum_stage1_max37_is_greater = '1' ELSE
      const_idx_74;

  const_idx_75 <= to_unsigned(76, 32);

  Maximum_stage1_max38_is_greater <= hdlcoder_to_stdlogic(in0_74 >= in0_75);
  
  Maximum_stage1_38_val <= in0_74 WHEN Maximum_stage1_max38_is_greater = '1' ELSE
      in0_75;
  
  Maximum_stage1_38_idx <= const_idx_73 WHEN Maximum_stage1_max38_is_greater = '1' ELSE
      const_idx_75;

  Maximum_stage2_max19_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_37_val >= Maximum_stage1_38_val);
  
  Maximum_stage2_19_val <= Maximum_stage1_37_val WHEN Maximum_stage2_max19_is_greater = '1' ELSE
      Maximum_stage1_38_val;
  
  Maximum_stage2_19_idx <= Maximum_stage1_37_idx WHEN Maximum_stage2_max19_is_greater = '1' ELSE
      Maximum_stage1_38_idx;

  in0_76 <= Add_out1(76);

  in0_77 <= Add_out1(77);

  const_idx_76 <= to_unsigned(77, 32);

  in0_78 <= Add_out1(78);

  in0_79 <= Add_out1(79);

  const_idx_77 <= to_unsigned(79, 32);

  const_idx_78 <= to_unsigned(78, 32);

  Maximum_stage1_max39_is_greater <= hdlcoder_to_stdlogic(in0_76 >= in0_77);
  
  Maximum_stage1_39_val <= in0_76 WHEN Maximum_stage1_max39_is_greater = '1' ELSE
      in0_77;
  
  Maximum_stage1_39_idx <= const_idx_76 WHEN Maximum_stage1_max39_is_greater = '1' ELSE
      const_idx_78;

  const_idx_79 <= to_unsigned(80, 32);

  Maximum_stage1_max40_is_greater <= hdlcoder_to_stdlogic(in0_78 >= in0_79);
  
  Maximum_stage1_40_val <= in0_78 WHEN Maximum_stage1_max40_is_greater = '1' ELSE
      in0_79;
  
  Maximum_stage1_40_idx <= const_idx_77 WHEN Maximum_stage1_max40_is_greater = '1' ELSE
      const_idx_79;

  Maximum_stage2_max20_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_39_val >= Maximum_stage1_40_val);
  
  Maximum_stage2_20_val <= Maximum_stage1_39_val WHEN Maximum_stage2_max20_is_greater = '1' ELSE
      Maximum_stage1_40_val;
  
  Maximum_stage2_20_idx <= Maximum_stage1_39_idx WHEN Maximum_stage2_max20_is_greater = '1' ELSE
      Maximum_stage1_40_idx;

  Maximum_stage3_max10_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_19_val >= Maximum_stage2_20_val);
  
  Maximum_stage3_10_val <= Maximum_stage2_19_val WHEN Maximum_stage3_max10_is_greater = '1' ELSE
      Maximum_stage2_20_val;
  
  Maximum_stage3_10_idx <= Maximum_stage2_19_idx WHEN Maximum_stage3_max10_is_greater = '1' ELSE
      Maximum_stage2_20_idx;

  Maximum_stage4_max5_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_9_val >= Maximum_stage3_10_val);
  
  Maximum_stage4_5_val <= Maximum_stage3_9_val WHEN Maximum_stage4_max5_is_greater = '1' ELSE
      Maximum_stage3_10_val;
  
  Maximum_stage4_5_idx <= Maximum_stage3_9_idx WHEN Maximum_stage4_max5_is_greater = '1' ELSE
      Maximum_stage3_10_idx;

  in0_80 <= Add_out1(80);

  in0_81 <= Add_out1(81);

  const_idx_80 <= to_unsigned(81, 32);

  in0_82 <= Add_out1(82);

  in0_83 <= Add_out1(83);

  const_idx_81 <= to_unsigned(83, 32);

  const_idx_82 <= to_unsigned(82, 32);

  Maximum_stage1_max41_is_greater <= hdlcoder_to_stdlogic(in0_80 >= in0_81);
  
  Maximum_stage1_41_val <= in0_80 WHEN Maximum_stage1_max41_is_greater = '1' ELSE
      in0_81;
  
  Maximum_stage1_41_idx <= const_idx_80 WHEN Maximum_stage1_max41_is_greater = '1' ELSE
      const_idx_82;

  const_idx_83 <= to_unsigned(84, 32);

  Maximum_stage1_max42_is_greater <= hdlcoder_to_stdlogic(in0_82 >= in0_83);
  
  Maximum_stage1_42_val <= in0_82 WHEN Maximum_stage1_max42_is_greater = '1' ELSE
      in0_83;
  
  Maximum_stage1_42_idx <= const_idx_81 WHEN Maximum_stage1_max42_is_greater = '1' ELSE
      const_idx_83;

  Maximum_stage2_max21_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_41_val >= Maximum_stage1_42_val);
  
  Maximum_stage2_21_val <= Maximum_stage1_41_val WHEN Maximum_stage2_max21_is_greater = '1' ELSE
      Maximum_stage1_42_val;
  
  Maximum_stage2_21_idx <= Maximum_stage1_41_idx WHEN Maximum_stage2_max21_is_greater = '1' ELSE
      Maximum_stage1_42_idx;

  in0_84 <= Add_out1(84);

  in0_85 <= Add_out1(85);

  const_idx_84 <= to_unsigned(85, 32);

  in0_86 <= Add_out1(86);

  in0_87 <= Add_out1(87);

  const_idx_85 <= to_unsigned(87, 32);

  const_idx_86 <= to_unsigned(86, 32);

  Maximum_stage1_max43_is_greater <= hdlcoder_to_stdlogic(in0_84 >= in0_85);
  
  Maximum_stage1_43_val <= in0_84 WHEN Maximum_stage1_max43_is_greater = '1' ELSE
      in0_85;
  
  Maximum_stage1_43_idx <= const_idx_84 WHEN Maximum_stage1_max43_is_greater = '1' ELSE
      const_idx_86;

  const_idx_87 <= to_unsigned(88, 32);

  Maximum_stage1_max44_is_greater <= hdlcoder_to_stdlogic(in0_86 >= in0_87);
  
  Maximum_stage1_44_val <= in0_86 WHEN Maximum_stage1_max44_is_greater = '1' ELSE
      in0_87;
  
  Maximum_stage1_44_idx <= const_idx_85 WHEN Maximum_stage1_max44_is_greater = '1' ELSE
      const_idx_87;

  Maximum_stage2_max22_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_43_val >= Maximum_stage1_44_val);
  
  Maximum_stage2_22_val <= Maximum_stage1_43_val WHEN Maximum_stage2_max22_is_greater = '1' ELSE
      Maximum_stage1_44_val;
  
  Maximum_stage2_22_idx <= Maximum_stage1_43_idx WHEN Maximum_stage2_max22_is_greater = '1' ELSE
      Maximum_stage1_44_idx;

  Maximum_stage3_max11_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_21_val >= Maximum_stage2_22_val);
  
  Maximum_stage3_11_val <= Maximum_stage2_21_val WHEN Maximum_stage3_max11_is_greater = '1' ELSE
      Maximum_stage2_22_val;
  
  Maximum_stage3_11_idx <= Maximum_stage2_21_idx WHEN Maximum_stage3_max11_is_greater = '1' ELSE
      Maximum_stage2_22_idx;

  in0_88 <= Add_out1(88);

  in0_89 <= Add_out1(89);

  const_idx_88 <= to_unsigned(89, 32);

  in0_90 <= Add_out1(90);

  in0_91 <= Add_out1(91);

  const_idx_89 <= to_unsigned(91, 32);

  const_idx_90 <= to_unsigned(90, 32);

  Maximum_stage1_max45_is_greater <= hdlcoder_to_stdlogic(in0_88 >= in0_89);
  
  Maximum_stage1_45_val <= in0_88 WHEN Maximum_stage1_max45_is_greater = '1' ELSE
      in0_89;
  
  Maximum_stage1_45_idx <= const_idx_88 WHEN Maximum_stage1_max45_is_greater = '1' ELSE
      const_idx_90;

  const_idx_91 <= to_unsigned(92, 32);

  Maximum_stage1_max46_is_greater <= hdlcoder_to_stdlogic(in0_90 >= in0_91);
  
  Maximum_stage1_46_val <= in0_90 WHEN Maximum_stage1_max46_is_greater = '1' ELSE
      in0_91;
  
  Maximum_stage1_46_idx <= const_idx_89 WHEN Maximum_stage1_max46_is_greater = '1' ELSE
      const_idx_91;

  Maximum_stage2_max23_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_45_val >= Maximum_stage1_46_val);
  
  Maximum_stage2_23_val <= Maximum_stage1_45_val WHEN Maximum_stage2_max23_is_greater = '1' ELSE
      Maximum_stage1_46_val;
  
  Maximum_stage2_23_idx <= Maximum_stage1_45_idx WHEN Maximum_stage2_max23_is_greater = '1' ELSE
      Maximum_stage1_46_idx;

  in0_92 <= Add_out1(92);

  in0_93 <= Add_out1(93);

  const_idx_92 <= to_unsigned(93, 32);

  in0_94 <= Add_out1(94);

  in0_95 <= Add_out1(95);

  const_idx_93 <= to_unsigned(95, 32);

  const_idx_94 <= to_unsigned(94, 32);

  Maximum_stage1_max47_is_greater <= hdlcoder_to_stdlogic(in0_92 >= in0_93);
  
  Maximum_stage1_47_val <= in0_92 WHEN Maximum_stage1_max47_is_greater = '1' ELSE
      in0_93;
  
  Maximum_stage1_47_idx <= const_idx_92 WHEN Maximum_stage1_max47_is_greater = '1' ELSE
      const_idx_94;

  const_idx_95 <= to_unsigned(96, 32);

  Maximum_stage1_max48_is_greater <= hdlcoder_to_stdlogic(in0_94 >= in0_95);
  
  Maximum_stage1_48_val <= in0_94 WHEN Maximum_stage1_max48_is_greater = '1' ELSE
      in0_95;
  
  Maximum_stage1_48_idx <= const_idx_93 WHEN Maximum_stage1_max48_is_greater = '1' ELSE
      const_idx_95;

  Maximum_stage2_max24_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_47_val >= Maximum_stage1_48_val);
  
  Maximum_stage2_24_val <= Maximum_stage1_47_val WHEN Maximum_stage2_max24_is_greater = '1' ELSE
      Maximum_stage1_48_val;
  
  Maximum_stage2_24_idx <= Maximum_stage1_47_idx WHEN Maximum_stage2_max24_is_greater = '1' ELSE
      Maximum_stage1_48_idx;

  Maximum_stage3_max12_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_23_val >= Maximum_stage2_24_val);
  
  Maximum_stage3_12_val <= Maximum_stage2_23_val WHEN Maximum_stage3_max12_is_greater = '1' ELSE
      Maximum_stage2_24_val;
  
  Maximum_stage3_12_idx <= Maximum_stage2_23_idx WHEN Maximum_stage3_max12_is_greater = '1' ELSE
      Maximum_stage2_24_idx;

  Maximum_stage4_max6_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_11_val >= Maximum_stage3_12_val);
  
  Maximum_stage4_6_val <= Maximum_stage3_11_val WHEN Maximum_stage4_max6_is_greater = '1' ELSE
      Maximum_stage3_12_val;
  
  Maximum_stage4_6_idx <= Maximum_stage3_11_idx WHEN Maximum_stage4_max6_is_greater = '1' ELSE
      Maximum_stage3_12_idx;

  Maximum_stage5_max3_is_greater <= hdlcoder_to_stdlogic(Maximum_stage4_5_val >= Maximum_stage4_6_val);
  
  Maximum_stage5_3_val <= Maximum_stage4_5_val WHEN Maximum_stage5_max3_is_greater = '1' ELSE
      Maximum_stage4_6_val;
  
  Maximum_stage5_3_idx <= Maximum_stage4_5_idx WHEN Maximum_stage5_max3_is_greater = '1' ELSE
      Maximum_stage4_6_idx;

  in0_96 <= Add_out1(96);

  in0_97 <= Add_out1(97);

  const_idx_96 <= to_unsigned(97, 32);

  in0_98 <= Add_out1(98);

  in0_99 <= Add_out1(99);

  const_idx_97 <= to_unsigned(99, 32);

  const_idx_98 <= to_unsigned(98, 32);

  Maximum_stage1_max49_is_greater <= hdlcoder_to_stdlogic(in0_96 >= in0_97);
  
  Maximum_stage1_49_val <= in0_96 WHEN Maximum_stage1_max49_is_greater = '1' ELSE
      in0_97;
  
  Maximum_stage1_49_idx <= const_idx_96 WHEN Maximum_stage1_max49_is_greater = '1' ELSE
      const_idx_98;

  const_idx_99 <= to_unsigned(100, 32);

  Maximum_stage1_max50_is_greater <= hdlcoder_to_stdlogic(in0_98 >= in0_99);
  
  Maximum_stage1_50_val <= in0_98 WHEN Maximum_stage1_max50_is_greater = '1' ELSE
      in0_99;
  
  Maximum_stage1_50_idx <= const_idx_97 WHEN Maximum_stage1_max50_is_greater = '1' ELSE
      const_idx_99;

  Maximum_stage2_max25_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_49_val >= Maximum_stage1_50_val);
  
  Maximum_stage2_25_val <= Maximum_stage1_49_val WHEN Maximum_stage2_max25_is_greater = '1' ELSE
      Maximum_stage1_50_val;
  
  Maximum_stage2_25_idx <= Maximum_stage1_49_idx WHEN Maximum_stage2_max25_is_greater = '1' ELSE
      Maximum_stage1_50_idx;

  in0_100 <= Add_out1(100);

  in0_101 <= Add_out1(101);

  const_idx_100 <= to_unsigned(101, 32);

  in0_102 <= Add_out1(102);

  in0_103 <= Add_out1(103);

  const_idx_101 <= to_unsigned(103, 32);

  const_idx_102 <= to_unsigned(102, 32);

  Maximum_stage1_max51_is_greater <= hdlcoder_to_stdlogic(in0_100 >= in0_101);
  
  Maximum_stage1_51_val <= in0_100 WHEN Maximum_stage1_max51_is_greater = '1' ELSE
      in0_101;
  
  Maximum_stage1_51_idx <= const_idx_100 WHEN Maximum_stage1_max51_is_greater = '1' ELSE
      const_idx_102;

  const_idx_103 <= to_unsigned(104, 32);

  Maximum_stage1_max52_is_greater <= hdlcoder_to_stdlogic(in0_102 >= in0_103);
  
  Maximum_stage1_52_val <= in0_102 WHEN Maximum_stage1_max52_is_greater = '1' ELSE
      in0_103;
  
  Maximum_stage1_52_idx <= const_idx_101 WHEN Maximum_stage1_max52_is_greater = '1' ELSE
      const_idx_103;

  Maximum_stage2_max26_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_51_val >= Maximum_stage1_52_val);
  
  Maximum_stage2_26_val <= Maximum_stage1_51_val WHEN Maximum_stage2_max26_is_greater = '1' ELSE
      Maximum_stage1_52_val;
  
  Maximum_stage2_26_idx <= Maximum_stage1_51_idx WHEN Maximum_stage2_max26_is_greater = '1' ELSE
      Maximum_stage1_52_idx;

  Maximum_stage3_max13_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_25_val >= Maximum_stage2_26_val);
  
  Maximum_stage3_13_val <= Maximum_stage2_25_val WHEN Maximum_stage3_max13_is_greater = '1' ELSE
      Maximum_stage2_26_val;
  
  Maximum_stage3_13_idx <= Maximum_stage2_25_idx WHEN Maximum_stage3_max13_is_greater = '1' ELSE
      Maximum_stage2_26_idx;

  in0_104 <= Add_out1(104);

  in0_105 <= Add_out1(105);

  const_idx_104 <= to_unsigned(105, 32);

  in0_106 <= Add_out1(106);

  in0_107 <= Add_out1(107);

  const_idx_105 <= to_unsigned(107, 32);

  const_idx_106 <= to_unsigned(106, 32);

  Maximum_stage1_max53_is_greater <= hdlcoder_to_stdlogic(in0_104 >= in0_105);
  
  Maximum_stage1_53_val <= in0_104 WHEN Maximum_stage1_max53_is_greater = '1' ELSE
      in0_105;
  
  Maximum_stage1_53_idx <= const_idx_104 WHEN Maximum_stage1_max53_is_greater = '1' ELSE
      const_idx_106;

  const_idx_107 <= to_unsigned(108, 32);

  Maximum_stage1_max54_is_greater <= hdlcoder_to_stdlogic(in0_106 >= in0_107);
  
  Maximum_stage1_54_val <= in0_106 WHEN Maximum_stage1_max54_is_greater = '1' ELSE
      in0_107;
  
  Maximum_stage1_54_idx <= const_idx_105 WHEN Maximum_stage1_max54_is_greater = '1' ELSE
      const_idx_107;

  Maximum_stage2_max27_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_53_val >= Maximum_stage1_54_val);
  
  Maximum_stage2_27_val <= Maximum_stage1_53_val WHEN Maximum_stage2_max27_is_greater = '1' ELSE
      Maximum_stage1_54_val;
  
  Maximum_stage2_27_idx <= Maximum_stage1_53_idx WHEN Maximum_stage2_max27_is_greater = '1' ELSE
      Maximum_stage1_54_idx;

  in0_108 <= Add_out1(108);

  in0_109 <= Add_out1(109);

  const_idx_108 <= to_unsigned(109, 32);

  in0_110 <= Add_out1(110);

  in0_111 <= Add_out1(111);

  const_idx_109 <= to_unsigned(111, 32);

  const_idx_110 <= to_unsigned(110, 32);

  Maximum_stage1_max55_is_greater <= hdlcoder_to_stdlogic(in0_108 >= in0_109);
  
  Maximum_stage1_55_val <= in0_108 WHEN Maximum_stage1_max55_is_greater = '1' ELSE
      in0_109;
  
  Maximum_stage1_55_idx <= const_idx_108 WHEN Maximum_stage1_max55_is_greater = '1' ELSE
      const_idx_110;

  const_idx_111 <= to_unsigned(112, 32);

  Maximum_stage1_max56_is_greater <= hdlcoder_to_stdlogic(in0_110 >= in0_111);
  
  Maximum_stage1_56_val <= in0_110 WHEN Maximum_stage1_max56_is_greater = '1' ELSE
      in0_111;
  
  Maximum_stage1_56_idx <= const_idx_109 WHEN Maximum_stage1_max56_is_greater = '1' ELSE
      const_idx_111;

  Maximum_stage2_max28_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_55_val >= Maximum_stage1_56_val);
  
  Maximum_stage2_28_val <= Maximum_stage1_55_val WHEN Maximum_stage2_max28_is_greater = '1' ELSE
      Maximum_stage1_56_val;
  
  Maximum_stage2_28_idx <= Maximum_stage1_55_idx WHEN Maximum_stage2_max28_is_greater = '1' ELSE
      Maximum_stage1_56_idx;

  Maximum_stage3_max14_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_27_val >= Maximum_stage2_28_val);
  
  Maximum_stage3_14_val <= Maximum_stage2_27_val WHEN Maximum_stage3_max14_is_greater = '1' ELSE
      Maximum_stage2_28_val;
  
  Maximum_stage3_14_idx <= Maximum_stage2_27_idx WHEN Maximum_stage3_max14_is_greater = '1' ELSE
      Maximum_stage2_28_idx;

  Maximum_stage4_max7_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_13_val >= Maximum_stage3_14_val);
  
  Maximum_stage4_7_val <= Maximum_stage3_13_val WHEN Maximum_stage4_max7_is_greater = '1' ELSE
      Maximum_stage3_14_val;
  
  Maximum_stage4_7_idx <= Maximum_stage3_13_idx WHEN Maximum_stage4_max7_is_greater = '1' ELSE
      Maximum_stage3_14_idx;

  in0_112 <= Add_out1(112);

  in0_113 <= Add_out1(113);

  const_idx_112 <= to_unsigned(113, 32);

  in0_114 <= Add_out1(114);

  in0_115 <= Add_out1(115);

  const_idx_113 <= to_unsigned(115, 32);

  const_idx_114 <= to_unsigned(114, 32);

  Maximum_stage1_max57_is_greater <= hdlcoder_to_stdlogic(in0_112 >= in0_113);
  
  Maximum_stage1_57_val <= in0_112 WHEN Maximum_stage1_max57_is_greater = '1' ELSE
      in0_113;
  
  Maximum_stage1_57_idx <= const_idx_112 WHEN Maximum_stage1_max57_is_greater = '1' ELSE
      const_idx_114;

  const_idx_115 <= to_unsigned(116, 32);

  Maximum_stage1_max58_is_greater <= hdlcoder_to_stdlogic(in0_114 >= in0_115);
  
  Maximum_stage1_58_val <= in0_114 WHEN Maximum_stage1_max58_is_greater = '1' ELSE
      in0_115;
  
  Maximum_stage1_58_idx <= const_idx_113 WHEN Maximum_stage1_max58_is_greater = '1' ELSE
      const_idx_115;

  Maximum_stage2_max29_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_57_val >= Maximum_stage1_58_val);
  
  Maximum_stage2_29_val <= Maximum_stage1_57_val WHEN Maximum_stage2_max29_is_greater = '1' ELSE
      Maximum_stage1_58_val;
  
  Maximum_stage2_29_idx <= Maximum_stage1_57_idx WHEN Maximum_stage2_max29_is_greater = '1' ELSE
      Maximum_stage1_58_idx;

  in0_116 <= Add_out1(116);

  in0_117 <= Add_out1(117);

  const_idx_116 <= to_unsigned(117, 32);

  in0_118 <= Add_out1(118);

  in0_119 <= Add_out1(119);

  const_idx_117 <= to_unsigned(119, 32);

  const_idx_118 <= to_unsigned(118, 32);

  Maximum_stage1_max59_is_greater <= hdlcoder_to_stdlogic(in0_116 >= in0_117);
  
  Maximum_stage1_59_val <= in0_116 WHEN Maximum_stage1_max59_is_greater = '1' ELSE
      in0_117;
  
  Maximum_stage1_59_idx <= const_idx_116 WHEN Maximum_stage1_max59_is_greater = '1' ELSE
      const_idx_118;

  const_idx_119 <= to_unsigned(120, 32);

  Maximum_stage1_max60_is_greater <= hdlcoder_to_stdlogic(in0_118 >= in0_119);
  
  Maximum_stage1_60_val <= in0_118 WHEN Maximum_stage1_max60_is_greater = '1' ELSE
      in0_119;
  
  Maximum_stage1_60_idx <= const_idx_117 WHEN Maximum_stage1_max60_is_greater = '1' ELSE
      const_idx_119;

  Maximum_stage2_max30_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_59_val >= Maximum_stage1_60_val);
  
  Maximum_stage2_30_val <= Maximum_stage1_59_val WHEN Maximum_stage2_max30_is_greater = '1' ELSE
      Maximum_stage1_60_val;
  
  Maximum_stage2_30_idx <= Maximum_stage1_59_idx WHEN Maximum_stage2_max30_is_greater = '1' ELSE
      Maximum_stage1_60_idx;

  Maximum_stage3_max15_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_29_val >= Maximum_stage2_30_val);
  
  Maximum_stage3_15_val <= Maximum_stage2_29_val WHEN Maximum_stage3_max15_is_greater = '1' ELSE
      Maximum_stage2_30_val;
  
  Maximum_stage3_15_idx <= Maximum_stage2_29_idx WHEN Maximum_stage3_max15_is_greater = '1' ELSE
      Maximum_stage2_30_idx;

  in0_120 <= Add_out1(120);

  in0_121 <= Add_out1(121);

  const_idx_120 <= to_unsigned(121, 32);

  in0_122 <= Add_out1(122);

  in0_123 <= Add_out1(123);

  const_idx_121 <= to_unsigned(123, 32);

  const_idx_122 <= to_unsigned(122, 32);

  Maximum_stage1_max61_is_greater <= hdlcoder_to_stdlogic(in0_120 >= in0_121);
  
  Maximum_stage1_61_val <= in0_120 WHEN Maximum_stage1_max61_is_greater = '1' ELSE
      in0_121;
  
  Maximum_stage1_61_idx <= const_idx_120 WHEN Maximum_stage1_max61_is_greater = '1' ELSE
      const_idx_122;

  const_idx_123 <= to_unsigned(124, 32);

  Maximum_stage1_max62_is_greater <= hdlcoder_to_stdlogic(in0_122 >= in0_123);
  
  Maximum_stage1_62_val <= in0_122 WHEN Maximum_stage1_max62_is_greater = '1' ELSE
      in0_123;
  
  Maximum_stage1_62_idx <= const_idx_121 WHEN Maximum_stage1_max62_is_greater = '1' ELSE
      const_idx_123;

  Maximum_stage2_max31_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_61_val >= Maximum_stage1_62_val);
  
  Maximum_stage2_31_val <= Maximum_stage1_61_val WHEN Maximum_stage2_max31_is_greater = '1' ELSE
      Maximum_stage1_62_val;
  
  Maximum_stage2_31_idx <= Maximum_stage1_61_idx WHEN Maximum_stage2_max31_is_greater = '1' ELSE
      Maximum_stage1_62_idx;

  in0_124 <= Add_out1(124);

  in0_125 <= Add_out1(125);

  const_idx_124 <= to_unsigned(125, 32);

  in0_126 <= Add_out1(126);

  in0_127 <= Add_out1(127);

  const_idx_125 <= to_unsigned(127, 32);

  const_idx_126 <= to_unsigned(126, 32);

  Maximum_stage1_max63_is_greater <= hdlcoder_to_stdlogic(in0_124 >= in0_125);
  
  Maximum_stage1_63_val <= in0_124 WHEN Maximum_stage1_max63_is_greater = '1' ELSE
      in0_125;
  
  Maximum_stage1_63_idx <= const_idx_124 WHEN Maximum_stage1_max63_is_greater = '1' ELSE
      const_idx_126;

  const_idx_127 <= to_unsigned(128, 32);

  Maximum_stage1_max64_is_greater <= hdlcoder_to_stdlogic(in0_126 >= in0_127);
  
  Maximum_stage1_64_val <= in0_126 WHEN Maximum_stage1_max64_is_greater = '1' ELSE
      in0_127;
  
  Maximum_stage1_64_idx <= const_idx_125 WHEN Maximum_stage1_max64_is_greater = '1' ELSE
      const_idx_127;

  Maximum_stage2_max32_is_greater <= hdlcoder_to_stdlogic(Maximum_stage1_63_val >= Maximum_stage1_64_val);
  
  Maximum_stage2_32_val <= Maximum_stage1_63_val WHEN Maximum_stage2_max32_is_greater = '1' ELSE
      Maximum_stage1_64_val;
  
  Maximum_stage2_32_idx <= Maximum_stage1_63_idx WHEN Maximum_stage2_max32_is_greater = '1' ELSE
      Maximum_stage1_64_idx;

  Maximum_stage3_max16_is_greater <= hdlcoder_to_stdlogic(Maximum_stage2_31_val >= Maximum_stage2_32_val);
  
  Maximum_stage3_16_val <= Maximum_stage2_31_val WHEN Maximum_stage3_max16_is_greater = '1' ELSE
      Maximum_stage2_32_val;
  
  Maximum_stage3_16_idx <= Maximum_stage2_31_idx WHEN Maximum_stage3_max16_is_greater = '1' ELSE
      Maximum_stage2_32_idx;

  Maximum_stage4_max8_is_greater <= hdlcoder_to_stdlogic(Maximum_stage3_15_val >= Maximum_stage3_16_val);
  
  Maximum_stage4_8_val <= Maximum_stage3_15_val WHEN Maximum_stage4_max8_is_greater = '1' ELSE
      Maximum_stage3_16_val;
  
  Maximum_stage4_8_idx <= Maximum_stage3_15_idx WHEN Maximum_stage4_max8_is_greater = '1' ELSE
      Maximum_stage3_16_idx;

  Maximum_stage5_max4_is_greater <= hdlcoder_to_stdlogic(Maximum_stage4_7_val >= Maximum_stage4_8_val);
  
  Maximum_stage5_4_val <= Maximum_stage4_7_val WHEN Maximum_stage5_max4_is_greater = '1' ELSE
      Maximum_stage4_8_val;
  
  Maximum_stage5_4_idx <= Maximum_stage4_7_idx WHEN Maximum_stage5_max4_is_greater = '1' ELSE
      Maximum_stage4_8_idx;

  Maximum_stage6_max2_is_greater <= hdlcoder_to_stdlogic(Maximum_stage5_3_val >= Maximum_stage5_4_val);
  
  Maximum_stage6_2_val <= Maximum_stage5_3_val WHEN Maximum_stage6_max2_is_greater = '1' ELSE
      Maximum_stage5_4_val;
  
  Maximum_stage6_2_idx <= Maximum_stage5_3_idx WHEN Maximum_stage6_max2_is_greater = '1' ELSE
      Maximum_stage5_4_idx;

  Maximum_stage7_is_greater <= hdlcoder_to_stdlogic(Maximum_stage6_1_val >= Maximum_stage6_2_val);
  
  Maximum_stage7_val <= Maximum_stage6_1_val WHEN Maximum_stage7_is_greater = '1' ELSE
      Maximum_stage6_2_val;
  
  Maximum_stage7_idx <= Maximum_stage6_1_idx WHEN Maximum_stage7_is_greater = '1' ELSE
      Maximum_stage6_2_idx;

  maxidx <= Maximum_stage7_idx;

  HwModeRegister4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        maxidx_1 <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        maxidx_1 <= maxidx;
      END IF;
    END IF;
  END PROCESS HwModeRegister4_process;


  Constant_out1 <= to_signed(16#01F400#, 24);

  HwModeRegister5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Constant_out1_1 <= to_signed(16#000000#, 24);
      ELSIF enb = '1' THEN
        Constant_out1_1 <= Constant_out1;
      END IF;
    END IF;
  END PROCESS HwModeRegister5_process;


  Product2_cast <= signed(resize(maxidx_1, 33));
  Product2_mul_temp <= Product2_cast * Constant_out1_1;
  Product2_out1 <= Product2_mul_temp(55 DOWNTO 0);

  PipelineRegister2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Product2_out1_1 <= to_signed(0, 56);
      ELSIF enb = '1' THEN
        Product2_out1_1 <= Product2_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister2_process;


  Product2_out1_dtc <= resize(Product2_out1_1, 57);

  Constant1_out1 <= to_signed(16#008000#, 24);

  Divide_output : PROCESS (Constant1_out1, Product2_out1_dtc)
    VARIABLE varargout_1 : signed(56 DOWNTO 0);
    VARIABLE div_temp : signed(56 DOWNTO 0);
  BEGIN
    div_temp := to_signed(0, 57);
    IF Constant1_out1 = to_signed(16#000000#, 24) THEN 
      IF Product2_out1_dtc < to_signed(0, 57) THEN 
        varargout_1 := signed'("100000000000000000000000000000000000000000000000000000000");
      ELSE 
        varargout_1 := signed'("011111111111111111111111111111111111111111111111111111111");
      END IF;
    ELSE 
      div_temp := Product2_out1_dtc / Constant1_out1;
      varargout_1 := div_temp;
    END IF;
    IF (varargout_1(56) = '0') AND (varargout_1(55) /= '0') THEN 
      freq_tmp <= X"7FFFFFFFFFFFFF";
    ELSIF (varargout_1(56) = '1') AND (varargout_1(55) /= '1') THEN 
      freq_tmp <= X"80000000000000";
    ELSE 
      freq_tmp <= varargout_1(55 DOWNTO 0);
    END IF;
  END PROCESS Divide_output;


  freq <= std_logic_vector(freq_tmp);

END rtl;

