Analysis & Synthesis report for base
Sat Nov 02 14:36:40 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div2
 12. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod4
 13. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod3
 14. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div3
 15. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod5
 16. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod0
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Nov 02 14:36:40 2019        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; base                                         ;
; Top-level Entity Name       ; base                                         ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 680                                          ;
; Total pins                  ; 28                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                        ; base               ; base               ;
; Family name                                                  ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; base.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/base.bdf                   ;
; mux7.vhd                         ; yes             ; Auto-Found VHDL File               ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/mux7.vhd                   ;
; dac_b.vhd                        ; yes             ; Auto-Found VHDL File               ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/dac_b.vhd                  ;
; mod8.vhd                         ; yes             ; Auto-Found VHDL File               ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/mod8.vhd                   ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/quartusii 9.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/quartusii 9.0/quartus/libraries/megafunctions/abs_divider.inc       ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/quartusii 9.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/quartusii 9.0/quartus/libraries/megafunctions/aglobal90.inc         ;
; db/lpm_divide_g5m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/lpm_divide_g5m.tdf      ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/sign_div_unsign_ckh.tdf ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/alt_u_div_qve.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/add_sub_mkc.tdf         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/lpm_divide_otl.tdf      ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/sign_div_unsign_hkh.tdf ;
; db/alt_u_div_40f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/alt_u_div_40f.tdf       ;
; db/lpm_divide_f5m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/lpm_divide_f5m.tdf      ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/alt_u_div_ove.tdf       ;
; db/lpm_divide_mtl.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/lpm_divide_mtl.tdf      ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/sign_div_unsign_fkh.tdf ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/pigpigpang/Desktop/Quar/dac_b/base/db/alt_u_div_00f.tdf       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 680   ;
;     -- Combinational with no register       ; 648   ;
;     -- Register only                        ; 29    ;
;     -- Combinational with a register        ; 3     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 139   ;
;     -- 3 input functions                    ; 188   ;
;     -- 2 input functions                    ; 266   ;
;     -- 1 input functions                    ; 58    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 495   ;
;     -- arithmetic mode                      ; 185   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 32    ;
; Total logic cells in carry chains           ; 218   ;
; I/O pins                                    ; 28    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 32    ;
; Total fan-out                               ; 1790  ;
; Average fan-out                             ; 2.53  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |base                                     ; 680 (0)     ; 32           ; 0           ; 28   ; 0            ; 648 (0)      ; 29 (0)            ; 3 (0)            ; 218 (0)         ; 0 (0)      ; |base                                                                                                             ; work         ;
;    |dac_b:inst2|                          ; 577 (129)   ; 0            ; 0           ; 0    ; 0            ; 577 (129)    ; 0 (0)             ; 0 (0)            ; 186 (0)         ; 0 (0)      ; |base|dac_b:inst2                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 56 (0)      ; 0            ; 0           ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_f5m:auto_generated|  ; 56 (0)      ; 0            ; 0           ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div0|lpm_divide_f5m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)      ; 0            ; 0           ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div0|lpm_divide_f5m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|    ; 56 (56)     ; 0            ; 0           ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div0|lpm_divide_f5m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;       |lpm_divide:Div1|                   ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_f5m:auto_generated|  ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div1|lpm_divide_f5m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div1|lpm_divide_f5m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|    ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div1|lpm_divide_f5m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;       |lpm_divide:Div2|                   ; 69 (0)      ; 0            ; 0           ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_g5m:auto_generated|  ; 69 (0)      ; 0            ; 0           ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div2|lpm_divide_g5m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ckh:divider| ; 69 (0)      ; 0            ; 0           ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div2|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider                       ; work         ;
;                |alt_u_div_qve:divider|    ; 69 (69)     ; 0            ; 0           ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div2|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider ; work         ;
;       |lpm_divide:Div3|                   ; 33 (0)      ; 0            ; 0           ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_g5m:auto_generated|  ; 33 (0)      ; 0            ; 0           ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div3|lpm_divide_g5m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ckh:divider| ; 33 (0)      ; 0            ; 0           ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div3|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider                       ; work         ;
;                |alt_u_div_qve:divider|    ; 33 (33)     ; 0            ; 0           ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Div3|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 77 (0)      ; 0            ; 0           ; 0    ; 0            ; 77 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_mtl:auto_generated|  ; 77 (0)      ; 0            ; 0           ; 0    ; 0            ; 77 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod0|lpm_divide_mtl:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 77 (0)      ; 0            ; 0           ; 0    ; 0            ; 77 (0)       ; 0 (0)             ; 0 (0)            ; 30 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod0|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 77 (77)     ; 0            ; 0           ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod0|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_mtl:auto_generated|  ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod1|lpm_divide_mtl:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod1|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 32 (32)     ; 0            ; 0           ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod1|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod3|                   ; 102 (0)     ; 0            ; 0           ; 0    ; 0            ; 102 (0)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 102 (0)     ; 0            ; 0           ; 0    ; 0            ; 102 (0)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod3|lpm_divide_otl:auto_generated                                                   ; work         ;
;             |sign_div_unsign_hkh:divider| ; 102 (0)     ; 0            ; 0           ; 0    ; 0            ; 102 (0)      ; 0 (0)             ; 0 (0)            ; 39 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod3|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider                       ; work         ;
;                |alt_u_div_40f:divider|    ; 102 (102)   ; 0            ; 0           ; 0    ; 0            ; 102 (102)    ; 0 (0)             ; 0 (0)            ; 39 (39)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod3|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider ; work         ;
;       |lpm_divide:Mod4|                   ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated                                                   ; work         ;
;             |sign_div_unsign_hkh:divider| ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 24 (0)          ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider                       ; work         ;
;                |alt_u_div_40f:divider|    ; 60 (60)     ; 0            ; 0           ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 0 (0)            ; 24 (24)         ; 0 (0)      ; |base|dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider ; work         ;
;    |mod8:inst|                            ; 75 (75)     ; 32           ; 0           ; 0    ; 0            ; 43 (43)      ; 29 (29)           ; 3 (3)            ; 32 (32)         ; 0 (0)      ; |base|mod8:inst                                                                                                   ; work         ;
;    |mux7:inst1|                           ; 28 (28)     ; 0            ; 0           ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |base|mux7:inst1                                                                                                  ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; dac_b:inst2|p6[6]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[6]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[6]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[6]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[5]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[5]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[5]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[5]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[4]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[4]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[4]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[4]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[3]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[3]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[3]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[3]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[2]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[2]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[2]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[2]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[1]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[1]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[1]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[1]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p6[0]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p5[0]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p1[0]                                   ; GND                 ; yes                    ;
; dac_b:inst2|p0[0]                                   ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; mod8:inst|iq[0]                        ; 22      ;
; mod8:inst|iq[31]                       ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |base|mux7:inst1|dout[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p7[3]~15 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p1[3]~31 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p6[3]~31 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p0[3]~31 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p5[3]~31 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |base|dac_b:inst2|p2[6]~43 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_g5m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 9              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 9              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_g5m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                            ;
; LPM_WIDTHD             ; 9              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f5m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f5m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 8              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 8              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dac_b:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 8              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 02 14:36:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off base -c base
Info: Found 1 design units, including 1 entities, in source file base.bdf
    Info: Found entity 1: base
Info: Elaborating entity "base" for the top level hierarchy
Warning: Using design file mux7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux7-rtl
    Info: Found entity 1: mux7
Info: Elaborating entity "mux7" for hierarchy "mux7:inst1"
Warning: Using design file dac_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: dac_b-dac
    Info: Found entity 1: dac_b
Info: Elaborating entity "dac_b" for hierarchy "dac_b:inst2"
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p6", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at dac_b.vhd(15): inferring latch(es) for signal or variable "p7", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "p7[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p7[7]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p6[7]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p5[7]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p2[7]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p1[7]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[0]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[1]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[2]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[3]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[4]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[5]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[6]" at dac_b.vhd(15)
Info (10041): Inferred latch for "p0[7]" at dac_b.vhd(15)
Warning: Using design file mod8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mod8-mo8
    Info: Found entity 1: mod8
Info: Elaborating entity "mod8" for hierarchy "mod8:inst"
Warning (10492): VHDL Process Statement warning at mod8.vhd(20): signal "iq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 10 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dac_b:inst2|Mod0"
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Div2"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g5m.tdf
    Info: Found entity 1: lpm_divide_g5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info: Found entity 1: sign_div_unsign_ckh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info: Found entity 1: alt_u_div_qve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Mod4"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Mod4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "9"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info: Found entity 1: lpm_divide_otl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info: Found entity 1: sign_div_unsign_hkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf
    Info: Found entity 1: alt_u_div_40f
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Mod3"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "9"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Div3"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Div0"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_f5m.tdf
    Info: Found entity 1: lpm_divide_f5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info: Found entity 1: alt_u_div_ove
Info: Elaborated megafunction instantiation "dac_b:inst2|lpm_divide:Mod2"
Info: Instantiated megafunction "dac_b:inst2|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info: Found entity 1: lpm_divide_mtl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info: Found entity 1: alt_u_div_00f
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_8_result_int[0]~0"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_7_result_int[0]~0"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Mod4|lpm_divide_otl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider|add_sub_6_result_int[0]~0"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Mod1|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[0]~0"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Mod1|lpm_divide_mtl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[0]~2"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Div3|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Div3|lpm_divide_g5m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "dac_b:inst2|lpm_divide:Div1|lpm_divide_f5m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[0]~10"
Info: Implemented 708 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 19 output pins
    Info: Implemented 680 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Sat Nov 02 14:36:40 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


