// Seed: 4138770006
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output uwire id_10
);
  assign id_10 = id_6;
  wire id_12;
  wire id_13, id_14, id_15;
  wire id_16;
  tri1 id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  wire id_23, id_24, id_25;
  parameter id_26 = 1'b0;
  wire id_27;
  wire id_28;
  assign id_21 = 1;
  assign id_3 = id_6;
  assign module_1.id_14 = 0;
  assign id_25 = id_22;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    inout tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    input uwire id_14
);
  always id_6 = id_4;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_13,
      id_5,
      id_5,
      id_7,
      id_5,
      id_13,
      id_5,
      id_13
  );
endmodule
