
*** Running vivado
    with args -log preprocess_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source preprocess_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source preprocess_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 425.180 ; gain = 125.980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/wulian/kws_hls/kws_hls_1/kws_hls_1/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/wulian/MFCCHLS_V1/PreProcess/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top preprocess_0 -part xc7a200tfbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1014.102 ; gain = 234.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'preprocess_0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/synth/preprocess_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess.v:12]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess.v:263]
INFO: [Synth 8-6157] synthesizing module 'preprocess_signalLf8' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_signalLf8_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:21]
INFO: [Synth 8-3876] $readmem data file './preprocess_signalLf8_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_signalLf8_ram' (1#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_signalLf8' (2#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_signalLf8.v:49]
INFO: [Synth 8-6157] synthesizing module 'preprocess_spectrThq' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6321 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_spectrThq_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6321 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:21]
INFO: [Synth 8-3876] $readmem data file './preprocess_spectrThq_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_spectrThq_ram' (3#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_spectrThq' (4#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrThq.v:49]
INFO: [Synth 8-6157] synthesizing module 'preprocess_spectrUhA' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6272 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_spectrUhA_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6272 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:21]
INFO: [Synth 8-3876] $readmem data file './preprocess_spectrUhA_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_spectrUhA_ram' (5#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_spectrUhA' (6#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_spectrUhA.v:49]
INFO: [Synth 8-6157] synthesizing module 'preprocess_cosineXh4' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_cosineXh4_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:19]
INFO: [Synth 8-3876] $readmem data file './preprocess_cosineXh4_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_cosineXh4_ram' (7#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_cosineXh4' (8#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_cosineXh4.v:40]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fbank_bhl' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 490 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_fbank_bhl_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 490 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:22]
INFO: [Synth 8-3876] $readmem data file './preprocess_fbank_bhl_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:25]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fbank_bhl_ram' (9#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fbank_bhl' (10#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fbank_bhl.v:51]
INFO: [Synth 8-6157] synthesizing module 'preprocess_dct_oubll' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 147 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_dct_oubll_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 147 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:21]
INFO: [Synth 8-3876] $readmem data file './preprocess_dct_oubll_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:24]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dct_oubll_ram' (11#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dct_oubll' (12#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubll.v:49]
INFO: [Synth 8-6157] synthesizing module 'preprocess_dct_oubnm' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 98 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_dct_oubnm_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 98 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:21]
INFO: [Synth 8-3876] $readmem data file './preprocess_dct_oubnm_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dct_oubnm_ram' (13#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:6]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dct_oubnm' (14#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dct_oubnm.v:49]
INFO: [Synth 8-6157] synthesizing module 'mfcc_dct' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state215 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:302]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fadd_3yd2' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fadd_3yd2.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fadd_3_full_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fadd_3_full_dsp_32' (32#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fadd_3yd2' (33#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fadd_3yd2.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fmul_3eOg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fmul_3eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fmul_2_max_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fmul_2_max_dsp_32' (41#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fmul_3eOg' (42#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fmul_3eOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muJfO' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muJfO.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muJfO_DSP48_2' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muJfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muJfO_DSP48_2' (43#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muJfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muJfO' (44#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muJfO.v:13]
INFO: [Synth 8-6157] synthesizing module 'preprocess_am_addKfY' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_am_addKfY.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_am_addKfY_DSP48_3' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_am_addKfY.v:7]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_am_addKfY_DSP48_3' (45#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_am_addKfY.v:7]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_am_addKfY' (46#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_am_addKfY.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7052]
INFO: [Synth 8-6155] done synthesizing module 'mfcc_dct' (47#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_stft' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state30 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state31 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state34 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state35 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state36 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state37 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state50 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:282]
INFO: [Synth 8-6157] synthesizing module 'calc_stft_indices_0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_indices_0.v:46]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 7840 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_stft_indices_0_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_indices_0.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 7840 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_indices_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_indices_0_ram' (48#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_indices_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_indices_0' (49#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_indices_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'calc_stft_frames' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_frames.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 31360 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_stft_frames_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_frames.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 31360 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_frames.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_frames_ram' (50#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_frames.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_frames' (51#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_frames.v:52]
INFO: [Synth 8-6157] synthesizing module 'calc_stft_fft_inpibs' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpibs.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_stft_fft_inpibs_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpibs.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_fft_inpibs_ram' (52#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_fft_inpibs' (53#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpibs.v:46]
INFO: [Synth 8-6157] synthesizing module 'calc_stft_fft_inpjbC' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpjbC.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_stft_fft_inpjbC_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpjbC.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpjbC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_fft_inpjbC_ram' (54#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft_fft_inpjbC' (55#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft_fft_inpjbC.v:48]
INFO: [Synth 8-6157] synthesizing module 'kfft' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:10]
	Parameter ap_ST_fsm_state1 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 75'b000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 75'b000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 75'b000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 75'b000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 75'b000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 75'b000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 75'b000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 75'b000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 75'b000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 75'b000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 75'b000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 75'b000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 75'b000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 75'b000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 75'b000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 75'b000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 75'b000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 75'b000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 75'b000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 75'b000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 75'b000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 75'b000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 75'b000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 75'b000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 75'b000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 75'b000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 75'b000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 75'b000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 75'b000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 75'b000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 75'b000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 75'b000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 75'b000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 75'b000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 75'b000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 75'b000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 75'b000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 75'b000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 75'b000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 75'b000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 75'b000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 75'b000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 75'b000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 75'b000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 75'b000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 75'b000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 75'b000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 75'b000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 75'b000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 75'b000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 75'b000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 75'b000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 75'b000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 75'b000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 75'b000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 75'b000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 75'b000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 75'b000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 75'b000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 75'b000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 75'b000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 75'b001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 75'b010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 75'b100000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:422]
INFO: [Synth 8-6157] synthesizing module 'preprocess_faddfsbkb' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_faddfsbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_faddfsub_3_no_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_no_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_no_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_faddfsub_3_no_dsp_32' (69#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_no_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_faddfsbkb' (70#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_faddfsbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_faddfscud' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_faddfscud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_faddfsub_3_full_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_faddfsub_3_full_dsp_32' (71#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_faddfscud' (72#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_faddfscud.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fsub_3dEe' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fsub_3dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fsub_3_full_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fsub_3_full_dsp_32' (73#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fsub_3dEe' (74#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fsub_3dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mux_43fYi' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_43fYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mux_43fYi' (75#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_43fYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mux_41g8j' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_41g8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mux_41g8j' (76#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_41g8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muhbi' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muhbi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muhbi_DSP48_0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muhbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muhbi_DSP48_0' (77#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muhbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muhbi' (78#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muhbi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2910]
INFO: [Synth 8-6155] done synthesizing module 'kfft' (79#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:10]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mux_41zec' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_41zec.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mux_41zec' (80#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_41zec.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mux_81Aem' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_81Aem.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mux_81Aem' (81#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_81Aem.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_urem_1Bew' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_urem_1Bew_div' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:67]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_urem_1Bew_div_u' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:7]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:51]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_urem_1Bew_div_u' (82#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:7]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_urem_1Bew_div' (83#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:67]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_urem_1Bew' (84#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:127]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mux_20CeG' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_20CeG.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mux_20CeG' (85#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mux_20CeG.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muDeQ' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muDeQ.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'preprocess_mul_muDeQ_DSP48_1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muDeQ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muDeQ_DSP48_1' (86#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muDeQ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_mul_muDeQ' (87#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_mul_muDeQ.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:4062]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln50_2_reg_2189_pp1_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2157]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln50_2_reg_2189_pp1_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2156]
INFO: [Synth 8-6155] done synthesizing module 'calc_stft' (88#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:10]
INFO: [Synth 8-6157] synthesizing module 'mfcc_log' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:10]
	Parameter ap_ST_fsm_state1 bound to: 40'b0000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 40'b0000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 40'b0000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 40'b0000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 40'b0000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 40'b0000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 40'b0000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 40'b0000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 40'b0000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 40'b0000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 40'b0000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 40'b0000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 40'b0000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 40'b0000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 40'b0000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 40'b0000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 40'b0000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 40'b0000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 40'b0000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 40'b0000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 40'b0000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 40'b0000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 40'b0000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 40'b0000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 40'b0000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 40'b0000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 40'b0000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 40'b0000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 40'b0000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 40'b0000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 40'b0000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 40'b0000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 40'b0000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 40'b0000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 40'b0000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 40'b0000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 40'b0001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 40'b0010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 40'b0100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 40'b1000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:139]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fptrunFfa' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fptrunFfa.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fptrunc_0_no_dsp_64' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fptrunc_0_no_dsp_64' (92#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fptrunFfa' (93#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fptrunFfa.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fpext_Gfk' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fpext_Gfk.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fpext_0_no_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fpext_0_no_dsp_32' (94#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fpext_Gfk' (95#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fpext_Gfk.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_dcmp_6Hfu' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dcmp_6Hfu.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_dcmp_0_no_dsp_64' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_dcmp_0_no_dsp_64' (98#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dcmp_6Hfu' (99#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dcmp_6Hfu.v:8]
INFO: [Synth 8-6157] synthesizing module 'preprocess_dlog_6IfE' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dlog_6IfE.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_dlog_29_full_dsp_64' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dlog_29_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 1 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dlog_29_full_dsp_64.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_dlog_29_full_dsp_64' (129#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_dlog_29_full_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_dlog_6IfE' (130#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dlog_6IfE.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:672]
INFO: [Synth 8-6155] done synthesizing module 'mfcc_log' (131#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:10]
INFO: [Synth 8-6157] synthesizing module 'fbank' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:182]
INFO: [Synth 8-6157] synthesizing module 'fbank_weights' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_weights.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 513 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fbank_weights_rom' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_weights.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 513 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fbank_weights_rom.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_weights.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fbank_weights_rom' (132#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_weights.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fbank_weights' (133#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_weights.v:39]
INFO: [Synth 8-6157] synthesizing module 'fbank_band_mapper' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_band_mapper.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 513 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fbank_band_mapper_rom' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_band_mapper.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 513 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fbank_band_mapper_rom.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_band_mapper.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fbank_band_mapper_rom' (134#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_band_mapper.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fbank_band_mapper' (135#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank_band_mapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'preprocess_fsqrt_Ee0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fsqrt_Ee0.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'preprocess_ap_fsqrt_10_no_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsqrt_10_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsqrt_10_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'preprocess_ap_fsqrt_10_no_dsp_32' (140#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/ip/preprocess_ap_fsqrt_10_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_fsqrt_Ee0' (141#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fsqrt_Ee0.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'fbank' (142#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (143#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (144#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (145#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (145#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (145#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (146#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (146#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (146#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (146#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess.v:3377]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (147#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess.v:12]
INFO: [Synth 8-6155] done synthesizing module 'preprocess_0' (148#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/synth/preprocess_0.v:58]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[15]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[14]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[13]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[12]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[11]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[10]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[9]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[8]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[7]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[6]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[5]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[4]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[3]
WARNING: [Synth 8-3331] design preprocess_mux_41g8j has unconnected port din4[2]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized57 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized101 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized101 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized1 has unconnected port EXP_INC_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized271 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized271 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized271 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized269 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized269 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized269 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized4 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized267 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized267 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1571.996 ; gain = 792.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 1571.996 ; gain = 792.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 1571.996 ; gain = 792.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/constraints/preprocess_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/constraints/preprocess_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/wulian/KWS-SOC/KWS-SOC.runs/preprocess_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/wulian/KWS-SOC/KWS-SOC.runs/preprocess_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1697.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  FDE => FDRE: 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1723.535 ; gain = 25.941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:04:37 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:04:37 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/wulian/KWS-SOC/KWS-SOC.runs/preprocess_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:04:40 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter1_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7274]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter2_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7275]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter3_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7276]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter4_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7277]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter5_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7278]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter6_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7279]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter7_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7280]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter8_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7281]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter9_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7282]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter10_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7283]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter11_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7284]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter12_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7285]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter13_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7286]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter14_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7287]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter15_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7288]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter16_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7289]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter17_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7290]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter18_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7291]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter19_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7292]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter20_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7293]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter21_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7294]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter22_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7295]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter23_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7296]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter24_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7297]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter25_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7298]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter26_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7299]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter27_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7300]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter28_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7301]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter29_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7302]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter30_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7303]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter31_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7304]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter32_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7305]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter33_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7306]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter34_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7307]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter35_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7308]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter36_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7309]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter37_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7310]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter38_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7311]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter39_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7312]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter40_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7313]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter41_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7314]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2694_pp0_iter42_reg_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7236]
INFO: [Synth 8-4471] merging register 'add_ln158_41_reg_2699_reg[0:0]' into 'tmp_40_reg_2694_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6310]
INFO: [Synth 8-4471] merging register 'add_ln158_1_reg_2776_reg[2:0]' into 'add_ln158_reg_2751_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7046]
INFO: [Synth 8-4471] merging register 'add_ln158_9_reg_2951_reg[2:0]' into 'add_ln158_reg_2751_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7034]
INFO: [Synth 8-4471] merging register 'add_ln158_10_reg_2956_reg[2:0]' into 'add_ln158_2_reg_2781_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:7040]
INFO: [Synth 8-4471] merging register 'add_ln158_11_reg_2961_reg[2:0]' into 'add_ln158_3_reg_2786_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6908]
INFO: [Synth 8-4471] merging register 'add_ln158_12_reg_2966_reg[2:0]' into 'add_ln158_4_reg_2791_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6914]
INFO: [Synth 8-4471] merging register 'add_ln158_13_reg_2971_reg[2:0]' into 'add_ln158_5_reg_2796_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6920]
INFO: [Synth 8-4471] merging register 'add_ln158_14_reg_2976_reg[2:0]' into 'add_ln158_6_reg_2801_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6926]
INFO: [Synth 8-4471] merging register 'add_ln158_15_reg_2981_reg[2:0]' into 'add_ln158_7_reg_2806_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6932]
INFO: [Synth 8-4471] merging register 'add_ln158_16_reg_2986_reg[2:0]' into 'add_ln158_8_reg_2811_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6938]
INFO: [Synth 8-4471] merging register 'add_ln158_17_reg_3151_reg[2:0]' into 'add_ln158_reg_2751_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6944]
INFO: [Synth 8-4471] merging register 'add_ln158_18_reg_3156_reg[2:0]' into 'add_ln158_2_reg_2781_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6950]
INFO: [Synth 8-4471] merging register 'add_ln158_19_reg_3161_reg[2:0]' into 'add_ln158_3_reg_2786_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6956]
INFO: [Synth 8-4471] merging register 'add_ln158_20_reg_3166_reg[2:0]' into 'add_ln158_4_reg_2791_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6962]
INFO: [Synth 8-4471] merging register 'add_ln158_21_reg_3171_reg[2:0]' into 'add_ln158_5_reg_2796_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6974]
INFO: [Synth 8-4471] merging register 'add_ln158_22_reg_3176_reg[2:0]' into 'add_ln158_6_reg_2801_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6980]
INFO: [Synth 8-4471] merging register 'add_ln158_23_reg_3181_reg[2:0]' into 'add_ln158_7_reg_2806_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6986]
INFO: [Synth 8-4471] merging register 'add_ln158_24_reg_3186_reg[2:0]' into 'add_ln158_8_reg_2811_reg[2:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:6992]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln158_41_reg_2699_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3481]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2941_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3451]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_2931_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3450]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_reg_2921_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3449]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_2911_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3448]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_45_reg_2901_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3447]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_2891_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3446]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_2881_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3445]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_2871_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3444]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_65_reg_3381_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4942]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_3371_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4941]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_3361_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4940]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_62_reg_3351_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4939]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_3341_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4938]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_3331_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4937]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_59_reg_3321_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4936]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_reg_3311_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4935]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_3141_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3472]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_3131_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3471]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_3121_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3470]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_3111_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3469]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_3101_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3468]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_3091_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3467]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_3081_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3466]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_3071_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:3465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_3753_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4969]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_3743_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4968]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_3733_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4967]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_3723_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4966]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_77_reg_3713_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4965]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_3703_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4964]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_reg_3693_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4963]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_3683_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4962]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_3593_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4955]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_3583_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4954]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_3573_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4953]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_3563_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4952]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_3553_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4951]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_3543_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4950]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_67_reg_3533_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4949]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_reg_3523_reg' and it is trimmed from '8' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_dct.v:4948]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'fi_1_addr_1_reg_2400_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1121]
INFO: [Synth 8-4471] merging register 'fi_2_addr_2_reg_2406_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1122]
INFO: [Synth 8-4471] merging register 'fi_3_addr_1_reg_2412_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1123]
INFO: [Synth 8-4471] merging register 'fr_0_addr_2_reg_2350_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1124]
INFO: [Synth 8-4471] merging register 'fr_1_addr_2_reg_2356_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1125]
INFO: [Synth 8-4471] merging register 'fr_2_addr_2_reg_2362_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1126]
INFO: [Synth 8-4471] merging register 'fr_3_addr_2_reg_2368_reg[7:0]' into 'fi_0_addr_2_reg_2394_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1127]
INFO: [Synth 8-4471] merging register 'fi_2_addr_1_reg_2184_reg[7:0]' into 'fi_0_addr_1_reg_2178_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1147]
INFO: [Synth 8-4471] merging register 'fi_3_addr_3_reg_2214_reg[7:0]' into 'fi_1_addr_3_reg_2208_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1148]
INFO: [Synth 8-4471] merging register 'fr_0_addr_1_reg_2160_reg[7:0]' into 'fi_0_addr_1_reg_2178_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1149]
INFO: [Synth 8-4471] merging register 'fr_1_addr_1_reg_2190_reg[7:0]' into 'fi_1_addr_3_reg_2208_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1150]
INFO: [Synth 8-4471] merging register 'fr_2_addr_1_reg_2166_reg[7:0]' into 'fi_0_addr_1_reg_2178_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1151]
INFO: [Synth 8-4471] merging register 'fr_3_addr_1_reg_2196_reg[7:0]' into 'fi_1_addr_3_reg_2208_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1152]
INFO: [Synth 8-4471] merging register 'fi_1_addr_2_reg_2510_reg[7:0]' into 'fi_0_addr_3_reg_2504_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1161]
INFO: [Synth 8-4471] merging register 'fi_2_addr_3_reg_2516_reg[7:0]' into 'fi_0_addr_3_reg_2504_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1162]
INFO: [Synth 8-4471] merging register 'fi_3_addr_2_reg_2522_reg[7:0]' into 'fi_0_addr_3_reg_2504_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1163]
INFO: [Synth 8-4471] merging register 'fr_1_addr_3_reg_2480_reg[7:0]' into 'fr_0_addr_3_reg_2474_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1170]
INFO: [Synth 8-4471] merging register 'fr_2_addr_3_reg_2486_reg[7:0]' into 'fr_0_addr_3_reg_2474_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1171]
INFO: [Synth 8-4471] merging register 'fr_3_addr_3_reg_2492_reg[7:0]' into 'fr_0_addr_3_reg_2474_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1172]
INFO: [Synth 8-4471] merging register 'pi_1_addr_1_reg_2137_reg[7:0]' into 'pi_0_addr_reg_2132_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1204]
INFO: [Synth 8-4471] merging register 'pi_2_addr_reg_2142_reg[7:0]' into 'pi_0_addr_reg_2132_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1205]
INFO: [Synth 8-4471] merging register 'pi_3_addr_reg_2147_reg[7:0]' into 'pi_0_addr_reg_2132_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1206]
INFO: [Synth 8-4471] merging register 'trunc_ln81_reg_2283_reg[0:0]' into 'sext_ln78_2_reg_2273_reg[0:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:2650]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln87_1_reg_2466_reg' and it is trimmed from '30' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1173]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln_reg_2418_reg' and it is trimmed from '15' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1129]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln2_reg_2098_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1094]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_urem_1Bew.v:50]
INFO: [Synth 8-4471] merging register 'frames_temp_1_addr_reg_2460_reg[7:0]' into 'frames_temp_0_addr_reg_2455_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2232]
INFO: [Synth 8-4471] merging register 'frames_temp_2_addr_reg_2465_reg[7:0]' into 'frames_temp_0_addr_reg_2455_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2233]
INFO: [Synth 8-4471] merging register 'frames_temp_3_addr_reg_2470_reg[7:0]' into 'frames_temp_0_addr_reg_2455_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2234]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln97_reg_2427_reg' and it is trimmed from '14' to '13' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2166]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln75_reg_2432_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2165]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln50_2_reg_2189_reg' and it is trimmed from '16' to '15' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2150]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_2298_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/calc_stft.v:2174]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'fbank_out_1_addr_reg_373_reg[8:0]' into 'fbank_out_0_addr_reg_367_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:307]
INFO: [Synth 8-4471] merging register 'fbank_out_2_addr_reg_379_reg[8:0]' into 'fbank_out_0_addr_reg_367_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:308]
INFO: [Synth 8-4471] merging register 'fbank_out_3_addr_reg_385_reg[8:0]' into 'fbank_out_0_addr_reg_367_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln131_reg_349_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/mfcc_log.v:300]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_1_addr_1_reg_1040_reg[8:0]' into 'output_0_addr_1_reg_1034_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:597]
INFO: [Synth 8-4471] merging register 'output_2_addr_1_reg_1046_reg[8:0]' into 'output_0_addr_1_reg_1034_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:598]
INFO: [Synth 8-4471] merging register 'output_3_addr_1_reg_1052_reg[8:0]' into 'output_0_addr_1_reg_1034_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:599]
INFO: [Synth 8-4471] merging register 'output_1_addr_2_reg_1095_reg[8:0]' into 'output_0_addr_2_reg_1089_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:606]
INFO: [Synth 8-4471] merging register 'output_2_addr_2_reg_1101_reg[8:0]' into 'output_0_addr_2_reg_1089_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:607]
INFO: [Synth 8-4471] merging register 'output_3_addr_2_reg_1107_reg[8:0]' into 'output_0_addr_2_reg_1089_reg[8:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:608]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln111_reg_1084_reg' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:556]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln104_reg_957_reg' and it is trimmed from '14' to '13' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln108_reg_962_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/fbank.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln75_reg_1272_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess.v:1762]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "calc_stft_frames_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:34 ; elapsed = 00:05:11 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'preprocess_fadd_3yd2:/preprocess_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_fadd_3yd2:/preprocess_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'preprocess_fadd_3yd2:/preprocess_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_fadd_3yd2:/preprocess_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'preprocess_fmul_3eOg:/preprocess_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_fmul_3eOg:/preprocess_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'preprocess_fmul_3eOg:/preprocess_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_fmul_3eOg:/preprocess_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_faddfsbkb_U1/preprocess_ap_faddfsub_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'preprocess_faddfscud:/preprocess_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_faddfscud:/preprocess_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'preprocess_faddfscud:/preprocess_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'preprocess_faddfscud:/preprocess_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_fsub_3dEe_U4/preprocess_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_fsub_3dEe_U4/preprocess_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_fsub_3dEe_U4/preprocess_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_calc_stft_fu_894/grp_kfft_fu_1282/preprocess_fsub_3dEe_U4/preprocess_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fptrunFfa_U109/preprocess_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_fpext_Gfk_U110/preprocess_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dcmp_6Hfu_U111/preprocess_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/grp_mfcc_log_fu_962/preprocess_dlog_6IfE_U112/preprocess_ap_dlog_29_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fbank_fu_974/preprocess_fsqrt_Ee0_U95/preprocess_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mfcc_dct__GB0    |           1|     32975|
|2     |mfcc_dct__GB1    |           1|      9414|
|3     |mfcc_dct__GB2    |           1|     10213|
|4     |mfcc_dct__GB3    |           1|     13407|
|5     |preprocess__GCB0 |           1|     23675|
|6     |preprocess__GCB1 |           1|     18281|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_mfcc_dct_fu_834i_15_3/\preprocess_fmul_3eOg_U137/ce_r_reg )
DSP Report: Generating DSP tmp_46_reg_2911_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_46_reg_2911_reg is absorbed into DSP tmp_46_reg_2911_reg.
DSP Report: operator preprocess_mul_muJfO_U142/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_46_reg_2911_reg.
DSP Report: Generating DSP tmp_66_reg_3523_reg, operation Mode is: (((D:0x298)+A)*(B:0xccd))'.
DSP Report: register tmp_66_reg_3523_reg is absorbed into DSP tmp_66_reg_3523_reg.
DSP Report: operator preprocess_am_addKfY_U162/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_66_reg_3523_reg.
DSP Report: operator preprocess_am_addKfY_U162/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_66_reg_3523_reg.
DSP Report: Generating DSP tmp_47_reg_2921_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_47_reg_2921_reg is absorbed into DSP tmp_47_reg_2921_reg.
DSP Report: operator preprocess_mul_muJfO_U143/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_47_reg_2921_reg.
DSP Report: Generating DSP tmp_67_reg_3533_reg, operation Mode is: (((D:0x299)+A)*(B:0xccd))'.
DSP Report: register tmp_67_reg_3533_reg is absorbed into DSP tmp_67_reg_3533_reg.
DSP Report: operator preprocess_am_addKfY_U163/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_67_reg_3533_reg.
DSP Report: operator preprocess_am_addKfY_U163/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_67_reg_3533_reg.
DSP Report: Generating DSP tmp_54_reg_3111_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_54_reg_3111_reg is absorbed into DSP tmp_54_reg_3111_reg.
DSP Report: operator preprocess_mul_muJfO_U150/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_54_reg_3111_reg.
DSP Report: Generating DSP tmp_74_reg_3683_reg, operation Mode is: (((D:0x2a0)+A)*(B:0xccd))'.
DSP Report: register tmp_74_reg_3683_reg is absorbed into DSP tmp_74_reg_3683_reg.
DSP Report: operator preprocess_am_addKfY_U170/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_74_reg_3683_reg.
DSP Report: operator preprocess_am_addKfY_U170/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_74_reg_3683_reg.
DSP Report: Generating DSP tmp_55_reg_3121_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_55_reg_3121_reg is absorbed into DSP tmp_55_reg_3121_reg.
DSP Report: operator preprocess_mul_muJfO_U151/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_55_reg_3121_reg.
DSP Report: Generating DSP tmp_75_reg_3693_reg, operation Mode is: (((D:0x2a1)+A)*(B:0xccd))'.
DSP Report: register tmp_75_reg_3693_reg is absorbed into DSP tmp_75_reg_3693_reg.
DSP Report: operator preprocess_am_addKfY_U171/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_75_reg_3693_reg.
DSP Report: operator preprocess_am_addKfY_U171/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_75_reg_3693_reg.
DSP Report: Generating DSP tmp_56_reg_3131_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_56_reg_3131_reg is absorbed into DSP tmp_56_reg_3131_reg.
DSP Report: operator preprocess_mul_muJfO_U152/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_56_reg_3131_reg.
DSP Report: Generating DSP tmp_76_reg_3703_reg, operation Mode is: (((D:0x2a2)+A)*(B:0xccd))'.
DSP Report: register tmp_76_reg_3703_reg is absorbed into DSP tmp_76_reg_3703_reg.
DSP Report: operator preprocess_am_addKfY_U172/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_76_reg_3703_reg.
DSP Report: operator preprocess_am_addKfY_U172/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_76_reg_3703_reg.
DSP Report: Generating DSP tmp_57_reg_3141_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_57_reg_3141_reg is absorbed into DSP tmp_57_reg_3141_reg.
DSP Report: operator preprocess_mul_muJfO_U153/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_57_reg_3141_reg.
DSP Report: Generating DSP tmp_77_reg_3713_reg, operation Mode is: (((D:0x2a3)+A)*(B:0xccd))'.
DSP Report: register tmp_77_reg_3713_reg is absorbed into DSP tmp_77_reg_3713_reg.
DSP Report: operator preprocess_am_addKfY_U173/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_77_reg_3713_reg.
DSP Report: operator preprocess_am_addKfY_U173/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_77_reg_3713_reg.
DSP Report: Generating DSP tmp_58_reg_3311_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_58_reg_3311_reg is absorbed into DSP tmp_58_reg_3311_reg.
DSP Report: operator preprocess_mul_muJfO_U154/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_58_reg_3311_reg.
DSP Report: Generating DSP tmp_78_reg_3723_reg, operation Mode is: (((D:0x2a4)+A)*(B:0xccd))'.
DSP Report: register tmp_78_reg_3723_reg is absorbed into DSP tmp_78_reg_3723_reg.
DSP Report: operator preprocess_am_addKfY_U174/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_78_reg_3723_reg.
DSP Report: operator preprocess_am_addKfY_U174/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_78_reg_3723_reg.
DSP Report: Generating DSP tmp_59_reg_3321_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_59_reg_3321_reg is absorbed into DSP tmp_59_reg_3321_reg.
DSP Report: operator preprocess_mul_muJfO_U155/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_59_reg_3321_reg.
DSP Report: Generating DSP tmp_79_reg_3733_reg, operation Mode is: (((D:0x2a5)+A)*(B:0xccd))'.
DSP Report: register tmp_79_reg_3733_reg is absorbed into DSP tmp_79_reg_3733_reg.
DSP Report: operator preprocess_am_addKfY_U175/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_79_reg_3733_reg.
DSP Report: operator preprocess_am_addKfY_U175/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_79_reg_3733_reg.
DSP Report: Generating DSP tmp_60_reg_3331_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_60_reg_3331_reg is absorbed into DSP tmp_60_reg_3331_reg.
DSP Report: operator preprocess_mul_muJfO_U156/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_60_reg_3331_reg.
DSP Report: Generating DSP tmp_80_reg_3743_reg, operation Mode is: (((D:0x2a6)+A)*(B:0xccd))'.
DSP Report: register tmp_80_reg_3743_reg is absorbed into DSP tmp_80_reg_3743_reg.
DSP Report: operator preprocess_am_addKfY_U176/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_80_reg_3743_reg.
DSP Report: operator preprocess_am_addKfY_U176/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_80_reg_3743_reg.
DSP Report: Generating DSP tmp_61_reg_3341_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_61_reg_3341_reg is absorbed into DSP tmp_61_reg_3341_reg.
DSP Report: operator preprocess_mul_muJfO_U157/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_61_reg_3341_reg.
DSP Report: Generating DSP tmp_81_reg_3753_reg, operation Mode is: (((D:0x2a7)+A)*(B:0xccd))'.
DSP Report: register tmp_81_reg_3753_reg is absorbed into DSP tmp_81_reg_3753_reg.
DSP Report: operator preprocess_am_addKfY_U177/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_81_reg_3753_reg.
DSP Report: operator preprocess_am_addKfY_U177/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_81_reg_3753_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U136/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U134/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U133/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U132/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_44_reg_3431_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_44_reg_3431_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_44_reg_3431_reg[2] )
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[3]' (FDE) to 'add_ln158_5_reg_2796_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[4]' (FDE) to 'add_ln158_5_reg_2796_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[5]' (FDE) to 'add_ln158_5_reg_2796_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[6]' (FDE) to 'add_ln158_5_reg_2796_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[7]' (FDE) to 'add_ln158_5_reg_2796_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_5_reg_2796_reg[3]' (FDE) to 'zext_ln158_45_reg_2756_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_5_reg_2796_reg[4]' (FDE) to 'zext_ln158_45_reg_2756_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_5_reg_2796_reg[5]' (FDE) to 'zext_ln158_45_reg_2756_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_5_reg_2796_reg[6]' (FDE) to 'zext_ln158_45_reg_2756_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_45_reg_2756_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_45_reg_2756_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_45_reg_2756_reg[2] )
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[3]' (FDE) to 'add_ln158_reg_2751_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[4]' (FDE) to 'add_ln158_reg_2751_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[5]' (FDE) to 'add_ln158_reg_2751_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[6]' (FDE) to 'add_ln158_reg_2751_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[7]' (FDE) to 'add_ln158_reg_2751_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln158_45_reg_2756_reg[8]' (FDE) to 'add_ln158_reg_2751_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln158_45_reg_2756_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_40_reg_2694_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_4_reg_2791_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_4_reg_2791_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_4_reg_2791_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_3_reg_2786_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_3_reg_2786_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_3_reg_2786_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_2_reg_2781_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_2_reg_2781_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_2_reg_2781_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_reg_2751_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_reg_2751_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_reg_2751_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_8_reg_2811_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_8_reg_2811_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_8_reg_2811_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_7_reg_2806_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_7_reg_2806_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_7_reg_2806_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_6_reg_2801_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_6_reg_2801_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_6_reg_2801_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_5_reg_2796_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln158_5_reg_2796_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln158_5_reg_2796_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U135/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (preprocess_fmul_3eOg_U131/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[3]' (FDE) to 'add_ln158_19_reg_3161_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[4]' (FDE) to 'add_ln158_19_reg_3161_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[3]' (FDE) to 'add_ln158_17_reg_3151_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[4]' (FDE) to 'add_ln158_17_reg_3151_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[3]' (FDE) to 'add_ln158_17_reg_3151_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[4]' (FDE) to 'add_ln158_17_reg_3151_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[3]' (FDE) to 'add_ln158_15_reg_2981_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[3]' (FDE) to 'add_ln158_13_reg_2971_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[3]' (FDE) to 'add_ln158_13_reg_2971_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[5]' (FDE) to 'add_ln158_19_reg_3161_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[6]' (FDE) to 'add_ln158_19_reg_3161_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[7]' (FDE) to 'add_ln158_19_reg_3161_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[8]' (FDE) to 'add_ln158_19_reg_3161_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_20_reg_3166_reg[9]' (FDE) to 'add_ln158_19_reg_3161_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[5]' (FDE) to 'add_ln158_17_reg_3151_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[6]' (FDE) to 'add_ln158_17_reg_3151_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[7]' (FDE) to 'add_ln158_17_reg_3151_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[8]' (FDE) to 'add_ln158_17_reg_3151_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_19_reg_3161_reg[9]' (FDE) to 'add_ln158_17_reg_3151_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[5]' (FDE) to 'add_ln158_17_reg_3151_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[6]' (FDE) to 'add_ln158_17_reg_3151_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[7]' (FDE) to 'add_ln158_17_reg_3151_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[8]' (FDE) to 'add_ln158_17_reg_3151_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_18_reg_3156_reg[9]' (FDE) to 'add_ln158_17_reg_3151_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[4]' (FDE) to 'add_ln158_15_reg_2981_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[5]' (FDE) to 'add_ln158_15_reg_2981_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[6]' (FDE) to 'add_ln158_15_reg_2981_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[7]' (FDE) to 'add_ln158_15_reg_2981_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[8]' (FDE) to 'add_ln158_15_reg_2981_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_16_reg_2986_reg[9]' (FDE) to 'add_ln158_15_reg_2981_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[4]' (FDE) to 'add_ln158_13_reg_2971_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[5]' (FDE) to 'add_ln158_13_reg_2971_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[6]' (FDE) to 'add_ln158_13_reg_2971_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[7]' (FDE) to 'add_ln158_13_reg_2971_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[8]' (FDE) to 'add_ln158_13_reg_2971_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_15_reg_2981_reg[9]' (FDE) to 'add_ln158_13_reg_2971_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[4]' (FDE) to 'add_ln158_13_reg_2971_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[5]' (FDE) to 'add_ln158_13_reg_2971_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[6]' (FDE) to 'add_ln158_13_reg_2971_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[7]' (FDE) to 'add_ln158_13_reg_2971_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[8]' (FDE) to 'add_ln158_13_reg_2971_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_14_reg_2976_reg[9]' (FDE) to 'add_ln158_13_reg_2971_reg[9]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[8]' (FDE) to 'add_ln158_5_reg_2796_reg[8]'
INFO: [Synth 8-3886] merging instance 'add_ln158_6_reg_2801_reg[9]' (FDE) to 'add_ln158_5_reg_2796_reg[9]'
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP tmp_53_reg_3101_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_53_reg_3101_reg is absorbed into DSP tmp_53_reg_3101_reg.
DSP Report: operator preprocess_mul_muJfO_U149/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_53_reg_3101_reg.
DSP Report: Generating DSP tmp_73_reg_3593_reg, operation Mode is: (((D:0x29f)+A)*(B:0xccd))'.
DSP Report: register tmp_73_reg_3593_reg is absorbed into DSP tmp_73_reg_3593_reg.
DSP Report: operator preprocess_am_addKfY_U169/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_73_reg_3593_reg.
DSP Report: operator preprocess_am_addKfY_U169/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_73_reg_3593_reg.
DSP Report: Generating DSP tmp_52_reg_3091_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_52_reg_3091_reg is absorbed into DSP tmp_52_reg_3091_reg.
DSP Report: operator preprocess_mul_muJfO_U148/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_52_reg_3091_reg.
DSP Report: Generating DSP tmp_72_reg_3583_reg, operation Mode is: (((D:0x29e)+A)*(B:0xccd))'.
DSP Report: register tmp_72_reg_3583_reg is absorbed into DSP tmp_72_reg_3583_reg.
DSP Report: operator preprocess_am_addKfY_U168/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_72_reg_3583_reg.
DSP Report: operator preprocess_am_addKfY_U168/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_72_reg_3583_reg.
DSP Report: Generating DSP tmp_51_reg_3081_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_51_reg_3081_reg is absorbed into DSP tmp_51_reg_3081_reg.
DSP Report: operator preprocess_mul_muJfO_U147/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_51_reg_3081_reg.
DSP Report: Generating DSP tmp_71_reg_3573_reg, operation Mode is: (((D:0x29d)+A)*(B:0xccd))'.
DSP Report: register tmp_71_reg_3573_reg is absorbed into DSP tmp_71_reg_3573_reg.
DSP Report: operator preprocess_am_addKfY_U167/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_71_reg_3573_reg.
DSP Report: operator preprocess_am_addKfY_U167/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_71_reg_3573_reg.
DSP Report: Generating DSP tmp_50_reg_3071_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_50_reg_3071_reg is absorbed into DSP tmp_50_reg_3071_reg.
DSP Report: operator preprocess_mul_muJfO_U146/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_50_reg_3071_reg.
DSP Report: Generating DSP tmp_70_reg_3563_reg, operation Mode is: (((D:0x29c)+A)*(B:0xccd))'.
DSP Report: register tmp_70_reg_3563_reg is absorbed into DSP tmp_70_reg_3563_reg.
DSP Report: operator preprocess_am_addKfY_U166/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_70_reg_3563_reg.
DSP Report: operator preprocess_am_addKfY_U166/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_70_reg_3563_reg.
DSP Report: Generating DSP tmp_49_reg_2941_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_49_reg_2941_reg is absorbed into DSP tmp_49_reg_2941_reg.
DSP Report: operator preprocess_mul_muJfO_U145/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_49_reg_2941_reg.
DSP Report: Generating DSP tmp_69_reg_3553_reg, operation Mode is: (((D:0x29b)+A)*(B:0xccd))'.
DSP Report: register tmp_69_reg_3553_reg is absorbed into DSP tmp_69_reg_3553_reg.
DSP Report: operator preprocess_am_addKfY_U165/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_69_reg_3553_reg.
DSP Report: operator preprocess_am_addKfY_U165/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_69_reg_3553_reg.
DSP Report: Generating DSP tmp_48_reg_2931_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_48_reg_2931_reg is absorbed into DSP tmp_48_reg_2931_reg.
DSP Report: operator preprocess_mul_muJfO_U144/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_48_reg_2931_reg.
DSP Report: Generating DSP tmp_68_reg_3543_reg, operation Mode is: (((D:0x29a)+A)*(B:0xccd))'.
DSP Report: register tmp_68_reg_3543_reg is absorbed into DSP tmp_68_reg_3543_reg.
DSP Report: operator preprocess_am_addKfY_U164/preprocess_am_addKfY_DSP48_3_U/m is absorbed into DSP tmp_68_reg_3543_reg.
DSP Report: operator preprocess_am_addKfY_U164/preprocess_am_addKfY_DSP48_3_U/ad is absorbed into DSP tmp_68_reg_3543_reg.
DSP Report: Generating DSP tmp_45_reg_2901_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_45_reg_2901_reg is absorbed into DSP tmp_45_reg_2901_reg.
DSP Report: operator preprocess_mul_muJfO_U141/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_45_reg_2901_reg.
DSP Report: Generating DSP tmp_65_reg_3381_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_65_reg_3381_reg is absorbed into DSP tmp_65_reg_3381_reg.
DSP Report: operator preprocess_mul_muJfO_U161/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_65_reg_3381_reg.
DSP Report: Generating DSP tmp_44_reg_2891_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_44_reg_2891_reg is absorbed into DSP tmp_44_reg_2891_reg.
DSP Report: operator preprocess_mul_muJfO_U140/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_44_reg_2891_reg.
DSP Report: Generating DSP tmp_64_reg_3371_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_64_reg_3371_reg is absorbed into DSP tmp_64_reg_3371_reg.
DSP Report: operator preprocess_mul_muJfO_U160/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_64_reg_3371_reg.
DSP Report: Generating DSP tmp_43_reg_2881_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_43_reg_2881_reg is absorbed into DSP tmp_43_reg_2881_reg.
DSP Report: operator preprocess_mul_muJfO_U139/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_43_reg_2881_reg.
DSP Report: Generating DSP tmp_63_reg_3361_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_63_reg_3361_reg is absorbed into DSP tmp_63_reg_3361_reg.
DSP Report: operator preprocess_mul_muJfO_U159/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_63_reg_3361_reg.
DSP Report: Generating DSP tmp_42_reg_2871_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_42_reg_2871_reg is absorbed into DSP tmp_42_reg_2871_reg.
DSP Report: operator preprocess_mul_muJfO_U138/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_42_reg_2871_reg.
DSP Report: Generating DSP tmp_62_reg_3351_reg, operation Mode is: ((A:0x667)*B)'.
DSP Report: register tmp_62_reg_3351_reg is absorbed into DSP tmp_62_reg_3351_reg.
DSP Report: operator preprocess_mul_muJfO_U158/preprocess_mul_muJfO_DSP48_2_U/p is absorbed into DSP tmp_62_reg_3351_reg.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fi_1_addr_3_reg_2208_reg[7:0]' into 'fi_0_addr_1_reg_2178_reg[7:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1146]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln78_2_reg_2273_reg' and it is trimmed from '17' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/kfft.v:1111]
DSP Report: Generating DSP mul_ln74_reg_2268_reg, operation Mode is: (A*B2)'.
DSP Report: register add_ln74_reg_2258_reg is absorbed into DSP mul_ln74_reg_2268_reg.
DSP Report: register mul_ln74_reg_2268_reg is absorbed into DSP mul_ln74_reg_2268_reg.
DSP Report: operator preprocess_mul_muhbi_U17/preprocess_mul_muhbi_DSP48_0_U/p is absorbed into DSP mul_ln74_reg_2268_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP tmp_91_reg_2298_reg, operation Mode is: ((A:0x667)*B'')'.
DSP Report: register select_ln62_reg_2273_pp2_iter9_reg_reg is absorbed into DSP tmp_91_reg_2298_reg.
DSP Report: register select_ln62_reg_2273_pp2_iter10_reg_reg is absorbed into DSP tmp_91_reg_2298_reg.
DSP Report: register tmp_91_reg_2298_reg is absorbed into DSP tmp_91_reg_2298_reg.
DSP Report: operator preprocess_mul_muDeQ_U50/preprocess_mul_muDeQ_DSP48_1_U/p is absorbed into DSP tmp_91_reg_2298_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "preprocess__GCB0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_fmul_3eOg_U6/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[5]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[4]' (FDE) to 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_fmul_3eOg_U5/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[4]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[3]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[7]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[8]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[9]' (FDE) to 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_89_reg_2142_reg[0]' (FDE) to 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[0]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[1]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[2]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[3]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/trunc_ln40_reg_2138_reg[1]' (FDE) to 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/trunc_ln40_reg_2138_reg[0]' (FDE) to 'grp_calc_stft_fu_894/select_ln34_reg_2124_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[4]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[5]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[6]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/tmp_90_reg_2179_reg[7]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/trunc_ln50_reg_2174_reg[0]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/trunc_ln50_reg_2174_reg[1]' (FDE) to 'grp_calc_stft_fu_894/select_ln50_reg_2161_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/trunc_ln81_reg_2283_reg[1]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_faddfscud_U3/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[0]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[1]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[2]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[3]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[4]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[5]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_faddfscud_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_fsub_3dEe_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /preprocess_faddfsbkb_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln75_reg_2432_reg[6] )
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/add_ln75_reg_2432_reg[7]' (FDE) to 'grp_calc_stft_fu_894/add_ln97_reg_2427_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[6]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/fr_0_addr_3_reg_2474_reg[7]' (FDE) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_1_reg_2466_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[31]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[30]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[29]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[28]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[27]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[26]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[25]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[24]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[23]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[22]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_calc_stft_fu_894/grp_kfft_fu_1282/zext_ln87_reg_2498_reg[21]' (FD) to 'grp_calc_stft_fu_894/grp_kfft_fu_1282/sext_ln78_2_reg_2273_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_fmul_3eOg_U42/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_fmul_3eOg_U43/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /it_4_fu_1553_p2_inferred/\it_1_reg_927_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /\nv_reg_939_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /\add_ln78_reg_2278_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regslice_both_w1_data_out_V_last_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_fadd_3yd2_U41/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/zext_ln97_6_reg_2422_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/add_ln97_reg_2427_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_reg_1277_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /\m_0_reg_905_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/grp_kfft_fu_1282 /\trunc_ln81_1_reg_2291_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_calc_stft_fu_894/preprocess_urem_1Bew_U46/preprocess_urem_1Bew_div_U/preprocess_urem_1Bew_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '10' to '9' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '22' to '21' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'preprocess_fmul_3eOg_U94/ce_r_reg' into 'preprocess_faddfscud_U93/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fmul_3eOg.v:50]
INFO: [Synth 8-4471] merging register 'preprocess_fsqrt_Ee0_U95/ce_r_reg' into 'preprocess_faddfscud_U93/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fsqrt_Ee0.v:45]
INFO: [Synth 8-3936] Found unconnected internal register 'twos_comp_del/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '54' to '26' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "normalize_1/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'preprocess_fpext_Gfk_U110/ce_r_reg' into 'preprocess_fptrunFfa_U109/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_fpext_Gfk.v:49]
INFO: [Synth 8-4471] merging register 'preprocess_dcmp_6Hfu_U111/ce_r_reg' into 'preprocess_fptrunFfa_U109/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/preprocess_0/hdl/verilog/preprocess_dcmp_6Hfu.v:99]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[8].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[9].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[11].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[12].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[13].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[14].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (LOG_OP.OP/normaliser/normalize_1/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized15.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:08:26 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mfcc_dct__GB0    |           1|     31243|
|2     |mfcc_dct__GB1    |           1|      9180|
|3     |mfcc_dct__GB2    |           1|      9133|
|4     |mfcc_dct__GB3    |           1|     12188|
|5     |preprocess__GCB0 |           1|     31680|
|6     |preprocess__GCB1 |           1|     34403|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:48 ; elapsed = 00:09:03 . Memory (MB): peak = 1723.535 ; gain = 944.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:38 ; elapsed = 00:10:58 . Memory (MB): peak = 1845.301 ; gain = 1066.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mfcc_dct__GB1    |           1|      9180|
|2     |mfcc_dct__GB3    |           1|     12188|
|3     |preprocess__GCB0 |           1|     31641|
|4     |preprocess_GT0   |           1|     12710|
|5     |preprocess_GT1   |           1|     27389|
|6     |preprocess_GT2   |           1|     35537|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_0_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_0_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_1_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_1_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_2_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_2_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_3_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_3_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_4_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_4_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_5_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_5_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_6_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_6_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_7_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/signal_in_7_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_0_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_0_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_1_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_1_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_2_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_2_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_3_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_3_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_4_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_4_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_5_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_5_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_6_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_6_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_7_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_7_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_8_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_8_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_9_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_9_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_10_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_10_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_11_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_11_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_12_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_12_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_13_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_13_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_14_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_14_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_15_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_15_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_16_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_16_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_17_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_17_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_18_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_18_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_19_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/cosines_19_U/preprocess_cosineXh4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_4_0/grp_calc_stft_fu_894/frames_U/calc_stft_frames_ram_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:12 ; elapsed = 00:13:10 . Memory (MB): peak = 1860.293 ; gain = 1081.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mfcc_dct__GB1    |           1|      7355|
|2     |mfcc_dct__GB3    |           1|      6862|
|3     |preprocess__GCB0 |           1|     17399|
|4     |preprocess_GT0   |           1|      9357|
|5     |preprocess_GT1   |           1|     15770|
|6     |preprocess_GT2   |           1|     22325|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_0_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_0_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_1_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_1_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_2_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_2_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_3_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_3_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_4_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_4_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_5_U/preprocess_signalLf8_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/signal_in_5_U/preprocess_signalLf8_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net n_15_7308 is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_15_7286 is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_15_7309 is driving 55 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_15_7287 is driving 55 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net signal_in_0_ce1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:52 ; elapsed = 00:14:04 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:53 ; elapsed = 00:14:04 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:13 ; elapsed = 00:14:34 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:21 ; elapsed = 00:14:42 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:23 ; elapsed = 00:14:45 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:23 ; elapsed = 00:14:46 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   220|
|2     |DSP48E1    |    13|
|3     |DSP48E1_1  |    13|
|4     |DSP48E1_11 |     2|
|5     |DSP48E1_12 |     1|
|6     |DSP48E1_13 |     1|
|7     |DSP48E1_14 |     4|
|8     |DSP48E1_15 |     3|
|9     |DSP48E1_16 |     2|
|10    |DSP48E1_17 |     3|
|11    |DSP48E1_18 |     1|
|12    |DSP48E1_19 |     1|
|13    |DSP48E1_2  |    15|
|14    |DSP48E1_20 |     1|
|15    |DSP48E1_21 |     1|
|16    |DSP48E1_22 |     1|
|17    |DSP48E1_23 |     1|
|18    |DSP48E1_24 |     1|
|19    |DSP48E1_25 |     9|
|20    |DSP48E1_26 |     7|
|21    |DSP48E1_27 |    18|
|22    |DSP48E1_28 |     2|
|23    |DSP48E1_29 |     1|
|24    |DSP48E1_30 |     1|
|25    |DSP48E1_31 |    21|
|26    |DSP48E1_32 |    16|
|27    |DSP48E1_33 |     3|
|28    |DSP48E1_6  |    13|
|29    |DSP48E1_7  |    13|
|30    |LUT1       |   270|
|31    |LUT2       |  1149|
|32    |LUT3       |  2771|
|33    |LUT4       |  1656|
|34    |LUT5       |  2442|
|35    |LUT6       | 12712|
|36    |MUXCY      |  1679|
|37    |MUXF7      |  2612|
|38    |MUXF8      |   773|
|39    |RAM128X1D  |   512|
|40    |RAM16X1D   |   128|
|41    |RAM32X1D   |   128|
|42    |RAM64M     |  6558|
|43    |RAM64X1D   |  2030|
|44    |RAMB18E1   |    20|
|45    |RAMB18E1_2 |     1|
|46    |RAMB36E1   |    16|
|47    |RAMB36E1_3 |    32|
|48    |RAMB36E1_4 |     1|
|49    |SRL16E     |   592|
|50    |SRLC32E    |   982|
|51    |XORCY      |   831|
|52    |FDE        |    58|
|53    |FDRE       | 17092|
|54    |FDSE       |    30|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:23 ; elapsed = 00:14:46 . Memory (MB): peak = 1917.426 ; gain = 1138.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:23 ; elapsed = 00:14:20 . Memory (MB): peak = 1917.426 ; gain = 986.652
Synthesis Optimization Complete : Time (s): cpu = 00:08:24 ; elapsed = 00:16:06 . Memory (MB): peak = 1917.426 ; gain = 1138.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1922.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2102.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9877 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 463 instances
  FDE => FDRE: 58 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 512 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6558 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2030 instances

INFO: [Common 17-83] Releasing license: Synthesis
767 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:32 ; elapsed = 00:18:15 . Memory (MB): peak = 2102.633 ; gain = 1645.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2102.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/wulian/KWS-SOC/KWS-SOC.runs/preprocess_0_synth_1/preprocess_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2102.633 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2102.633 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2102.633 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP preprocess_0, cache-ID = 277d9b01f2aac48f
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2102.633 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 1990 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2102.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/wulian/KWS-SOC/KWS-SOC.runs/preprocess_0_synth_1/preprocess_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2102.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file preprocess_0_utilization_synth.rpt -pb preprocess_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.633 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2102.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 23:05:56 2020...
