{signal: 
 [
  {name: 'Description ' , wave: '6...............',data: ['Fetching during a stall of two cycles. Memory considered always ready, and valid arriving during stall-> new instruction stored in temporary buffer']},
  {name: 'CLK', wave: 'P.......',"period": 2 },

  {name: 'PC',  	wave: '3...3.....3...3.', data: ['0x40000', '0x40004', '0x40008', '0x4000C','0x40010','0x40014']},
     {name: 'PC_en', wave: '0.1.0...1.0.1.0.',phase:-0.2},
 // {name: 'PC_en', 	wave: '0.1.0...1.0..1.0'},
  {name: 'state', 	wave: '2.4.5.4...5...5.', data: ['idle', 'start_req', 'ISSUE_NEXT','start_req','ISSUE_NEXT'], node: '..0.1.2...3'},
     {name: 'stall', 	wave: '0...1...0.......' , node: '....s...zy'},
     {name: 'request', wave: '0.1.0...1.0.1.0.', phase: -0.5, node: '..a.b...g.c.d.e'},
   

 

  //{name: 'ready_im', wave: '1...............', },
  {name: 'valid_im', wave: '0...1.0.....1.0.', node: '......6...q.r.t..'},
  {name: 'Instruction', wave: 'xxxx2.xxxxxx2.xx',data:['I0','I1']},
    {name: 'instr_buffer', wave: 'x.....2.........',data: 'I0'},
    {name: 'instr_buffer_valid', wave: '0.....1...0.....',node: '......7..8',phase : -0.2},
   {name: 'pipe_if_id'  , wave: 'x.........2...2.',data: ['I0','I1'],node: '..........h'},
    {},
      {name: 'note' , wave: '6...............',data: ['If during a stall arrives a valid requested before the stall, that instruction is stored in a buffer and sampled by the pipe once the stall ends','I1']},
   
0
],
         edge: [
     's-~>b',
    '4~>1', '5~>2', 'q-~>c', '6~>2', '0->a','3->c','r->d','t-~>e','z-~>g','6-~>7','y~>h'
  ],
 config: {hscale: 2},
  "head": {
     "text": "Instruction Fetch OBI during a stall pipe",

  },}
