<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="E:/Github/xupsh/Digital_Design_lab/Chapter_13/Digital_Clock/Digital_Clock_Design.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="3e2ad959ce0c44e28c7ed8f4a375f225"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/IP_Catalog"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/Digital_Clock/Digital_Clock.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_clk_div_1_0/Digital_Clock_clk_div_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_four_2_input_and_gate_0_0/Digital_Clock_four_2_input_and_gate_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_decimal_counter_3_0/Digital_Clock_decimal_counter_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_decimal_counter_2_0/Digital_Clock_decimal_counter_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_decimal_counter_1_0/Digital_Clock_decimal_counter_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_decimal_counter_0_0/Digital_Clock_decimal_counter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_clk_wiz_0_0/Digital_Clock_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_xlconcat_0_0/Digital_Clock_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="ip/Digital_Clock_seg7decimal_0_0/Digital_Clock_seg7decimal_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="hw_handoff/Digital_Clock_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="hw_handoff/Digital_Clock.hwh"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="Digital_Clock_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="Digital_Clock.bd" FileRelPathName="hdl/Digital_Clock.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/Digital_Clock_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/Digital_Clock/hdl/Digital_Clock_wrapper.v"/>
          <Attr Name="ImportTime" Val="1491882203"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Digital_Clock_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Constraint/Digital_Clock.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Tcl_Project/Digital_Clock/Src/Constraint/Digital_Clock.xdc"/>
          <Attr Name="ImportTime" Val="1423387472"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Digital_Clock_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
