.include "macros.inc"

.section .text1, "ax"  # 0x80006A00 - 0x80406260
.global __ct__Q53scn4step7gimmick5block17BlockAttackResultFv
__ct__Q53scn4step7gimmick5block17BlockAttackResultFv:
/* 80300234 002FC074  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80300238 002FC078  7C 08 02 A6 */	mflr r0
/* 8030023C 002FC07C  90 01 00 24 */	stw r0, 0x24(r1)
/* 80300240 002FC080  39 61 00 20 */	addi r11, r1, 0x20
/* 80300244 002FC084  4B D0 71 01 */	bl func_80007344
/* 80300248 002FC088  7C 7D 1B 78 */	mr r29, r3
/* 8030024C 002FC08C  38 00 00 00 */	li r0, 0
/* 80300250 002FC090  90 03 00 00 */	stw r0, 0(r3)
/* 80300254 002FC094  3B C3 00 04 */	addi r30, r3, 4
/* 80300258 002FC098  3B E3 03 04 */	addi r31, r3, 0x304
lbl_8030025C:
/* 8030025C 002FC09C  7F C3 F3 78 */	mr r3, r30
/* 80300260 002FC0A0  48 00 04 A1 */	bl __ct__Q53scn4step7gimmick5block9BlockInfoFv
/* 80300264 002FC0A4  3B DE 00 0C */	addi r30, r30, 0xc
/* 80300268 002FC0A8  7C 1E F8 40 */	cmplw r30, r31
/* 8030026C 002FC0AC  41 80 FF F0 */	blt lbl_8030025C
/* 80300270 002FC0B0  38 60 00 00 */	li r3, 0
/* 80300274 002FC0B4  90 7D 03 04 */	stw r3, 0x304(r29)
/* 80300278 002FC0B8  38 00 00 08 */	li r0, 8
/* 8030027C 002FC0BC  7C 09 03 A6 */	mtctr r0
lbl_80300280:
/* 80300280 002FC0C0  90 7F 00 04 */	stw r3, 4(r31)
/* 80300284 002FC0C4  94 7F 00 08 */	stwu r3, 8(r31)
/* 80300288 002FC0C8  42 00 FF F8 */	bdnz lbl_80300280
/* 8030028C 002FC0CC  7F A3 EB 78 */	mr r3, r29
/* 80300290 002FC0D0  39 61 00 20 */	addi r11, r1, 0x20
/* 80300294 002FC0D4  4B D0 70 FD */	bl func_80007390
/* 80300298 002FC0D8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8030029C 002FC0DC  7C 08 03 A6 */	mtlr r0
/* 803002A0 002FC0E0  38 21 00 20 */	addi r1, r1, 0x20
/* 803002A4 002FC0E4  4E 80 00 20 */	blr 

.global add__Q53scn4step7gimmick5block17BlockAttackResultFRCQ53scn4step7gimmick5block9BlockInfob
add__Q53scn4step7gimmick5block17BlockAttackResultFRCQ53scn4step7gimmick5block9BlockInfob:
/* 803002A8 002FC0E8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 803002AC 002FC0EC  7C 08 02 A6 */	mflr r0
/* 803002B0 002FC0F0  90 01 00 24 */	stw r0, 0x24(r1)
/* 803002B4 002FC0F4  39 61 00 20 */	addi r11, r1, 0x20
/* 803002B8 002FC0F8  4B D0 70 89 */	bl func_80007340
/* 803002BC 002FC0FC  7C 7C 1B 78 */	mr r28, r3
/* 803002C0 002FC100  7C 9D 23 78 */	mr r29, r4
/* 803002C4 002FC104  7C BE 2B 78 */	mr r30, r5
/* 803002C8 002FC108  80 03 00 00 */	lwz r0, 0(r3)
/* 803002CC 002FC10C  28 00 00 40 */	cmplwi r0, 0x40
/* 803002D0 002FC110  41 82 00 40 */	beq lbl_80300310
/* 803002D4 002FC114  83 E3 00 00 */	lwz r31, 0(r3)
/* 803002D8 002FC118  7F E3 FB 78 */	mr r3, r31
/* 803002DC 002FC11C  38 80 00 40 */	li r4, 0x40
/* 803002E0 002FC120  4B D2 41 C1 */	bl DefaultSwitchThreadCallback
/* 803002E4 002FC124  1C 1F 00 0C */	mulli r0, r31, 0xc
/* 803002E8 002FC128  7C 9C 02 14 */	add r4, r28, r0
/* 803002EC 002FC12C  80 1D 00 00 */	lwz r0, 0(r29)
/* 803002F0 002FC130  90 04 00 04 */	stw r0, 4(r4)
/* 803002F4 002FC134  80 7D 00 04 */	lwz r3, 4(r29)
/* 803002F8 002FC138  80 1D 00 08 */	lwz r0, 8(r29)
/* 803002FC 002FC13C  90 64 00 08 */	stw r3, 8(r4)
/* 80300300 002FC140  90 04 00 0C */	stw r0, 0xc(r4)
/* 80300304 002FC144  80 7C 00 00 */	lwz r3, 0(r28)
/* 80300308 002FC148  38 03 00 01 */	addi r0, r3, 1
/* 8030030C 002FC14C  90 1C 00 00 */	stw r0, 0(r28)
lbl_80300310:
/* 80300310 002FC150  80 1C 03 04 */	lwz r0, 0x304(r28)
/* 80300314 002FC154  28 00 00 40 */	cmplwi r0, 0x40
/* 80300318 002FC158  41 82 00 28 */	beq lbl_80300340
/* 8030031C 002FC15C  83 FC 03 04 */	lwz r31, 0x304(r28)
/* 80300320 002FC160  7F E3 FB 78 */	mr r3, r31
/* 80300324 002FC164  38 80 00 40 */	li r4, 0x40
/* 80300328 002FC168  4B D2 41 79 */	bl DefaultSwitchThreadCallback
/* 8030032C 002FC16C  7C 7C FA 14 */	add r3, r28, r31
/* 80300330 002FC170  9B C3 03 08 */	stb r30, 0x308(r3)
/* 80300334 002FC174  80 7C 03 04 */	lwz r3, 0x304(r28)
/* 80300338 002FC178  38 03 00 01 */	addi r0, r3, 1
/* 8030033C 002FC17C  90 1C 03 04 */	stw r0, 0x304(r28)
lbl_80300340:
/* 80300340 002FC180  39 61 00 20 */	addi r11, r1, 0x20
/* 80300344 002FC184  4B D0 70 49 */	bl func_8000738C
/* 80300348 002FC188  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8030034C 002FC18C  7C 08 03 A6 */	mtlr r0
/* 80300350 002FC190  38 21 00 20 */	addi r1, r1, 0x20
/* 80300354 002FC194  4E 80 00 20 */	blr 

.global hitBlockInfoAtIndex__Q53scn4step7gimmick5block17BlockAttackResultCFUl
hitBlockInfoAtIndex__Q53scn4step7gimmick5block17BlockAttackResultCFUl:
/* 80300358 002FC198  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8030035C 002FC19C  7C 08 02 A6 */	mflr r0
/* 80300360 002FC1A0  90 01 00 24 */	stw r0, 0x24(r1)
/* 80300364 002FC1A4  39 61 00 20 */	addi r11, r1, 0x20
/* 80300368 002FC1A8  4B D0 6F DD */	bl func_80007344
/* 8030036C 002FC1AC  7C 7D 1B 78 */	mr r29, r3
/* 80300370 002FC1B0  7C 9E 23 78 */	mr r30, r4
/* 80300374 002FC1B4  7C BF 2B 78 */	mr r31, r5
/* 80300378 002FC1B8  7F E3 FB 78 */	mr r3, r31
/* 8030037C 002FC1BC  80 84 00 00 */	lwz r4, 0(r4)
/* 80300380 002FC1C0  4B D2 41 21 */	bl DefaultSwitchThreadCallback
/* 80300384 002FC1C4  7F E3 FB 78 */	mr r3, r31
/* 80300388 002FC1C8  38 80 00 40 */	li r4, 0x40
/* 8030038C 002FC1CC  4B D2 41 15 */	bl DefaultSwitchThreadCallback
/* 80300390 002FC1D0  1C 1F 00 0C */	mulli r0, r31, 0xc
/* 80300394 002FC1D4  7C 7E 02 14 */	add r3, r30, r0
/* 80300398 002FC1D8  80 03 00 04 */	lwz r0, 4(r3)
/* 8030039C 002FC1DC  90 1D 00 00 */	stw r0, 0(r29)
/* 803003A0 002FC1E0  80 03 00 08 */	lwz r0, 8(r3)
/* 803003A4 002FC1E4  90 1D 00 04 */	stw r0, 4(r29)
/* 803003A8 002FC1E8  80 03 00 0C */	lwz r0, 0xc(r3)
/* 803003AC 002FC1EC  90 1D 00 08 */	stw r0, 8(r29)
/* 803003B0 002FC1F0  39 61 00 20 */	addi r11, r1, 0x20
/* 803003B4 002FC1F4  4B D0 6F DD */	bl func_80007390
/* 803003B8 002FC1F8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 803003BC 002FC1FC  7C 08 03 A6 */	mtlr r0
/* 803003C0 002FC200  38 21 00 20 */	addi r1, r1, 0x20
/* 803003C4 002FC204  4E 80 00 20 */	blr 

.global isHitBlockBroken__Q53scn4step7gimmick5block17BlockAttackResultCFUl
isHitBlockBroken__Q53scn4step7gimmick5block17BlockAttackResultCFUl:
/* 803003C8 002FC208  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 803003CC 002FC20C  7C 08 02 A6 */	mflr r0
/* 803003D0 002FC210  90 01 00 14 */	stw r0, 0x14(r1)
/* 803003D4 002FC214  93 E1 00 0C */	stw r31, 0xc(r1)
/* 803003D8 002FC218  93 C1 00 08 */	stw r30, 8(r1)
/* 803003DC 002FC21C  7C 7E 1B 78 */	mr r30, r3
/* 803003E0 002FC220  7C 9F 23 78 */	mr r31, r4
/* 803003E4 002FC224  7F E3 FB 78 */	mr r3, r31
/* 803003E8 002FC228  80 9E 03 04 */	lwz r4, 0x304(r30)
/* 803003EC 002FC22C  4B D2 40 B5 */	bl DefaultSwitchThreadCallback
/* 803003F0 002FC230  7F E3 FB 78 */	mr r3, r31
/* 803003F4 002FC234  38 80 00 40 */	li r4, 0x40
/* 803003F8 002FC238  4B D2 40 A9 */	bl DefaultSwitchThreadCallback
/* 803003FC 002FC23C  7C 7E FA 14 */	add r3, r30, r31
/* 80300400 002FC240  88 63 03 08 */	lbz r3, 0x308(r3)
/* 80300404 002FC244  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80300408 002FC248  83 C1 00 08 */	lwz r30, 8(r1)
/* 8030040C 002FC24C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80300410 002FC250  7C 08 03 A6 */	mtlr r0
/* 80300414 002FC254  38 21 00 10 */	addi r1, r1, 0x10
/* 80300418 002FC258  4E 80 00 20 */	blr 
