{'CMD1_dat': {'DefVars': ['data'],
              'Lines': ['170:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'arg16_bit': {'DefVars': ['data'],
               'Lines': ['170:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'bit': {'DefVars': ['cmd_bits',
                     'cmd_bits',
                     'start_bit',
                     'arg16_bit',
                     'stop_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'CMD1_dat',
                     'data',
                     'data',
                     'data',
                     'data'],
         'Lines': ['79:D',
                   '79:D',
                   '83:D',
                   '85:D',
                   '89:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '152:D',
                   '170:D',
                   '170:D',
                   '170:D',
                   '170:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03fc95450>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03fc95450>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03ff6ab50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03ff76a50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03fb4e850>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'cmd': {'DefVars': ['cmd_bits',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'crc_bit',
                     'CMD1_dat',
                     'data',
                     'data',
                     'data',
                     'data',
                     'data',
                     'data'],
         'Lines': ['79:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '105:D',
                   '152:D',
                   '170:D',
                   '170:D',
                   '170:D',
                   '170:D',
                   '170:D',
                   '170:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03fc95450>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>,
                           <pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'cmd_bits': {'DefVars': ['cmd_active'],
              'Lines': ['182:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4f10>]},
 'crc_bit': {'DefVars': ['data'],
             'Lines': ['170:D'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'start_bit': {'DefVars': ['data'],
               'Lines': ['170:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'stop_bit': {'DefVars': ['data'],
              'Lines': ['170:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]}}
