set_property IOSTANDARD LVCMOS18 [get_ports {anode[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cathodes[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Data[0]}]
set_property PACKAGE_PIN J17 [get_ports {anode[0]}]
set_property PACKAGE_PIN J18 [get_ports {anode[1]}]
set_property PACKAGE_PIN T9 [get_ports {anode[2]}]
set_property PACKAGE_PIN J14 [get_ports {anode[3]}]
set_property PACKAGE_PIN H15 [get_ports {cathodes[7]}]
set_property PACKAGE_PIN L18 [get_ports {cathodes[6]}]
set_property PACKAGE_PIN T11 [get_ports {cathodes[5]}]
set_property PACKAGE_PIN P15 [get_ports {cathodes[4]}]
set_property PACKAGE_PIN K13 [get_ports {cathodes[3]}]
set_property PACKAGE_PIN K16 [get_ports {cathodes[2]}]
set_property PACKAGE_PIN R10 [get_ports {cathodes[1]}]
set_property PACKAGE_PIN T10 [get_ports {cathodes[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property PACKAGE_PIN E3 [get_ports clk]
set_property PACKAGE_PIN P18 [get_ports reset]
set_property PACKAGE_PIN J15 [get_ports {Data[7]}]
set_property PACKAGE_PIN L16 [get_ports {Data[6]}]
set_property PACKAGE_PIN M13 [get_ports {Data[5]}]
set_property PACKAGE_PIN R15 [get_ports {Data[4]}]
set_property PACKAGE_PIN R17 [get_ports {Data[3]}]
set_property PACKAGE_PIN T18 [get_ports {Data[2]}]
set_property PACKAGE_PIN U18 [get_ports {Data[1]}]
set_property PACKAGE_PIN R13 [get_ports {Data[0]}]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports -filter { NAME =~  "*clk*" && DIRECTION == "IN" }]
set_property PACKAGE_PIN P14 [get_ports {anode[4]}]
set_property PACKAGE_PIN T14 [get_ports {anode[5]}]
set_property PACKAGE_PIN K2 [get_ports {anode[6]}]
set_property PACKAGE_PIN U13 [get_ports {anode[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {anode[4]}]
