Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 23:31:00 2023
| Host         : DESKTOP-50PL36L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bluex_wrapper_timing_summary_routed.rpt -pb bluex_wrapper_timing_summary_routed.pb -rpx bluex_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bluex_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3600)
5. checking no_input_delay (65)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1288)
---------------------------
 There are 1288 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3600)
---------------------------------------------------
 There are 3600 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3650          inf        0.000                      0                 3650           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3650 Endpoints
Min Delay          3650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/imm_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.947ns  (logic 2.070ns (15.988%)  route 10.877ns (84.012%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.286    12.947    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X112Y80        FDCE                                         f  bluex_i/alu_ex_0/inst/imm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/imm_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.688ns  (logic 2.070ns (16.315%)  route 10.618ns (83.685%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.027    12.688    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X113Y82        FDCE                                         f  bluex_i/alu_ex_0/inst/imm_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/rs_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.676ns  (logic 2.070ns (16.330%)  route 10.606ns (83.670%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.015    12.676    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X109Y77        FDCE                                         f  bluex_i/alu_ex_0/inst/rs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/rt_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.676ns  (logic 2.070ns (16.330%)  route 10.606ns (83.670%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.015    12.676    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X109Y77        FDCE                                         f  bluex_i/alu_ex_0/inst/rt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/rt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.676ns  (logic 2.070ns (16.330%)  route 10.606ns (83.670%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.015    12.676    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X109Y77        FDCE                                         f  bluex_i/alu_ex_0/inst/rt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/imm_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.664ns  (logic 2.070ns (16.345%)  route 10.594ns (83.655%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         3.003    12.664    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X112Y84        FDCE                                         f  bluex_i/alu_ex_0/inst/imm_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/imm_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 2.070ns (16.473%)  route 10.496ns (83.527%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         2.905    12.566    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X112Y83        FDCE                                         f  bluex_i/alu_ex_0/inst/imm_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/imm_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.460ns  (logic 2.070ns (16.613%)  route 10.390ns (83.387%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         2.799    12.460    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X108Y85        FDCE                                         f  bluex_i/alu_ex_0/inst/imm_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/rs_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.449ns  (logic 2.070ns (16.628%)  route 10.379ns (83.372%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         2.788    12.449    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X109Y78        FDCE                                         f  bluex_i/alu_ex_0/inst/rs_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/rt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.449ns  (logic 2.070ns (16.628%)  route 10.379ns (83.372%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDCE                         0.000     0.000 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/C
    SLICE_X113Y93        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/Q
                         net (fo=32, routed)          2.265     2.613    bluex_i/reg_wb_0/inst/memory_to_reg
    SLICE_X110Y73        LUT3 (Prop_lut3_I2_O)        0.256     2.869 r  bluex_i/reg_wb_0/inst/write_back_data[1]_INST_0/O
                         net (fo=35, routed)          2.373     5.242    bluex_i/alu_ex_0/inst/write_back_data[1]
    SLICE_X103Y80        LUT5 (Prop_lut5_I0_O)        0.267     5.509 r  bluex_i/alu_ex_0/inst/rd_add_carry_i_3/O
                         net (fo=9, routed)           1.498     7.007    bluex_i/alu_ex_0/inst/alu_src_s[1]
    SLICE_X111Y83        LUT6 (Prop_lut6_I3_O)        0.105     7.112 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26/O
                         net (fo=1, routed)           0.000     7.112    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_26_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.552 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.552    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_13_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.650 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.650    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_5_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.840 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3/CO[2]
                         net (fo=1, routed)           0.872     8.712    bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0_i_3_n_1
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.261     8.973 r  bluex_i/alu_ex_0/inst/branch_jump_flag_INST_0/O
                         net (fo=1, routed)           0.583     9.556    bluex_i/redirection_0/branch_taken_ex
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.105     9.661 f  bluex_i/redirection_0/flush_INST_0/O
                         net (fo=121, routed)         2.788    12.449    bluex_i/alu_ex_0/inst/write_reg_addr_out[4]_i_1_n_0
    SLICE_X109Y78        FDCE                                         f  bluex_i/alu_ex_0/inst/rt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE                         0.000     0.000 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[1]/C
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[1]/Q
                         net (fo=1, routed)           0.120     0.248    bluex_i/alu_ex_0/inst/write_reg_addr_in[1]
    SLICE_X111Y94        FDCE                                         r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDCE                         0.000     0.000 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[2]/C
    SLICE_X111Y95        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[2]/Q
                         net (fo=1, routed)           0.114     0.255    bluex_i/alu_ex_0/inst/write_reg_addr_in[2]
    SLICE_X111Y95        FDCE                                         r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE                         0.000     0.000 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[0]/C
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bluex_i/alu_ex_0/inst/write_reg_addr_in_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    bluex_i/alu_ex_0/inst/write_reg_addr_in[0]
    SLICE_X111Y94        FDCE                                         r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/reg_wb_0/inst/write_reg_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.404%)  route 0.136ns (51.596%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE                         0.000     0.000 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[4]/C
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[4]/Q
                         net (fo=4, routed)           0.136     0.264    bluex_i/reg_wb_0/inst/write_reg_addr_inw[4]
    SLICE_X108Y93        FDCE                                         r  bluex_i/reg_wb_0/inst/write_reg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/reg_wb_0/inst/write_reg_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.052%)  route 0.135ns (48.948%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE                         0.000     0.000 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[1]/C
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[1]/Q
                         net (fo=4, routed)           0.135     0.276    bluex_i/reg_wb_0/inst/write_reg_addr_inw[1]
    SLICE_X108Y93        FDCE                                         r  bluex_i/reg_wb_0/inst/write_reg_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.898%)  route 0.136ns (49.102%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE                         0.000     0.000 r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[1]/C
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[1]/Q
                         net (fo=4, routed)           0.136     0.277    bluex_i/wrapper_mem_0/inst/write_reg_addr_inw[1]
    SLICE_X110Y93        FDCE                                         r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/wrapper_mem_0/inst/memory_to_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/reg_wb_0/inst/memory_to_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDCE                         0.000     0.000 r  bluex_i/wrapper_mem_0/inst/memory_to_reg_reg/C
    SLICE_X112Y94        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bluex_i/wrapper_mem_0/inst/memory_to_reg_reg/Q
                         net (fo=1, routed)           0.114     0.278    bluex_i/reg_wb_0/inst/memory_to_reg_inw
    SLICE_X113Y93        FDCE                                         r  bluex_i/reg_wb_0/inst/memory_to_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/reg_wb_0/inst/write_reg_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (45.972%)  route 0.150ns (54.028%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE                         0.000     0.000 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[2]/C
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[2]/Q
                         net (fo=4, routed)           0.150     0.278    bluex_i/reg_wb_0/inst/write_reg_addr_inw[2]
    SLICE_X108Y93        FDCE                                         r  bluex_i/reg_wb_0/inst/write_reg_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/wrapper_mem_0/inst/alu_result_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/reg_wb_0/inst/alu_result_inr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.005%)  route 0.153ns (51.996%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE                         0.000     0.000 r  bluex_i/wrapper_mem_0/inst/alu_result_reg[14]/C
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bluex_i/wrapper_mem_0/inst/alu_result_reg[14]/Q
                         net (fo=6, routed)           0.153     0.294    bluex_i/reg_wb_0/inst/alu_result_inw[14]
    SLICE_X111Y80        FDCE                                         r  bluex_i/reg_wb_0/inst/alu_result_inr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.522%)  route 0.166ns (56.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE                         0.000     0.000 r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[0]/C
    SLICE_X111Y94        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bluex_i/alu_ex_0/inst/write_reg_addr_out_reg[0]/Q
                         net (fo=4, routed)           0.166     0.294    bluex_i/wrapper_mem_0/inst/write_reg_addr_inw[0]
    SLICE_X110Y93        FDCE                                         r  bluex_i/wrapper_mem_0/inst/write_reg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





