// Seed: 1398387974
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2
    , id_4,
    output id_3
);
  assign id_3 = id_1;
endmodule
