{
  "cpu": "mcxn946",
  "groups": [
    {
      "group": {
        "name": "Configuration",
        "description": "Configuration"
      },
      "registers": [
        {
          "id": "field000",
          "name": "BOOT_CFG",
          "description": "Boot Configuration",
          "offset_int": "0",
          "default_value_int": "0x59630000",
          "bitfields": [
            {
              "width": 2,
              "id": "field000-bits0-1",
              "name": "BOOT_SRC",
              "description": "Primary boot source",
              "values": [
                {
                  "name": "INTERNAL_FLASH_0B00",
                  "value": 0,
                  "description": "Internal flash"
                },
                {
                  "name": "FLEXSPI_FLASH_XIP",
                  "value": 1,
                  "description": "FlexSPI flash XIP image"
                },
                {
                  "name": "SECONDARY_BOOTLOADER",
                  "value": 2,
                  "description": "Secondary Boot loader in Bank1 IFR0 (32KB)"
                },
                {
                  "name": "INTERNAL_FLASH_0B11",
                  "value": 3,
                  "description": "Internal flash"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1
            },
            {
              "width": 3,
              "id": "field000-bits4-6",
              "name": "ISP_BOOT_IF",
              "description": "ISP boot interface",
              "values": [
                {
                  "name": "AUTO_ISP",
                  "value": 0,
                  "description": "Auto ISP"
                },
                {
                  "name": "UART_ISP",
                  "value": 1,
                  "description": "UART ISP"
                },
                {
                  "name": "SPI_SLAVE",
                  "value": 2,
                  "description": "SPI Slave ISP"
                },
                {
                  "name": "I2C_SLAVE",
                  "value": 3,
                  "description": "I2C slave ISP"
                },
                {
                  "name": "USB0_HID",
                  "value": 4,
                  "description": "USB0 HID"
                },
                {
                  "name": "USB1_HID",
                  "value": 5,
                  "description": "USB1 HID"
                },
                {
                  "name": "CAN_ISP",
                  "value": 6,
                  "description": "CAN ISP"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 2,
              "id": "field000-bits8-9",
              "name": "REC_BOOT_SRC",
              "description": "Recovery boot source",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Recovery boot disabled"
                },
                {
                  "name": "XIP_IMAGE",
                  "value": 1,
                  "description": "XIP image in Bank1 IFR0 (32KB)"
                },
                {
                  "name": "SB3_IMAGE",
                  "value": 2,
                  "description": "SB3 image in 1-bit SPI flash connected to FlexComm. FC7 used for this function by default overlappes with FlexSPI A"
                }
              ]
            },
            {
              "width": 2
            },
            {
              "width": 2,
              "id": "field000-bits12-13",
              "name": "BOOT_SPEED",
              "description": "Boot speed. Selects the core frequency and voltage to use during ROM execution",
              "values": [
                {
                  "name": "FRO_48_MHZ",
                  "value": 0,
                  "description": "48 MHz FRO @ 1.0V"
                },
                {
                  "name": "FRO_72_MHZ",
                  "value": 1,
                  "description": "72 MHz FRO @ 1.1V"
                },
                {
                  "name": "FRO_144_MHZ",
                  "value": 2,
                  "description": "144 MHz FRO @ 1.2V"
                },
                {
                  "name": "PLL_150_MHZ",
                  "value": 3,
                  "description": "150 MHz PLL @ 1.2V"
                }
              ]
            },
            {
              "width": 2
            },
            {
              "width": 16,
              "access": "WRITE_CONST",
              "id": "field000-bits16-31",
              "name": "HEADER",
              "description": "CMPA Header marker should be set to 0x5963. After this header is set, all non-zero values will take effect; leaving all settings at 0xff will cause undefined behavior. It is recommended to set all values to 0x00 before setting the CMPA header value"
            }
          ]
        },
        {
          "id": "field004",
          "name": "FLASH_CFG",
          "description": "Flash Configuration",
          "offset_int": "0x0004",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 5,
              "id": "field004-bits0-4",
              "name": "FLASH_REMAP_SIZE",
              "description": "Flash remap size. FLASH_REMAP_SIZE defines the size of the secondary boot image (the range of flash addresses that will be remapped)in internal flash, where remapped address end = (FLASH_REMAP_SIZE + 1)"
            },
            {
              "width": 3,
              "id": "field004-bits5-7",
              "name": "OEM_BANK1_IFR0_PROT",
              "description": "Defines flash protection of Bank1_IFR0 area based on usage. Note, if the SBL / Recovery image size is more than IFR0 size of 32KB then sectors from user flash can be associated for extended image size using CMPA.REC_IMG_EXT0/1",
              "values": [
                {
                  "name": "OEM_ROM_RWXL_CODE",
                  "value": 0,
                  "description": "Not determined by ROM (MBC fields are modified by OEM code)"
                },
                {
                  "name": "OEM_ROOT_RWXL_1010",
                  "value": 1,
                  "description": "Used as OEM Root of Trust image, in other words secondary boot loader (OEM_SBL). MBC protection bits set as RWXL = 1010. Updatable by OEM code later"
                },
                {
                  "name": "OEM_SBL_RWXL_1011",
                  "value": 2,
                  "description": "Used as OEM_SBL. MBC protection bits set as RWXL = 1011"
                },
                {
                  "name": "OEM_SBL_RWXL_0011",
                  "value": 3,
                  "description": "Used as OEM_SBL. MBC protection bits set as RWXL = 0011"
                },
                {
                  "name": "OEM_REC_RWXL_1010",
                  "value": 4,
                  "description": "Used as OEM recovery boot image with MBC protection RWXL = 1010 on ROM exiting to recovery image. But set to RWXL = 1010 on ROM exiting to user image"
                },
                {
                  "name": "OEM_REC_RWXL_1011",
                  "value": 5,
                  "description": "Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image. But set to RWXL = 1011 on ROM exiting to user image"
                },
                {
                  "name": "OEM_REC_RWXL_0011",
                  "value": 6,
                  "description": "Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image. But set to RWXL = 0011 on ROM exiting to user image"
                },
                {
                  "name": "OEM_REC_RWXL_0001",
                  "value": 7,
                  "description": "Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image. But set to RWXL = 0001 on ROM exiting to user image"
                }
              ]
            },
            {
              "width": 2,
              "id": "field004-bits8-9",
              "name": "ISP_PIN_ENTRY",
              "description": "Disable ISP mode entry through pin assertion",
              "values": [
                {
                  "name": "ALLOWED_0B00",
                  "value": 0,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "DISABLED_0B01",
                  "value": 1,
                  "description": "ISP entry disabled"
                },
                {
                  "name": "ALLOWED_0B10",
                  "value": 2,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "ALLOWED_0B11",
                  "value": 3,
                  "description": "ISP entry allowed"
                }
              ]
            },
            {
              "width": 2,
              "id": "field004-bits10-11",
              "name": "ISP_DM_ENTRY",
              "description": "Disable ISP mode entry through debug mailbox command",
              "values": [
                {
                  "name": "ALLOWED_0B00",
                  "value": 0,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "DISABLED_0B01",
                  "value": 1,
                  "description": "ISP entry disabled"
                },
                {
                  "name": "ALLOWED_0B10",
                  "value": 2,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "ALLOWED_0B11",
                  "value": 3,
                  "description": "ISP entry allowed"
                }
              ]
            },
            {
              "width": 2,
              "id": "field004-bits12-13",
              "name": "ISP_API_ENTRY",
              "description": "Disable ISP mode entry through ROM API call. ISP mode can be entered through ROM API invocation",
              "values": [
                {
                  "name": "ALLOWED_0B00",
                  "value": 0,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "DISABLED_0B01",
                  "value": 1,
                  "description": "ISP entry disabled"
                },
                {
                  "name": "ALLOWED_0B10",
                  "value": 2,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "ALLOWED_0B11",
                  "value": 3,
                  "description": "ISP entry allowed"
                }
              ]
            },
            {
              "width": 2,
              "id": "field004-bits14-15",
              "name": "ISP_FT_ENTRY",
              "description": "Disable ISP mode entry through image authentication failure",
              "values": [
                {
                  "name": "ALLOWED_0B00",
                  "value": 0,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "DISABLED_0B01",
                  "value": 1,
                  "description": "ISP entry disabled"
                },
                {
                  "name": "ALLOWED_0B10",
                  "value": 2,
                  "description": "ISP entry allowed"
                },
                {
                  "name": "ALLOWED_0B11",
                  "value": 3,
                  "description": "ISP entry allowed"
                }
              ]
            },
            {
              "width": 16
            }
          ]
        },
        {
          "id": "field008",
          "name": "BOOT_LED_STATUS",
          "description": "Boot LED Status",
          "offset_int": "0x0008",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field008-bits0-7",
              "name": "REC_BOOT_LED",
              "description": "Assert on recovery boot. ROM drives the GPIO pin high, identified by this field whenever primary boot fails and fall through to recovery boot source. [4:0] GPIO Pin number. P0_0 and P0_1 are not supported. [7:5] GPIO port number. Only 0 - 4 ports are allowed. If this feature is not use then set this field to 0x00. If this feature is not use then set this field to 0x00"
            },
            {
              "width": 8,
              "id": "field008-bits8-15",
              "name": "ISP_BOOT_LED",
              "description": "Assert on ISP fall through. ROM drives the GPIO pin high identified by this field whenever primary boot fails and execution falls through to ISP mode. [[4:0] GPIO Pin number. P0_0 and P0_1 are not supported. [7:5] GPIO port number. Only 0 - 4 ports are allowed. If this feature is not use then set this field to 0x00. If this feature is not use then set this field to 0x00"
            },
            {
              "width": 8,
              "id": "field008-bits16-23",
              "name": "BOOT_FAIL_LED",
              "description": "Assert on fatal errors during boot. ROM drives the GPIO pin high identified by this field whenever primary boot fails due to fatal errors before locking-up/reset. [4:0] GPIO Pin number. P0_0 and P0_1 are not supported. [7:5] GPIO port number. Only 0 - 4 ports are allowed. If this feature is not use then set this field to 0x00. If this feature is not use then set this field to 0x00"
            },
            {
              "width": 8
            }
          ]
        },
        {
          "id": "field00C",
          "name": "BOOT_TIMERS",
          "description": "Boot Timers",
          "offset_int": "0x000C",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 16,
              "id": "field00C-bits0-15",
              "name": "POWERDOWN_TIMEOUT_SECS",
              "description": "Powerdown timeout: ISP mode peripheral detection timeout value in seconds. If a non-zero value is program and peripheral activity is not detected within the number of seconds specified here, then the device will go to power down mode to conserve power"
            },
            {
              "width": 16,
              "id": "field00C-bits16-31",
              "name": "WDOG_TIMEOUT_COUNT",
              "description": "WDOG timeout: Upper 16 bits of 24-bit count value in WWDT0_TC register Timeout value in seconds. The lower 8 bits of WWDT0_TC are set to 0. When a non-zero value is programmed in this field ROM configures the watch dog timer to reset the device on timeout before passing execution control to user code"
            }
          ]
        },
        {
          "id": "field010",
          "name": "FLEXSPI_BOOT_CFG0",
          "description": "FlexSPI Boot Configuration 0",
          "offset_int": "0x0010",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field010-bit0",
              "name": "FLEXSPI_AUTO_PROBE_EN",
              "description": "Quad/Octal-SPI flash auto probe feature enable",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 3,
              "id": "field010-bits1-3",
              "name": "FLEXSPI_PROBE_TYPE",
              "description": "Quad/Octal-SPI flash probe type. Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set",
              "values": [
                {
                  "name": "QUADSPI_NOR",
                  "value": 0,
                  "description": "QuadSPI NOR"
                },
                {
                  "name": "MACRONIC_OCTAL_FLASH",
                  "value": 1,
                  "description": "Macronix Octal FLASH"
                },
                {
                  "name": "MICRON_OCTAL_FLASH",
                  "value": 2,
                  "description": "Micron Octal FLASH"
                },
                {
                  "name": "ADESTO_OCTAL_FLASH",
                  "value": 3,
                  "description": "Adesto Octal FLASH"
                }
              ]
            },
            {
              "width": 3,
              "id": "field010-bits4-6",
              "name": "FLEXSPI_FLASH_TYPE",
              "description": "Define typical Serial NOR Flash types. This field is always used irrespective of FLEXSPI_AUTO_PROBE_EN value",
              "values": [
                {
                  "name": "QSPI_ADDR_3B",
                  "value": 0,
                  "description": "QSPI ADDR 3B"
                },
                {
                  "name": "HYPER_1V8",
                  "value": 2,
                  "description": "HYPER 1V8"
                },
                {
                  "name": "HYPER_3V3",
                  "value": 3,
                  "description": "HYPER 3V3"
                },
                {
                  "name": "DDR_MXIC",
                  "value": 4,
                  "description": "FlexSPI_DDR_MXIC"
                },
                {
                  "name": "DDR_MICRON",
                  "value": 5,
                  "description": "FlexSPI_DDR_MICRON"
                }
              ]
            },
            {
              "width": 4,
              "id": "field010-bits7-10",
              "name": "FLEXSPI_DUMMY_CYCLES",
              "description": "Quad/Octal-SPI dummy cycles for read command. If a non-zero value is programmed in this field, then the value is used to override the default number of dummy cycles for a fast read command read from the serial flash’s SFDP information. Note: this field is only used if FLEXSPI_AUTO_PROBE_EN is set"
            },
            {
              "width": 3,
              "id": "field010-bits11-13",
              "name": "FLEXSPI_FREQUENCY",
              "description": "Quad/Octal-SPI flash interface frequency. Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set",
              "values": [
                {
                  "name": "MHZ_75",
                  "value": 0,
                  "description": "75Mhz"
                },
                {
                  "name": "MHZ_60",
                  "value": 1,
                  "description": "60Mhz"
                },
                {
                  "name": "MHZ_50",
                  "value": 2,
                  "description": "50Mhz"
                },
                {
                  "name": "MHZ_100",
                  "value": 3,
                  "description": "100Mhz"
                }
              ]
            },
            {
              "width": 1,
              "id": "field010-bit14",
              "name": "FLEXSPI_RESET_ENABLE",
              "description": "Use O/QSPI_RESET_PIN to reset the flash device",
              "values": [
                {
                  "name": "NO_RESET",
                  "value": 0,
                  "description": "NO_RESET(O/QSPI device reset pin is not connected or available"
                },
                {
                  "name": "EN_RESET",
                  "value": 1,
                  "description": "EN_RESET(O/QSPI device reset pin is connected to a GPIO (QSPI_RESET_PIN)"
                }
              ]
            },
            {
              "width": 3,
              "id": "field010-bits15-17",
              "name": "FLEXSPI_RESET_GPIO_PORT",
              "description": "When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO port number to use for O/QSPI reset function"
            },
            {
              "width": 5,
              "id": "field010-bits18-22",
              "name": "FLEXSPI_RESET_GPIO_PIN",
              "description": "When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO pin number to use for O/QSPI reset function"
            },
            {
              "width": 2,
              "id": "field010-bits23-24",
              "name": "FLEXSPI_HOLD_TIME",
              "description": "Delay after reset before accessing Quad/Octal-SPI flash devices. Note, for POR in addition to this wait time FLEXSPI_PWR_HOLD_TIME is added",
              "values": [
                {
                  "name": "WAIT_500US",
                  "value": 0,
                  "description": "Wait for 500 microseconds"
                },
                {
                  "name": "WAIT_1MS",
                  "value": 1,
                  "description": "Wait for 1 milliseconds"
                },
                {
                  "name": "WAIT_3MS",
                  "value": 2,
                  "description": "Wait for 3 milliseconds"
                },
                {
                  "name": "WAIT_10MS",
                  "value": 3,
                  "description": "Wait for 10 milliseconds"
                }
              ]
            },
            {
              "width": 4,
              "id": "field010-bits25-28",
              "name": "FLEXSPI_PWR_HOLD_TIME",
              "description": "Delay after POR before accessing Quad/Octal-SPI flash devices in addition to delay defined by FLEXSPI_HOLD TIME field",
              "values": [
                {
                  "name": "NO_DELAY",
                  "value": 0,
                  "description": "No delay"
                },
                {
                  "name": "WAIT_100US",
                  "value": 1,
                  "description": "Waits additional 100 microseconds"
                },
                {
                  "name": "WAIT_500US",
                  "value": 2,
                  "description": "Waits additional 500 microseconds"
                },
                {
                  "name": "WAIT_1MS",
                  "value": 3,
                  "description": "Waits additional 1 milliseconds"
                },
                {
                  "name": "WAIT_10MS",
                  "value": 4,
                  "description": "Waits additional 10 milliseconds"
                },
                {
                  "name": "WAIT_20MS",
                  "value": 5,
                  "description": "Waits additional 20 milliseconds"
                },
                {
                  "name": "WAIT_40MS",
                  "value": 6,
                  "description": "Waits additional 40 milliseconds"
                },
                {
                  "name": "WAIT_60MS",
                  "value": 7,
                  "description": "Waits additional 60 milliseconds"
                },
                {
                  "name": "WAIT_80MS",
                  "value": 8,
                  "description": "Waits additional 80 milliseconds"
                },
                {
                  "name": "WAIT_100SM",
                  "value": 9,
                  "description": "Waits additional 100 milliseconds"
                },
                {
                  "name": "WAIT_120MS",
                  "value": 10,
                  "description": "Waits additional 120 milliseconds"
                },
                {
                  "name": "WAIT_140MS",
                  "value": 11,
                  "description": "Waits additional 140 milliseconds"
                },
                {
                  "name": "WAIT_160MS",
                  "value": 12,
                  "description": "Waits additional 160 milliseconds"
                },
                {
                  "name": "WAIT_180MS",
                  "value": 13,
                  "description": "Waits additional 180 milliseconds"
                },
                {
                  "name": "WAIT_200MS",
                  "value": 14,
                  "description": "Waits additional 200 milliseconds"
                },
                {
                  "name": "WAIT_220MS",
                  "value": 15,
                  "description": "Waits additional 220 milliseconds"
                }
              ]
            },
            {
              "width": 2
            },
            {
              "width": 1,
              "id": "field010-bit31",
              "name": "PORT_SEL",
              "description": "Defines which FlexSPI portA/B is used for boot",
              "values": [
                {
                  "name": "PORT_A",
                  "value": 0,
                  "description": "Port A"
                },
                {
                  "name": "PORT_B",
                  "value": 1,
                  "description": "Port B"
                }
              ]
            }
          ]
        },
        {
          "id": "field014",
          "name": "FLEXSPI_BOOT_CFG1",
          "description": "FlexSPI Boot Configuration 1",
          "offset_int": "0x0014",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 7,
              "id": "field014-bits0-6",
              "name": "FLEXSPI_DELAY_CELL_NUM",
              "description": "Delay cell numbers for Flash read sampling via DQS (either internal loopback or external DQS). The value provided here is loaded into the FLEXSPIn_DLLnCR"
            },
            {
              "width": 10,
              "id": "field014-bits7-16",
              "name": "FLEXSPI_IMAGE_OFFSET",
              "description": "Any offset in memory mapped FlexSPI Flash area could be remapped to offset zero to support eXecute In Place (XIP) of image programmed at different offset. This allows to build all update images with same RO base address, which are programmed at offset 0 or higher offset. FLEXSPI_IMAGE_OFFSET field specifies the offset location of the second image. FLEXSPI_REMAP_IMAGE_SIZE field specifies the size multiple to determine the size of area to be remapped. If this field is left blank boot ROM will not enable FlexSPI remap feature. The physical flash offset is computed as below: physical offset = FLEXSPI_IMAGE_OFFSET"
            },
            {
              "width": 4,
              "id": "field014-bits17-20",
              "name": "FLEXSPI_REMAP_IMAGE_SIZE",
              "description": "Any offset in memory mapped FlexSPI Flash area could be remapped to offset zero to support eXecute In Place (XIP) of image programmed at different offset. This allows to build all update images with same RO base address, which are programmed at offset 0 or higher offset. FLEXSPI_IMAGE_OFFSET field specifies the offset location of second image. FLEXSPI_REMAP_IMAGE_SIZE field specifies the size multiple to determine the size of area to be remapped. NOTE: FlexSPI remap size cannot exceed the start address of boot image 1",
              "values": [
                {
                  "name": "SIZE_OFFSET",
                  "value": 0,
                  "description": "Remap size = FLEXSPI_IMAGE_OFFSET * 256KByte; '' SIZE_OFFSET ''Size of the remapped area (aka second half) is same as first half. It is determined by FLEXSPI_IMAGE_OFFSET Field"
                },
                {
                  "name": "SIZE_1MB",
                  "value": 1,
                  "description": "Size of remapped area is 1MByte"
                },
                {
                  "name": "SIZE_2MB",
                  "value": 2,
                  "description": "Size of remapped area is 2MByte"
                },
                {
                  "name": "SIZE_3MB",
                  "value": 3,
                  "description": "Size of remapped area is 3MByte"
                },
                {
                  "name": "SIZE_4MB",
                  "value": 4,
                  "description": "Size of remapped area is 4MByte"
                },
                {
                  "name": "SIZE_5MB",
                  "value": 5,
                  "description": "Size of remapped area is 5MByte"
                },
                {
                  "name": "SIZE_6MB",
                  "value": 6,
                  "description": "Size of remapped area is 6MByte"
                },
                {
                  "name": "SIZE_7MB",
                  "value": 7,
                  "description": "Size of remapped area is 7MByte"
                },
                {
                  "name": "SIZE_8MB",
                  "value": 8,
                  "description": "Size of remapped area is 8MByte"
                },
                {
                  "name": "SIZE_9MB",
                  "value": 9,
                  "description": "Size of remapped area is 9MByte"
                },
                {
                  "name": "SIZE_10MB",
                  "value": 10,
                  "description": "Size of remapped area is 10MByte"
                },
                {
                  "name": "SIZE_11MB",
                  "value": 11,
                  "description": "Size of remapped area is 11MByte"
                },
                {
                  "name": "SIZE_12MB",
                  "value": 12,
                  "description": "Size of remapped area is 12MByte"
                },
                {
                  "name": "SIZE_256KB",
                  "value": 13,
                  "description": "Size of remapped area is 256KByte"
                },
                {
                  "name": "SIZE_512KB",
                  "value": 14,
                  "description": "Size of remapped area is 512KByte"
                },
                {
                  "name": "SIZE_768KB",
                  "value": 15,
                  "description": "Size of remapped area is 768KByte"
                }
              ]
            },
            {
              "width": 11
            }
          ]
        },
        {
          "id": "field018",
          "name": "REC_SPI_FLASH_CFG0",
          "description": "Recovery SPI Flash Configuration 0",
          "offset_int": "0x0018",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field018-bits0-7",
              "name": "REC_SPI_SCK_PIN",
              "description": "Override default SPI_SCK ISP pin. Identifies the pin to be used as SPI_SCK pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field018-bits8-11",
              "name": "REC_SPI_SCK_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by REC_SPI_SCK_PIN"
            },
            {
              "width": 4,
              "id": "field018-bits12-15",
              "name": "REC_SPI_FLEXCOM",
              "description": "Identifies the FlexComm used for SPI ISP mode"
            },
            {
              "width": 8,
              "id": "field018-bits16-23",
              "name": "REC_SPI_MOSI_PIN",
              "description": "Override default SPI_MOSI ISP pin. Identifies the pin to be used as SPI_MOSI pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field018-bits24-27",
              "name": "REC_SPI_MOSI_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by REC_SPI_MOSI_PIN"
            },
            {
              "width": 4
            }
          ]
        },
        {
          "id": "field01C",
          "name": "REC_SPI_FLASH_CFG1",
          "description": "Recovery SPI Flash Configuration 1",
          "offset_int": "0x001C",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field01C-bits0-7",
              "name": "REC_SPI_MISO_PIN",
              "description": "Override default SPI_MISO ISP pin. Identifies the pin to be used as SPI_MISO pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field01C-bits8-11",
              "name": "REC_SPI_MISO_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by REC_SPI_MISO_PIN"
            },
            {
              "width": 4
            },
            {
              "width": 8,
              "id": "field01C-bits16-23",
              "name": "REC_SPI_SSEL_PIN",
              "description": "Override default SPI_SSEL ISP pin. Identifies the pin to be used as SPI_SSEL pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field01C-bits24-27",
              "name": "REC_SPI_SSEL_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by REC_SPI_SSEL_PIN"
            },
            {
              "width": 2,
              "id": "field01C-bits28-29",
              "name": "REC_SPI_SSEL_X",
              "description": "SPI chip select number. FlexComm SPI interfaces supports up to four chip selects"
            },
            {
              "width": 2,
              "id": "field01C-bits30-31",
              "name": "REC_BOOT_PIN_CUST",
              "description": "Use customer defined pins for 1-bit SPI recovery boot pins",
              "values": [
                {
                  "name": "DEFAULT_ROM_0b00",
                  "value": 0,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "CUSTOMER_DEF_0b01",
                  "value": 1,
                  "description": "Customer defined"
                },
                {
                  "name": "DEFAULT_ROM_0b10",
                  "value": 2,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "DEFAULT_ROM_0b11",
                  "value": 3,
                  "description": "Default ROM defined pins"
                }
              ]
            }
          ]
        },
        {
          "id": "field020",
          "name": "ISP_UART_CFG",
          "description": "ISP UART Configuration",
          "offset_int": "0x0020",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field020-bits0-7",
              "name": "UART_RX_PIN",
              "description": "Override default UART RX ISP pin. Identifies the pin to be used as UART_RX pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field020-bits8-11",
              "name": "UART_RX_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by UART_RX_PIN"
            },
            {
              "width": 4,
              "id": "field020-bits12-15",
              "name": "UART_ISP_FLEXCOM",
              "description": "Identifies the FlexComm used for UART ISP mode"
            },
            {
              "width": 8,
              "id": "field020-bits16-23",
              "name": "UART_TX_PIN",
              "description": "Override default UART TX ISP pin. Identifies the pin to be used as UART_TX pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field020-bits24-27",
              "name": "UART_TX_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by UART_TX_PIN"
            },
            {
              "width": 4
            }
          ]
        },
        {
          "id": "field024",
          "name": "ISP_I2C_CFG",
          "description": "ISP I2C Configuration",
          "offset_int": "0x0024",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field024-bits0-7",
              "name": "I2C_SCL_PIN",
              "description": "Override default I2C SCL ISP pin. Identifies the pin to be used as I2C_SCL pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field024-bits8-11",
              "name": "I2C_SCL_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by I2C_SCL_PIN"
            },
            {
              "width": 4,
              "id": "field024-bits12-15",
              "name": "I2C_ISP_FLEXCOM",
              "description": "Identifies the FlexComm used for I2C ISP mode"
            },
            {
              "width": 8,
              "id": "field024-bits16-23",
              "name": "I2C_SDA_PIN",
              "description": "Override default I2C SDA ISP pin. Identifies the pin to be used as I2C_SDA pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field024-bits24-27",
              "name": "I2C_SDA_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by I2C_SDA_PIN"
            },
            {
              "width": 4
            }
          ]
        },
        {
          "id": "field028",
          "name": "ISP_CAN_CFG",
          "description": "ISP CAN Configuration",
          "offset_int": "0x0028",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field028-bits0-7",
              "name": "CAN_RX_PIN",
              "description": "Override default CAN RX ISP pin. Identifies the pin to be used as CAN_RX pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field028-bits8-11",
              "name": "CAN_RX_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by CAN_RX_PIN"
            },
            {
              "width": 4,
              "id": "field028-bits12-15",
              "name": "CAN_ISP_INST",
              "description": "Identifies the instance used for CAN ISP mode",
              "values": [
                {
                  "name": "CAN_0",
                  "value": 0,
                  "description": "For CAN0"
                },
                {
                  "name": "CAN_1",
                  "value": 1,
                  "description": "For CAN1"
                }
              ]
            },
            {
              "width": 8,
              "id": "field028-bits16-23",
              "name": "CAN_TX_PIN",
              "description": "Override default CAN TX ISP pin. Identifies the pin to be used as CAN_TX pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field028-bits24-27",
              "name": "CAN_TX_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by CAN_TX_PIN"
            },
            {
              "width": 4,
              "id": "field028-bits28-31",
              "name": "CAN_BAUD_RATE",
              "description": "CAN baud rate. Baud rate configured during CAN ISP mode",
              "values": [
                {
                  "name": "AUTO_DETECT",
                  "value": 0,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "KBPS_125",
                  "value": 1,
                  "description": "125 kbps"
                },
                {
                  "name": "KBPS_250",
                  "value": 2,
                  "description": "250 kbps"
                },
                {
                  "name": "KBPS_500",
                  "value": 3,
                  "description": "500 kbps"
                },
                {
                  "name": "KBPS_750",
                  "value": 4,
                  "description": "750 kbps"
                },
                {
                  "name": "KBPS_1000",
                  "value": 5,
                  "description": "1000 kbps"
                },
                {
                  "name": "AUTO_DETECT_0b0110",
                  "value": 6,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b0111",
                  "value": 7,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1000",
                  "value": 8,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1001",
                  "value": 9,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1010",
                  "value": 10,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1011",
                  "value": 11,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1100",
                  "value": 12,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1101",
                  "value": 13,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1110",
                  "value": 14,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                },
                {
                  "name": "AUTO_DETECT_0b1111",
                  "value": 15,
                  "description": "Auto baud detection (125K, 250K, 500K, 750K, 1M)"
                }
              ]
            }
          ]
        },
        {
          "id": "field02C",
          "name": "ISP_SPI_CFG0",
          "description": "ISP SPI Configuration 0",
          "offset_int": "0x002C",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field02C-bits0-7",
              "name": "SPI_SCK_PIN",
              "description": "Override default SPI_SCK ISP pin. Identifies the pin to be used as SPI_SCK pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field02C-bits8-11",
              "name": "SPI_SCK_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by SPI_SCK_PIN"
            },
            {
              "width": 4,
              "id": "field02C-bits12-15",
              "name": "SPI_ISP_FLEXCOM",
              "description": "Identifies the FlexComm used for SPI ISP mode"
            },
            {
              "width": 8,
              "id": "field02C-bits16-23",
              "name": "SPI_MOSI_PIN",
              "description": "Override default SPI_MOSI ISP pin. Identifies the pin to be used as SPI_MOSI pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field02C-bits24-27",
              "name": "SPI_MOSI_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by SPI_MOSI_PIN"
            },
            {
              "width": 4
            }
          ]
        },
        {
          "id": "field030",
          "name": "ISP_SPI_CFG1",
          "description": "ISP SPI Configuration 1",
          "offset_int": "0x0030",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field030-bits0-7",
              "name": "SPI_MISO_PIN",
              "description": "Override default SPI_MISO ISP pin. Identifies the pin to be used as SPI_MISO pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field030-bits8-11",
              "name": "SPI_MISO_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by SPI_MISO_PIN"
            },
            {
              "width": 4
            },
            {
              "width": 8,
              "id": "field030-bits16-23",
              "name": "SPI_SSEL_PIN",
              "description": "Override default SPI_SSEL ISP pin. Identifies the pin to be used as SPI_SSEL pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field030-bits24-27",
              "name": "SPI_SSEL_FUNC_SLOT",
              "description": "Identifies the ALT pin mux function to use for the pin selected by SPI_SSEL_PIN"
            },
            {
              "width": 2,
              "id": "field030-bits28-29",
              "name": "ISP_SPI_SSEL_X",
              "description": "SPI chip select number. FlexComm SPI interfaces supports up to four chip selects"
            },
            {
              "width": 2
            }
          ]
        },
        {
          "id": "field034",
          "name": "ISP_USB_ID",
          "description": "ISP USB Identification",
          "offset_int": "0x0034",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 16,
              "id": "field034-bits0-15",
              "name": "USB_VENDOR_ID",
              "description": "Customer defined USB vendor ID used during USB-ISP mode device enumeration"
            },
            {
              "width": 16,
              "id": "field034-bits16-31",
              "name": "USB_PRODUCT_ID",
              "description": "Customer defined USB product ID used during USB-ISP mode device enumeration"
            }
          ]
        },
        {
          "id": "field038",
          "name": "ISP_USB_CFG",
          "description": "ISP USB Configuration",
          "offset_int": "0x0038",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field038-bits0-7",
              "name": "USBX_VBUS_PIN",
              "deprecated_names": ["USB0_VBUS_PIN"],
              "description": "Override default USBx_VBUS_DETECT ISP pin. Identifies the pin to be used as USBx_VBUS detect pin. [4:0] GPIO Pin number [7:5] GPIO port number"
            },
            {
              "width": 4,
              "id": "field038-bits8-11",
              "name": "USBX_VBUS_FUNC_SLOT",
              "deprecated_names": ["USB0_VBUS_FUNC_SLOT"],
              "description": "Identifies the ALT pin mux function to use for the pin selected by USBx_VBUS_PIN"
            },
            {
              "width": 4
            },
            {
              "width": 3,
              "id": "field038-bits16-18",
              "name": "EXT_XTAL_CLK",
              "description": "USB PHY input clock frequency. For USB high speed PHY external XTAL input is needed. This field specifies the frequency of XTAL used on board. • 000b - 24MHz input clock (Divide by 20) • 001b - 30MHz input clock (Divide by 16) • 010b - 32MHz input clock (Divide by 15) • 011b - Reserved • 100b - 20MHz input clock (Divide by 24) • 101b - 19.2MHz input clock (Divide by 25) • 110b - 16MHz input clock (Divide by 30) - Default option when CMPA is blank. • 111b - 12MHz input clock (Divide by 40)",
              "values": [
                {
                  "name": "XTAL_24MHZ",
                  "value": 0,
                  "description": "24MHz input clock (Divide by 20)"
                },
                {
                  "name": "XTAL_30MHZ",
                  "value": 1,
                  "description": "30MHz input clock (Divide by 16)"
                },
                {
                  "name": "XTAL_32MHZ",
                  "value": 2,
                  "description": "32MHz input clock (Divide by 15)"
                },
                {
                  "name": "XTAL_20MHZ",
                  "value": 4,
                  "description": "20MHz input clock (Divide by 24)"
                },
                {
                  "name": "XTAL_19_2MHZ",
                  "value": 5,
                  "description": "19.2MHz input clock (Divide by 25)"
                },
                {
                  "name": "XTAL_16MHZ",
                  "value": 6,
                  "description": "16MHz input clock (Divide by 30) - Default option when CMPA is blank"
                },
                {
                  "name": "XTAL_12MHZ",
                  "value": 7,
                  "description": "12MHz input clock (Divide by 40)"
                }
              ]
            },
            {
              "width": 1,
              "id": "field038-bit19",
              "name": "PRE_DIV",
              "description": "Enable Pre-divider. Needed to support 48MHz and other high speed crystals",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disable"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enable"
                }
              ]
            },
            {
              "width": 12
            }
          ]
        },
        {
          "id": "field03C",
          "name": "ISP_MISC_CFG",
          "description": "ISP Miscellaneous Configuration",
          "offset_int": "0x003C",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8,
              "id": "field03C-bits0-7",
              "name": "I2C_SLAVE_ADDR",
              "description": "I2C slave address A 7-bit Address used for selecting our device on shared I2C bus system. By default ROM uses 0x10 as slave address. If this address conflicts with another slave on board customer could use this field to override the address"
            },
            {
              "width": 14
            },
            {
              "width": 2,
              "id": "field03C-bits22-23",
              "name": "ISP_USB_CUST",
              "description": "Use customer defined GPIO for USB VBUS detect function during ISP mode",
              "values": [
                {
                  "name": "DEDICATED",
                  "value": 0,
                  "description": "Use dedicated VBUS pins"
                },
                {
                  "name": "USB0_VBUS",
                  "value": 1,
                  "description": "Customer defined GPIO for USB0_VBUS detect"
                },
                {
                  "name": "USB1_VBUS",
                  "value": 2,
                  "description": "Customer defined GPIO for USB1_VBUS detect"
                },
                {
                  "name": "VDD_USB",
                  "value": 3,
                  "description": "Use VDD_USB for VBUS presence. On board regulator should generate VDD_USB voltage using 5V input fo VBUS pin on connector"
                }
              ]
            },
            {
              "width": 2,
              "id": "field03C-bits24-25",
              "name": "ISP_CAN_CUST",
              "description": "Use customer defined CAN ISP pins",
              "values": [
                {
                  "name": "DEFAULT_0b00",
                  "value": 0,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "CUST_DEF_0b01",
                  "value": 1,
                  "description": "Customer defined"
                },
                {
                  "name": "DEFAULT_0b10",
                  "value": 2,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "DEFAULT_0b11",
                  "value": 3,
                  "description": "Default ROM defined pins"
                }
              ]
            },
            {
              "width": 2,
              "id": "field03C-bits26-27",
              "name": "ISP_SPI_CUST",
              "description": "Use customer defined SPI ISP pins",
              "values": [
                {
                  "name": "DEFAULT_0b00",
                  "value": 0,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "CUST_DEF_0b01",
                  "value": 1,
                  "description": "Customer defined"
                },
                {
                  "name": "DEFAULT_0b10",
                  "value": 2,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "DEFAULT_0b11",
                  "value": 3,
                  "description": "Default ROM defined pins"
                }
              ]
            },
            {
              "width": 2,
              "id": "field03C-bits28-29",
              "name": "ISP_I2C_CUST",
              "description": "Use customer defined I2C ISP pins",
              "values": [
                {
                  "name": "DEFAULT_0b00",
                  "value": 0,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "CUST_DEF_0b01",
                  "value": 1,
                  "description": "Customer defined"
                },
                {
                  "name": "DEFAULT_0b10",
                  "value": 2,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "DEFAULT_0b11",
                  "value": 3,
                  "description": "Default ROM defined pins"
                }
              ]
            },
            {
              "width": 2,
              "id": "field03C-bits30-31",
              "name": "ISP_UART_CUST",
              "description": "Use customer defined UART ISP pins",
              "values": [
                {
                  "name": "DEFAULT_0b00",
                  "value": 0,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "CUST_DEF_0b01",
                  "value": 1,
                  "description": "Customer defined"
                },
                {
                  "name": "DEFAULT_0b10",
                  "value": 2,
                  "description": "Default ROM defined pins"
                },
                {
                  "name": "DEFAULT_0b11",
                  "value": 3,
                  "description": "Default ROM defined pins"
                }
              ]
            }
          ]
        },
        {
          "id": "field040",
          "name": "DCFG_CC_SOCU_PIN",
          "description": "Credential Constraints for SoC specific Use Pinned",
          "offset_int": "0x0040",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field040-bit0",
              "name": "NIDEN",
              "description": "Non Secure non-invasive debug enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit1",
              "name": "DBGEN",
              "description": "Non Secure debug enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit2",
              "name": "SPNIDEN",
              "description": "Secure non-invasive debug enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit3",
              "name": "SPIDEN",
              "description": "Secure invasive debug enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "field040-bit5",
              "name": "DSP_DBGEN",
              "description": "DSP debug enable",
              "values": [
                {
                  "name": "USE_Dap",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit6",
              "name": "ISP_CMD_EN",
              "description": "ISP boot command enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit7",
              "name": "FA_CMD_EN",
              "description": "FA Command Enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit8",
              "name": "ME_CMD_EN",
              "description": "Flash Mass Erase Command Enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit9",
              "name": "CPU1_NIDEN",
              "description": "Second CM33 Non-invasive Debug Enable",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Use DAP to enable"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Fixed state"
                }
              ]
            },
            {
              "width": 1,
              "id": "field040-bit10",
              "name": "CPU1_DBGEN",
              "description": "Second CM33 debug Fixed state",
              "values": [
                {
                  "name": "USE_DAP",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "FIXED_STATE",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 4
            },
            {
              "width": 1,
              "id": "field040-bit15",
              "name": "UUID_CHECK",
              "description": "Enforce UUID match during Debug authentication",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Debug certificate can be used with all devices"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Debug certificate per device with matching UUID is needed"
                }
              ]
            },
            {
              "width": 16,
              "id": "field040-bits16-31",
              "name": "INVERSE_VALUE",
              "description": "Inverse Value",
              "calculated": "INVERSE"
            }
          ]
        },
        {
          "id": "field044",
          "name": "DCFG_CC_SOCU_DFLT",
          "description": "Credential Constraints for SoC specific Use Debug Filter",
          "offset_int": "0x0044",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field044-bit0",
              "name": "NIDEN",
              "description": "Non Secure non-invasive debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit1",
              "name": "DBGEN",
              "description": "Non Secure debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit2",
              "name": "SPNIDEN",
              "description": "Secure non-invasive debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit3",
              "name": "SPIDEN",
              "description": "Secure invasive debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 1,
              "id": "field044-bit5",
              "name": "DSP_DBGEN",
              "description": "DSP debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit6",
              "name": "ISP_CMD_EN",
              "description": "ISP command Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit7",
              "name": "FA_CMD_EN",
              "description": "Set FA mode command Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit8",
              "name": "ME_CMD_EN",
              "description": "Mass erase flash command fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit9",
              "name": "CPU1_NIDEN",
              "description": "Second CM33 Non-Invasive Debug Fixed State",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 1,
              "id": "field044-bit10",
              "name": "CPU1_DBGEN",
              "description": "Second CM33 debug Fixed state",
              "values": [
                {
                  "name": "DISABLED",
                  "value": 0,
                  "description": "Disabled"
                },
                {
                  "name": "ENABLED",
                  "value": 1,
                  "description": "Enabled"
                }
              ]
            },
            {
              "width": 5
            },
            {
              "width": 16,
              "id": "field044-bits16-31",
              "name": "INVERSE_VALUE",
              "description": "Inverse Value",
              "calculated": "INVERSE"
            }
          ]
        },
        {
          "id": "field048",
          "name": "VENDOR_USAGE",
          "description": "Vendor Usage",
          "offset_int": "0x0048",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 16
            },
            {
              "width": 16,
              "id": "field048-bits16-31",
              "name": "VENDOR_USAGE",
              "description": "Vendor Usage [31:16]. Upper 16 bits of vendor usage field defined in DAP. Lower 16-bits come from customer field area (CFPA.DBG_REVOKE_VU)"
            }
          ]
        },
        {
          "id": "Reserved0004C",
          "name": "Reserved 0x0004C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x004C",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "field050",
          "name": "SECURE_BOOT_CFG",
          "description": "Secure Boot Configuration",
          "offset_int": "0x0050",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field050-bits0-1",
              "name": "SEC_BOOT_EN",
              "description": "Secure boot enforcement. This field defines the minimum image verification procedure (CRC32, CMAC, ECDSA sign). The Image type field in header indicates the type of verification data (checksum or signature) included in it. Note: Plain < CRC32 < CMAC < ECDSA",
              "values": [
                {
                  "name": "ALL_IMAGES",
                  "value": 0,
                  "description": "All Image types are allowed"
                },
                {
                  "name": "CRC32_IMAGES",
                  "value": 1,
                  "description": "Only CRC32 or signed (CMAC or ECDSA) images are allowed"
                },
                {
                  "name": "SIGNED_IMAGES",
                  "value": 2,
                  "description": "Only Signed (CMAC or ECDSA) images are allowed"
                },
                {
                  "name": "ECDSA_SIGNED",
                  "value": 3,
                  "description": "Only ECDSA signed images are allowed"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 2,
              "id": "field050-bits3-4",
              "name": "LP_SEC_BOOT",
              "description": "Secure boot option for low-power wake from power-down and deep-powerdown. For CFPA/CMPA do CRC check always",
              "values": [
                {
                  "name": "COLD_BOOT",
                  "value": 0,
                  "description": "Same as cold boot"
                },
                {
                  "name": "CHECK_CRC32",
                  "value": 1,
                  "description": "CRC check for CFPA/CMPA & CRC32 check of active image"
                },
                {
                  "name": "CHECK_JUMP",
                  "value": 2,
                  "description": "CRC check for CFPA/CMPA & jump to vector address specified in CFPA"
                },
                {
                  "name": "CMAC_CHECK",
                  "value": 3,
                  "description": "CRC check for CFPA/CMPA & CMAC check of active image"
                }
              ]
            },
            {
              "width": 3
            },
            {
              "width": 2,
              "id": "field050-bits8-9",
              "name": "ENF_CNSA",
              "description": "Enforce CNSA suite approved algorithms for secure boot, secure update and debug authentication. Note, CMAC image authentication is only allowed in 2b'00 setting",
              "values": [
                {
                  "name": "ALL_ALLOWED_0B00",
                  "value": 0,
                  "description": "All algorithm allowed"
                },
                {
                  "name": "LIMITED_0B01",
                  "value": 1,
                  "description": "Only ECC P-384 keys, SHA384 & AES256 algorithms are used"
                },
                {
                  "name": "LIMITED_0B10",
                  "value": 2,
                  "description": "Only ECC P-384 keys, SHA384 & AES256 algorithms are used"
                },
                {
                  "name": "LIMITED_0B11",
                  "value": 3,
                  "description": "Only ECC P-384 keys, SHA384 & AES256 algorithms are used"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits10-11",
              "name": "ENF_TZM_PRESET",
              "description": "Enforce TrustZone-M mode",
              "values": [
                {
                  "name": "IGNORE_0B00",
                  "value": 0,
                  "description": "Ignored"
                },
                {
                  "name": "ENFORCE_0B01",
                  "value": 1,
                  "description": "Enforce preset TZM data in image manifest"
                },
                {
                  "name": "ENFORCE_0B10",
                  "value": 2,
                  "description": "Enforce preset TZM data in image manifest"
                },
                {
                  "name": "ENFORCE_0B11",
                  "value": 3,
                  "description": "Enforce preset TZM data in image manifest"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits12-13",
              "name": "ITRC_ZEROIZE",
              "description": "RAM zeroize on ITRC event. Zeroize long-term storage RAM (RAMA) on subsequent boot when Intrusion and Tamper control signals an intrusion event (ITRC_OUT3). Note, when ITRC is re-configured in application then ITRC_OUT4 (CHIP_RESET) should be triggered with at least same events as ITRC_OUT3 (RAM_ZEROIZE)",
              "values": [
                {
                  "name": "NO_ACTION",
                  "value": 0,
                  "description": "No action"
                },
                {
                  "name": "PKC_RAM_ON_ITRC",
                  "value": 1,
                  "description": "Always Zeroize PKC RAM on ITRC event only"
                },
                {
                  "name": "PKC_RAMA_ON_ITRC",
                  "value": 2,
                  "description": "Zeroize PKC & RAMA on ITRC event only"
                },
                {
                  "name": "PKC_RAMA_ALL_RESET",
                  "value": 3,
                  "description": "Always Zeroize PKC & RAMA on all reset boot"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits14-15",
              "name": "ACTIVE_IMG_PROT",
              "description": "Protection of active image. This field defines protection of flash area occupied by the active image. Only applicable to internal flash",
              "values": [
                {
                  "name": "FLASH_ACL_PROTECTION",
                  "value": 0,
                  "description": "Protection is defined using the CFPA FLASH_ACL settings"
                },
                {
                  "name": "WITH_STICKY_LOCK",
                  "value": 1,
                  "description": "Write protect active image area with sticky lock. GLBAC2 is used. FLASH_ACL settings are ignored"
                },
                {
                  "name": "NO_STICKY_LOCK",
                  "value": 2,
                  "description": "Write protect active image area without sticky lock. GLBAC4 is used. FLASH_ACL settings are ignored"
                },
                {
                  "name": "XOM_PROTECTION",
                  "value": 3,
                  "description": "XOM protect active image area with sticky lock. GLBAC6 is used. FLASH_ACL settings are ignored"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits16-17",
              "name": "FIPS_SHA_STEN",
              "description": "Enable self-test for SHA2 block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits18-19",
              "name": "FIPS_AES_STEN",
              "description": "Enable self-test for AES block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits20-21",
              "name": "FIPS_ECDSA_STEN",
              "description": "Enable self-test for ECDSA block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits22-23",
              "name": "FIPS_DRBG_STEN",
              "description": "Enable self-test for DRBG block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits24-25",
              "name": "FIPS_CMAC_STEN",
              "description": "Enable self-test for CMAC block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits26-27",
              "name": "FIPS_KDF_STEN",
              "description": "Enable self-test for KDF block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2,
              "id": "field050-bits28-29",
              "name": "FIPS_PUF_STEN",
              "description": "Enable self-test for PUF block on power-up. Needed for FIPS certification. If this field is non-zero run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS]",
              "values": [
                {
                  "name": "NOT_INCLUDE",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "FAILURE_BOOT",
                  "value": 1,
                  "description": "On failure continue to boot"
                },
                {
                  "name": "FAILURE_ISP",
                  "value": 2,
                  "description": "On failure enter ISP mode for recovery"
                },
                {
                  "name": "FAILURE_ENF_POWER",
                  "value": 3,
                  "description": "On failure lock the device to enforce power-cycle"
                }
              ]
            },
            {
              "width": 2
            }
          ]
        },
        {
          "id": "field054",
          "name": "ROTK_USAGE",
          "description": "Root of Trust Key Usage",
          "offset_int": "0x0054",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 3,
              "id": "field054-bits0-2",
              "name": "ROTK0_USAGE",
              "description": "RoT key 0 usage properties",
              "values": [
                {
                  "name": "USABLE",
                  "value": 0,
                  "description": "Usable as debug CA, image CA, FW CA, image and FW key"
                },
                {
                  "name": "DEBUG",
                  "value": 1,
                  "description": "Usable as debug CA only"
                },
                {
                  "name": "IMG_BOOT_FW",
                  "value": 2,
                  "description": "Usable as image (boot & FW) CA only"
                },
                {
                  "name": "DEBUG_BOOT_FW_IMG",
                  "value": 3,
                  "description": "Usable as debug, boot & FW image CA"
                },
                {
                  "name": "IMG_FW_UPDATE_KEY",
                  "value": 4,
                  "description": "Usable as image key & FW update key only"
                },
                {
                  "name": "BOOT_IMAGE_KEY",
                  "value": 5,
                  "description": "Usable as boot image key only"
                },
                {
                  "name": "FW_UPDATE_IMG_KEY",
                  "value": 6,
                  "description": "Usable as FW update image key only"
                },
                {
                  "name": "KEY_SLOT_NOT_USED",
                  "value": 7,
                  "description": "Key slot is not used"
                }
              ]
            },
            {
              "width": 3,
              "id": "field054-bits3-5",
              "name": "ROTK1_USAGE",
              "description": "RoT key 1 usage properties",
              "values": [
                {
                  "name": "USABLE",
                  "value": 0,
                  "description": "Usable as debug CA, image CA, FW CA, image and FW key"
                },
                {
                  "name": "DEBUG",
                  "value": 1,
                  "description": "Usable as debug CA only"
                },
                {
                  "name": "IMG_BOOT_FW",
                  "value": 2,
                  "description": "Usable as image (boot & FW) CA only"
                },
                {
                  "name": "DEBUG_BOOT_FW_IMG",
                  "value": 3,
                  "description": "Usable as debug, boot & FW image CA"
                },
                {
                  "name": "IMG_FW_UPDATE_KEY",
                  "value": 4,
                  "description": "Usable as image key & FW update key only"
                },
                {
                  "name": "BOOT_IMAGE_KEY",
                  "value": 5,
                  "description": "Usable as boot image key only"
                },
                {
                  "name": "FW_UPDATE_IMG_KEY",
                  "value": 6,
                  "description": "Usable as FW update image key only"
                },
                {
                  "name": "KEY_SLOT_NOT_USED",
                  "value": 7,
                  "description": "Key slot is not used"
                }
              ]
            },
            {
              "width": 3,
              "id": "field054-bits6-8",
              "name": "ROTK2_USAGE",
              "description": "RoT key 2 usage properties",
              "values": [
                {
                  "name": "USABLE",
                  "value": 0,
                  "description": "Usable as debug CA, image CA, FW CA, image and FW key"
                },
                {
                  "name": "DEBUG",
                  "value": 1,
                  "description": "Usable as debug CA only"
                },
                {
                  "name": "IMG_BOOT_FW",
                  "value": 2,
                  "description": "Usable as image (boot & FW) CA only"
                },
                {
                  "name": "DEBUG_BOOT_FW_IMG",
                  "value": 3,
                  "description": "Usable as debug, boot & FW image CA"
                },
                {
                  "name": "IMG_FW_UPDATE_KEY",
                  "value": 4,
                  "description": "Usable as image key & FW update key only"
                },
                {
                  "name": "BOOT_IMAGE_KEY",
                  "value": 5,
                  "description": "Usable as boot image key only"
                },
                {
                  "name": "FW_UPDATE_IMG_KEY",
                  "value": 6,
                  "description": "Usable as FW update image key only"
                },
                {
                  "name": "KEY_SLOT_NOT_USED",
                  "value": 7,
                  "description": "Key slot is not used"
                }
              ]
            },
            {
              "width": 3,
              "id": "field054-bits9-11",
              "name": "ROTK3_USAGE",
              "description": "RoT key 3 usage properties",
              "values": [
                {
                  "name": "USABLE",
                  "value": 0,
                  "description": "Usable as debug CA, image CA, FW CA, image and FW key"
                },
                {
                  "name": "DEBUG",
                  "value": 1,
                  "description": "Usable as debug CA only"
                },
                {
                  "name": "IMG_BOOT_FW",
                  "value": 2,
                  "description": "Usable as image (boot & FW) CA only"
                },
                {
                  "name": "DEBUG_BOOT_FW_IMG",
                  "value": 3,
                  "description": "Usable as debug, boot & FW image CA"
                },
                {
                  "name": "IMG_FW_UPDATE_KEY",
                  "value": 4,
                  "description": "Usable as image key & FW update key only"
                },
                {
                  "name": "BOOT_IMAGE_KEY",
                  "value": 5,
                  "description": "Usable as boot image key only"
                },
                {
                  "name": "FW_UPDATE_IMG_KEY",
                  "value": 6,
                  "description": "Usable as FW update image key only"
                },
                {
                  "name": "KEY_SLOT_NOT_USED",
                  "value": 7,
                  "description": "Key slot is not used"
                }
              ]
            },
            {
              "width": 1,
              "id": "field054-bit12",
              "name": "SKIP_DICE",
              "description": "Skip DICE computation",
              "values": [
                {
                  "name": "ENABLE_DICE",
                  "value": 0,
                  "description": "Enable DICE"
                },
                {
                  "name": "DISABLE_DICE",
                  "value": 1,
                  "description": "Disable DICE"
                }
              ]
            },
            {
              "width": 1,
              "id": "field054-bit13",
              "name": "DICE_INC_NXP_CFG",
              "description": "Include NXP area (IFR1) containing specific part configuration data defined during chip manufacturing process in DICE computation",
              "values": [
                {
                  "name": "NOT_INCLUDED",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "INCLUDED",
                  "value": 1,
                  "description": "included"
                }
              ]
            },
            {
              "width": 1,
              "id": "field054-bit14",
              "name": "DICE_INC_CUST_CFG",
              "description": "Include data from CMPA page (512 bytes) in DICE computation",
              "values": [
                {
                  "name": "NOT_INCLUDED",
                  "value": 0,
                  "description": "not included"
                },
                {
                  "name": "INCLUDED",
                  "value": 1,
                  "description": "included"
                }
              ]
            },
            {
              "width": 1
            },
            {
              "width": 2,
              "id": "field054-bits16-17",
              "name": "REG0_ERASE_CHECK_EN",
              "description": "Enable erase check for NPX PRINCE context 0. When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are erased together. When erase check is enabled only contiguous sectors can be selected in context bitmap. 0x - ROM API will not perform erase check. 1x - ROM API will perform erase check. 0x - ROM API will not perform erase check",
              "values": [
                {
                  "name": "DISABLED_0b00",
                  "value": 0,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "DISABLED_0b01",
                  "value": 1,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "ENABLED_0b10",
                  "value": 2,
                  "description": "Erase heck is enabled"
                },
                {
                  "name": "ENABLED_0b11",
                  "value": 3,
                  "description": "Erase check is enabled"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits18-19",
              "name": "REG1_ERASE_CHECK_EN",
              "description": "Enable erase check for NPX PRINCE context 1. When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are erased together. When erase check is enabled only contiguous sectors can be selected in context bitmap. 0x - ROM API will not perform erase check. 1x - ROM API will perform erase check. 0x - ROM API will not perform erase check",
              "values": [
                {
                  "name": "DISABLED_0b00",
                  "value": 0,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "DISABLED_0b01",
                  "value": 1,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "ENABLED_0b10",
                  "value": 2,
                  "description": "Erase heck is enabled"
                },
                {
                  "name": "ENABLED_0b11",
                  "value": 3,
                  "description": "Erase check is enabled"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits20-21",
              "name": "REG2_ERASE_CHECK_EN",
              "description": "Enable erase check for NPX PRINCE context 2. When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are erased together. When erase check is enabled only contiguous sectors can be selected in context bitmap. 0x - ROM API will not perform erase check. 1x - ROM API will perform erase check. 0x - ROM API will not perform erase check",
              "values": [
                {
                  "name": "DISABLED_0b00",
                  "value": 0,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "DISABLED_0b01",
                  "value": 1,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "ENABLED_0b10",
                  "value": 2,
                  "description": "Erase heck is enabled"
                },
                {
                  "name": "ENABLED_0b11",
                  "value": 3,
                  "description": "Erase check is enabled"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits22-23",
              "name": "REG3_ERASE_CHECK_EN",
              "description": "Enable erase check for NPX PRINCE context 3. When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are erased together. When erase check is enabled only contiguous sectors can be selected in context bitmap. 0x - ROM API will not perform erase check. 1x - ROM API will perform erase check. 0x - ROM API will not perform erase check",
              "values": [
                {
                  "name": "DISABLED_0b00",
                  "value": 0,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "DISABLED_0b01",
                  "value": 1,
                  "description": "Erase check is disabled"
                },
                {
                  "name": "ENABLED_0b10",
                  "value": 2,
                  "description": "Erase heck is enabled"
                },
                {
                  "name": "ENABLED_0b11",
                  "value": 3,
                  "description": "Erase check is enabled"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits24-25",
              "name": "NPX_LOCK_CTX0",
              "description": "Lock on-chip flash NPX PRINCE context 0 settings. Note: when locking a region recommendation is to also enable erase checking using the REG0_ERASE_CHECK_EN field",
              "values": [
                {
                  "name": "NOT_LOCKED_0B00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0B01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits26-27",
              "name": "NPX_LOCK_CTX1",
              "description": "Lock on-chip flash NPX PRINCE context 1 settings. Note: when locking a region recommendation is to also enable erase checking using the REG1_ERASE_CHECK_EN field",
              "values": [
                {
                  "name": "NOT_LOCKED_0B00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0B01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits28-29",
              "name": "NPX_LOCK_CTX2",
              "description": "Lock on-chip flash NPX PRINCE context 2 settings. Note: when locking a region recommendation is to also enable erase checking using the REG2_ERASE_CHECK_EN field",
              "values": [
                {
                  "name": "NOT_LOCKED_0B00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0B01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 2,
              "id": "field054-bits30-31",
              "name": "NPX_LOCK_CTX3",
              "description": "Lock on-chip flash NPX PRINCE context 3 settings. Note: when locking a region recommendation is to also enable erase checking using the REG3_ERASE_CHECK_EN field",
              "values": [
                {
                  "name": "NOT_LOCKED_0B00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0B01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0B11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "Reserved 00058-0005C",
        "description": "Reserved 00058-0005C"
      },
      "registers": [
        {
          "id": "Reserved00058",
          "name": "Reserved 0x00058",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0058",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved0005C",
          "name": "Reserved 0x0005C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x005C",
          "is_reserved": true,
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "ROTKH",
        "description": "ROTKH (Root of Trust Key Hash) configuration"
      },
      "registers": [
        {
          "id": "field060",
          "name": "ROTKH0",
          "description": "Root of Trust Key Hash 0",
          "offset_int": "0x0060",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field064",
          "name": "ROTKH1",
          "description": "Root of Trust Key Hash 1",
          "offset_int": "0x0064",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field068",
          "name": "ROTKH2",
          "description": "Root of Trust Key Hash 2",
          "offset_int": "0x0068",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field06C",
          "name": "ROTKH3",
          "description": "Root of Trust Key Hash 3",
          "offset_int": "0x006C",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field070",
          "name": "ROTKH4",
          "description": "Root of Trust Key Hash 4",
          "offset_int": "0x0070",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field074",
          "name": "ROTKH5",
          "description": "Root of Trust Key Hash 5",
          "offset_int": "0x0074",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field078",
          "name": "ROTKH6",
          "description": "Root of Trust Key Hash 6",
          "offset_int": "0x0078",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field07C",
          "name": "ROTKH7",
          "description": "Root of Trust Key Hash 7",
          "offset_int": "0x007C",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field080",
          "name": "ROTKH8",
          "description": "Root of Trust Key Hash 8",
          "offset_int": "0x0080",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field084",
          "name": "ROTKH9",
          "description": "Root of Trust Key Hash 9",
          "offset_int": "0x0084",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field088",
          "name": "ROTKH10",
          "description": "Root of Trust Key Hash 10",
          "offset_int": "0x0088",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field08C",
          "name": "ROTKH11",
          "description": "Root of Trust Key Hash 11",
          "offset_int": "0x008C",
          "access": "RO",
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "NPX_CTX",
        "description": "Prince region configuration"
      },
      "registers": [
        {
          "id": "field090",
          "name": "NPX_CTX0_WD0",
          "description": "Bitmap mask for NPX Prince context 0 (sectors .ROM copies this value to NPX->VMAPCTX0_WD0 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX0 key and IV.",
          "offset_int": "0x0090",
          "default_value_int": "0"
        },
        {
          "id": "field094",
          "name": "NPX_CTX0_WD1",
          "description": "Bitmap mask for NPX Prince context 0 (sectors .ROM copies this value to NPX->VMAPCTX0_WD1 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX0 key and IV.",
          "offset_int": "0x0094",
          "default_value_int": "0"
        },
        {
          "id": "field098",
          "name": "NPX_CTX1_WD0",
          "description": "Bitmap mask for NPX Prince context 1 (sectors .ROM copies this value to NPX->VMAPCTX1_WD0 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX1 key and IV.",
          "offset_int": "0x0098",
          "default_value_int": "0"
        },
        {
          "id": "field09C",
          "name": "NPX_CTX1_WD1",
          "description": "Bitmap mask for NPX Prince context 1 (sectors .ROM copies this value to NPX->VMAPCTX1_WD1 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX1 key and IV.",
          "offset_int": "0x009C",
          "default_value_int": "0"
        },
        {
          "id": "field0A0",
          "name": "NPX_CTX2_WD0",
          "description": "Bitmap mask for NPX Prince context 2 (sectors .ROM copies this value to NPX->VMAPCTX2_WD0 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX2 key and IV.",
          "offset_int": "0x00A0",
          "default_value_int": "0"
        },
        {
          "id": "field0A4",
          "name": "NPX_CTX2_WD1",
          "description": "Bitmap mask for NPX Prince context 2 (sectors .ROM copies this value to NPX->VMAPCTX2_WD1 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX2 key and IV.",
          "offset_int": "0x00A4",
          "default_value_int": "0"
        },
        {
          "id": "field0A8",
          "name": "NPX_CTX3_WD0",
          "description": "Bitmap mask for NPX Prince context 3 (sectors .ROM copies this value to NPX->VMAPCTX3_WD0 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX3 key and IV.",
          "offset_int": "0x00A8",
          "default_value_int": "0"
        },
        {
          "id": "field0AC",
          "name": "NPX_CTX3_WD1",
          "description": "Bitmap mask for NPX Prince context 3 (sectors .ROM copies this value to NPX->VMAPCTX3_WD1 register during flash initialization. This bitmask indicates which 32KB block is encrypted/decrypted using CTX3 key and IV.",
          "offset_int": "0x00AC",
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "IPED",
        "description": "IPED region configuration"
      },
      "registers": [
        {
          "id": "field0B0",
          "name": "IPED0_START",
          "description": "IPED region 0 Start",
          "offset_int": "0x00B0",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0B0-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0B0-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0B0-bits8-31",
              "name": "IPED_CTX0_START_ADDR",
              "description": "Upper 24-bits of IPED region 0 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0B4",
          "name": "IPED0_END",
          "description": "IPED region 0 End",
          "offset_int": "0x00B4",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0B4-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0B4-bits8-31",
              "name": "IPED_CTX0_END_ADDR",
              "description": "Upper 24-bits of IPED region 0 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0B8",
          "name": "IPED1_START",
          "description": "IPED region 1 Start",
          "offset_int": "0x00B8",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0B8-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0B8-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0B8-bits8-31",
              "name": "IPED_CTX1_START_ADDR",
              "description": "Upper 24-bits of IPED region 1 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0BC",
          "name": "IPED1_END",
          "description": "IPED region 1 End",
          "offset_int": "0x00BC",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0BC-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0BC-bits8-31",
              "name": "IPED_CTX1_END_ADDR",
              "description": "Upper 24-bits of IPED region 1 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0C0",
          "name": "IPED2_START",
          "description": "IPED region 2 Start",
          "offset_int": "0x00C0",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0C0-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0C0-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0C0-bits8-31",
              "name": "IPED_CTX2_START_ADDR",
              "description": "Upper 24-bits of IPED region 2 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0C4",
          "name": "IPED2_END",
          "description": "IPED region 2 End",
          "offset_int": "0x00C4",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0C4-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0C4-bits8-31",
              "name": "IPED_CTX2_END_ADDR",
              "description": "Upper 24-bits of IPED region 2 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0C8",
          "name": "IPED3_START",
          "description": "IPED region 3 Start",
          "offset_int": "0x00C8",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0C8-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0C8-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0C8-bits8-31",
              "name": "IPED_CTX3_START_ADDR",
              "description": "Upper 24-bits of IPED region 3 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0CC",
          "name": "IPED3_END",
          "description": "IPED region 3 End",
          "offset_int": "0x00CC",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0CC-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0CC-bits8-31",
              "name": "IPED_CTX3_END_ADDR",
              "description": "Upper 24-bits of IPED region 3 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0D0",
          "name": "IPED4_START",
          "description": "IPED region 4 Start",
          "offset_int": "0x00D0",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0D0-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0D0-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0D0-bits8-31",
              "name": "IPED_CTX4_START_ADDR",
              "description": "Upper 24-bits of IPED region 4 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0D4",
          "name": "IPED4_END",
          "description": "IPED region 4 End",
          "offset_int": "0x00D4",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0D4-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0D4-bits8-31",
              "name": "IPED_CTX4_END_ADDR",
              "description": "Upper 24-bits of IPED region 4 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0D8",
          "name": "IPED5_START",
          "description": "IPED region 5 Start",
          "offset_int": "0x00D8",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0D8-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0D8-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0D8-bits8-31",
              "name": "IPED_CTX5_START_ADDR",
              "description": "Upper 24-bits of IPED region 5 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0DC",
          "name": "IPED5_END",
          "description": "IPED region 5 End",
          "offset_int": "0x00DC",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0DC-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0DC-bits8-31",
              "name": "IPED_CTX5_END_ADDR",
              "description": "Upper 24-bits of IPED region 5 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0E0",
          "name": "IPED6_START",
          "description": "IPED region 6 Start",
          "offset_int": "0x00E0",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0E0-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0E0-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0E0-bits8-31",
              "name": "IPED_CTX6_START_ADDR",
              "description": "Upper 24-bits of IPED region 6 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0E4",
          "name": "IPED6_END",
          "description": "IPED region 6 End",
          "offset_int": "0x00E4",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0E4-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0E4-bits8-31",
              "name": "IPED_CTX6_END_ADDR",
              "description": "Upper 24-bits of IPED region 6 end address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0E8",
          "name": "IPED7_START",
          "description": "IPED region 7 Start",
          "offset_int": "0x00E8",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 1,
              "id": "field0E8-bit0",
              "name": "GCM_MODE",
              "description": "GCM mode enable",
              "values": [
                {
                  "name": "ENABLE_CTR_MODE",
                  "value": 0,
                  "description": "Region is enabled in CTR mode"
                },
                {
                  "name": "ENABLE_GCM_MODE",
                  "value": 1,
                  "description": "Region is enabled in GCM mode"
                }
              ]
            },
            {
              "width": 1,
              "id": "field0E8-bit1",
              "name": "AHBERR_DIS",
              "description": "Disable AHB bus error. If GCM authentication fails generates bus error or not",
              "values": [
                {
                  "name": "ENABLED",
                  "value": 0,
                  "description": "Bus error enabled"
                },
                {
                  "name": "DISABLED",
                  "value": 1,
                  "description": "Bus error disabled"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0E8-bits8-31",
              "name": "IPED_CTX7_START_ADDR",
              "description": "Upper 24-bits of IPED region 7 start address. Lower 8 address bits are always 0"
            }
          ]
        },
        {
          "id": "field0EC",
          "name": "IPED7_END",
          "description": "IPED region 7 End",
          "offset_int": "0x00EC",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 2,
              "id": "field0EC-bits0-1",
              "name": "LOCK_EN",
              "description": "Lock the external PRINCE context settings",
              "values": [
                {
                  "name": "NOT_LOCKED_0b00",
                  "value": 0,
                  "description": "Region is not locked"
                },
                {
                  "name": "LOCKED_0b01",
                  "value": 1,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b10",
                  "value": 2,
                  "description": "Region is locked"
                },
                {
                  "name": "LOCKED_0b11",
                  "value": 3,
                  "description": "Region is locked"
                }
              ]
            },
            {
              "width": 6
            },
            {
              "width": 24,
              "id": "field0EC-bits8-31",
              "name": "IPED_CTX7_END_ADDR",
              "description": "Upper 24-bits of IPED region 7 end address. Lower 8 address bits are always 0"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "REC_IMG",
        "description": "Recovery image configuration"
      },
      "registers": [
        {
          "id": "field0F0",
          "name": "REC_IMG_EXT0",
          "description": "Bitmap mask to indicate sectors included in recovery image (sectors .Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to indicate sectors to include in recovery image.ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code. The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this mask to avoid conflicts with dual image boot feature.",
          "offset_int": "0x00F0",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8
            },
            {
              "width": 1,
              "id": "field0F0-bit8",
              "name": "REC_IMG_EXT0_SEC8",
              "description": "REC_IMG_EXT0_SEC set protection for memory in range 0x40000:0x47FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit9",
              "name": "REC_IMG_EXT0_SEC9",
              "description": "REC_IMG_EXT0_SEC9 set protection for memory in range 0x48000:0x4FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit10",
              "name": "REC_IMG_EXT0_SEC10",
              "description": "REC_IMG_EXT0_SEC10 set protection for memory in range 0x50000:0x57FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit11",
              "name": "REC_IMG_EXT0_SEC11",
              "description": "REC_IMG_EXT0_SEC11 set protection for memory in range 0x58000:0x5FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit12",
              "name": "REC_IMG_EXT0_SEC12",
              "description": "REC_IMG_EXT0_SEC12 set protection for memory in range 0x60000:0x67FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit13",
              "name": "REC_IMG_EXT0_SEC13",
              "description": "REC_IMG_EXT0_SEC13 set protection for memory in range 0x68000:0x6FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit14",
              "name": "REC_IMG_EXT0_SEC14",
              "description": "REC_IMG_EXT0_SEC14 set protection for memory in range 0x70000:0x77FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit15",
              "name": "REC_IMG_EXT0_SEC15",
              "description": "REC_IMG_EXT0_SEC15 set protection for memory in range 0x78000:0x7FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit16",
              "name": "REC_IMG_EXT0_SEC16",
              "description": "REC_IMG_EXT0_SEC16 set protection for memory in range 0x80000:0x87FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit17",
              "name": "REC_IMG_EXT0_SEC17",
              "description": "REC_IMG_EXT0_SEC17 set protection for memory in range 0x88000:0x8FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit18",
              "name": "REC_IMG_EXT0_SEC18",
              "description": "REC_IMG_EXT0_SEC18 set protection for memory in range 0x90000:0x97FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit19",
              "name": "REC_IMG_EXT0_SEC19",
              "description": "REC_IMG_EXT0_SEC19 set protection for memory in range 0x98000:0x9FFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit20",
              "name": "REC_IMG_EXT0_SEC20",
              "description": "REC_IMG_EXT0_SEC20 set protection for memory in range 0xA0000:0xA7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit21",
              "name": "REC_IMG_EXT0_SEC21",
              "description": "REC_IMG_EXT0_SEC21 set protection for memory in range 0xA8000:0xAFFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit22",
              "name": "REC_IMG_EXT0_SEC22",
              "description": "REC_IMG_EXT0_SEC22 set protection for memory in range 0xB0000:0xB7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit23",
              "name": "REC_IMG_EXT0_SEC23",
              "description": "REC_IMG_EXT0_SEC23 set protection for memory in range 0xB8000:0xBFFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit24",
              "name": "REC_IMG_EXT0_SEC24",
              "description": "REC_IMG_EXT0_SEC24 set protection for memory in range 0xC0000:0xC7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit25",
              "name": "REC_IMG_EXT0_SEC25",
              "description": "REC_IMG_EXT0_SEC25 set protection for memory in range 0xC8000:0xCFFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit26",
              "name": "REC_IMG_EXT0_SEC26",
              "description": "REC_IMG_EXT0_SEC26 set protection for memory in range 0xD0000:0xD7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit27",
              "name": "REC_IMG_EXT0_SEC27",
              "description": "REC_IMG_EXT0_SEC27 set protection for memory in range 0xD8000:0xDFFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit28",
              "name": "REC_IMG_EXT0_SEC28",
              "description": "REC_IMG_EXT0_SEC28 set protection for memory in range 0xE0000:0xE7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit29",
              "name": "REC_IMG_EXT0_SEC29",
              "description": "REC_IMG_EXT0_SEC29 set protection for memory in range 0xE8000:0xEFFFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit30",
              "name": "REC_IMG_EXT0_SEC30",
              "description": "REC_IMG_EXT0_SEC30 set protection for memory in range 0xF0000:0xF7FFF"
            },
            {
              "width": 1,
              "id": "field0F0-bit31",
              "name": "REC_IMG_EXT0_SEC31",
              "description": "REC_IMG_EXT0_SEC31 set protection for memory in range 0xF8000:0xFFFFF"
            }
          ]
        },
        {
          "id": "field0F4",
          "name": "REC_IMG_EXT1",
          "description": "Bitmap mask to indicate sectors included in recovery image (sectors .Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to indicate sectors to include in recovery image.ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code. The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this mask to avoid conflicts with dual image boot feature.",
          "offset_int": "0x00F4",
          "default_value_int": "0",
          "bitfields": [
            {
              "width": 8
            },
            {
              "width": 1,
              "id": "field0F4-bit8",
              "name": "REC_IMG_EXT1_SEC40",
              "description": "REC_IMG_EXT1_SEC40 set protection for memory in range 0x140000:0x147FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit9",
              "name": "REC_IMG_EXT1_SEC41",
              "description": "REC_IMG_EXT1_SEC41 set protection for memory in range 0x148000:0x14FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit10",
              "name": "REC_IMG_EXT1_SEC42",
              "description": "REC_IMG_EXT1_SEC42 set protection for memory in range 0x150000:0x157FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit11",
              "name": "REC_IMG_EXT1_SEC43",
              "description": "REC_IMG_EXT1_SEC43 set protection for memory in range 0x158000:0x15FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit12",
              "name": "REC_IMG_EXT1_SEC44",
              "description": "REC_IMG_EXT1_SEC44 set protection for memory in range 0x160000:0x167FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit13",
              "name": "REC_IMG_EXT1_SEC45",
              "description": "REC_IMG_EXT1_SEC45 set protection for memory in range 0x168000:0x16FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit14",
              "name": "REC_IMG_EXT1_SEC46",
              "description": "REC_IMG_EXT1_SEC46 set protection for memory in range 0x170000:0x177FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit15",
              "name": "REC_IMG_EXT1_SEC47",
              "description": "REC_IMG_EXT1_SEC47 set protection for memory in range 0x178000:0x17FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit16",
              "name": "REC_IMG_EXT1_SEC48",
              "description": "REC_IMG_EXT1_SEC48 set protection for memory in range 0x180000:0x187FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit17",
              "name": "REC_IMG_EXT1_SEC49",
              "description": "REC_IMG_EXT1_SEC49 set protection for memory in range 0x188000:0x18FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit18",
              "name": "REC_IMG_EXT1_SEC50",
              "description": "REC_IMG_EXT1_SEC50 set protection for memory in range 0x190000:0x197FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit19",
              "name": "REC_IMG_EXT1_SEC51",
              "description": "REC_IMG_EXT1_SEC51 set protection for memory in range 0x198000:0x19FFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit20",
              "name": "REC_IMG_EXT1_SEC52",
              "description": "REC_IMG_EXT1_SEC52 set protection for memory in range 0x1A0000:0x1A7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit21",
              "name": "REC_IMG_EXT1_SEC53",
              "description": "REC_IMG_EXT1_SEC53 set protection for memory in range 0x1A8000:0x1AFFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit22",
              "name": "REC_IMG_EXT1_SEC54",
              "description": "REC_IMG_EXT1_SEC54 set protection for memory in range 0x1B0000:0x1B7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit23",
              "name": "REC_IMG_EXT1_SEC55",
              "description": "REC_IMG_EXT1_SEC55 set protection for memory in range 0x1B8000:0x1BFFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit24",
              "name": "REC_IMG_EXT1_SEC56",
              "description": "REC_IMG_EXT1_SEC56 set protection for memory in range 0x1C0000:0x1C7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit25",
              "name": "REC_IMG_EXT1_SEC57",
              "description": "REC_IMG_EXT1_SEC57 set protection for memory in range 0x1C8000:0x1CFFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit26",
              "name": "REC_IMG_EXT1_SEC58",
              "description": "REC_IMG_EXT0_SEC58 set protection for memory in range 0x1D0000:0x1D7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit27",
              "name": "REC_IMG_EXT1_SEC59",
              "description": "REC_IMG_EXT0_SEC59 set protection for memory in range 0x1D8000:0x1DFFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit28",
              "name": "REC_IMG_EXT1_SEC60",
              "description": "REC_IMG_EXT0_SEC60 set protection for memory in range 0x1E0000:0x1E7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit29",
              "name": "REC_IMG_EXT1_SEC61",
              "description": "REC_IMG_EXT0_SEC61 set protection for memory in range 0x1E8000:0x1EFFFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit30",
              "name": "REC_IMG_EXT1_SEC62",
              "description": "REC_IMG_EXT0_SEC62 set protection for memory in range 0x1F0000:0x1F7FFF"
            },
            {
              "width": 1,
              "id": "field0F4-bit31",
              "name": "REC_IMG_EXT1_SEC63",
              "description": "REC_IMG_EXT0_SEC63 set protection for memory in range 0x1F8000:0x1FFFFF"
            }
          ]
        }
      ]
    },
    {
      "group": {
        "name": "Reserved 000F8-0011C",
        "description": "Reserved 000F8-0011C"
      },
      "registers": [
        {
          "id": "Reserved000F8",
          "name": "Reserved 0x000F8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x00F8",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved000FC",
          "name": "Reserved 0x000FC",
          "description": "This field is reserved for internal use",
          "offset_int": "0x00FC",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00100",
          "name": "Reserved 0x00100",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0100",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00104",
          "name": "Reserved 0x00104",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0104",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00108",
          "name": "Reserved 0x00108",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0108",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved0010C",
          "name": "Reserved 0x0010C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x010C",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00110",
          "name": "Reserved 0x00110",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0110",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00114",
          "name": "Reserved 0x00114",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0114",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00118",
          "name": "Reserved 0x00118",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0118",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved0011C",
          "name": "Reserved 0x0011C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x011C",
          "is_reserved": true,
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "Quick GPIO Configuration",
        "description": "Quick GPIO Configuration"
      },
      "registers": [
        {
          "id": "field120",
          "name": "QUICK_SET_GPIO_0",
          "description": "Drive GPIO 0 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0120",
          "default_value_int": "0"
        },
        {
          "id": "field124",
          "name": "QUICK_CLR_GPIO_0",
          "description": "Drive GPIO 0 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0124",
          "default_value_int": "0"
        },
        {
          "id": "field128",
          "name": "QUICK_SET_GPIO_1",
          "description": "Drive GPIO 1 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0128",
          "default_value_int": "0"
        },
        {
          "id": "field12C",
          "name": "QUICK_CLR_GPIO_1",
          "description": "Drive GPIO 1 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x012C",
          "default_value_int": "0"
        },
        {
          "id": "field130",
          "name": "QUICK_SET_GPIO_2",
          "description": "Drive GPIO 2 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0130",
          "default_value_int": "0"
        },
        {
          "id": "field134",
          "name": "QUICK_CLR_GPIO_2",
          "description": "Drive GPIO 2 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0134",
          "default_value_int": "0"
        },
        {
          "id": "field138",
          "name": "QUICK_SET_GPIO_3",
          "description": "Drive GPIO 3 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0138",
          "default_value_int": "0"
        },
        {
          "id": "field13C",
          "name": "QUICK_CLR_GPIO_3",
          "description": "Drive GPIO 3 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x013C",
          "default_value_int": "0"
        },
        {
          "id": "field140",
          "name": "QUICK_SET_GPIO_4",
          "description": "Drive GPIO 4 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0140",
          "default_value_int": "0"
        },
        {
          "id": "field144",
          "name": "QUICK_CLR_GPIO_4",
          "description": "Drive GPIO 4 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0144",
          "default_value_int": "0"
        },
        {
          "id": "field148",
          "name": "QUICK_SET_GPIO_5",
          "description": "Drive GPIO 5 port [31:0] pins high after reset. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x0148",
          "default_value_int": "0"
        },
        {
          "id": "field14C",
          "name": "QUICK_CLR_GPIO_5",
          "description": "Drive GPIO 5 port [31:0] pins low. Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible. By default most pins come-up as tri-stated inputs. This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot. Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level with quick transition to low.",
          "offset_int": "0x014C",
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "Reserved 00150-0015C",
        "description": "Reserved 00150-0015C"
      },
      "registers": [
        {
          "id": "Reserved00150",
          "name": "Reserved 0x00150",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0150",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00154",
          "name": "Reserved 0x00154",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0154",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00158",
          "name": "Reserved 0x00158",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0158",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved0015C",
          "name": "Reserved 0x0015C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x015C",
          "is_reserved": true,
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "CUST_MK_SK",
        "description": "CUST_MK_SK key blob"
      },
      "registers": [
        {
          "id": "field160",
          "name": "CUST_MK_SK_KEY_BLOB0",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0160",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field164",
          "name": "CUST_MK_SK_KEY_BLOB1",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0164",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field168",
          "name": "CUST_MK_SK_KEY_BLOB2",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0168",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field16C",
          "name": "CUST_MK_SK_KEY_BLOB3",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x016C",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field170",
          "name": "CUST_MK_SK_KEY_BLOB4",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0170",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field174",
          "name": "CUST_MK_SK_KEY_BLOB5",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0174",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field178",
          "name": "CUST_MK_SK_KEY_BLOB6",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0178",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field17C",
          "name": "CUST_MK_SK_KEY_BLOB7",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x017C",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field180",
          "name": "CUST_MK_SK_KEY_BLOB8",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0180",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field184",
          "name": "CUST_MK_SK_KEY_BLOB9",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0184",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field188",
          "name": "CUST_MK_SK_KEY_BLOB10",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x0188",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field18C",
          "name": "CUST_MK_SK_KEY_BLOB11",
          "description": "CUST_MK_SK is stored in form of RFC3394 blob and it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key) commands. To store this key into CMPA, SB_STORE_KEY command should be used.",
          "offset_int": "0x018C",
          "access": "RO",
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "Reserved 00190-001E8",
        "description": "Reserved 00190-001E8"
      },
      "registers": [
        {
          "id": "Reserved00190",
          "name": "Reserved 0x00190",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0190",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00194",
          "name": "Reserved 0x00194",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0194",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved00198",
          "name": "Reserved 0x00198",
          "description": "This field is reserved for internal use",
          "offset_int": "0x0198",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved0019C",
          "name": "Reserved 0x0019C",
          "description": "This field is reserved for internal use",
          "offset_int": "0x019C",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001A0",
          "name": "Reserved 0x001A0",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01A0",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001A4",
          "name": "Reserved 0x001A4",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01A4",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001A8",
          "name": "Reserved 0x001A8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01A8",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001AC",
          "name": "Reserved 0x001AC",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01AC",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001B0",
          "name": "Reserved 0x001B0",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01B0",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001B4",
          "name": "Reserved 0x001B4",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01B4",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001B8",
          "name": "Reserved 0x001B8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01B8",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001BC",
          "name": "Reserved 0x001BC",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01BC",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001C0",
          "name": "Reserved 0x001C0",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01C0",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001C4",
          "name": "Reserved 0x001C4",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01C4",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001C8",
          "name": "Reserved 0x001C8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01C8",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001CC",
          "name": "Reserved 0x001CC",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01CC",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001D0",
          "name": "Reserved 0x001D0",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01D0",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001D4",
          "name": "Reserved 0x001D4",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01D4",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001D8",
          "name": "Reserved 0x001D8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01D8",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001DC",
          "name": "Reserved 0x001DC",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01DC",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001E0",
          "name": "Reserved 0x001E0",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01E0",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001E4",
          "name": "Reserved 0x001E4",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01E4",
          "is_reserved": true,
          "default_value_int": "0"
        },
        {
          "id": "Reserved001E8",
          "name": "Reserved 0x001E8",
          "description": "This field is reserved for internal use",
          "offset_int": "0x01E8",
          "is_reserved": true,
          "default_value_int": "0"
        }
      ]
    },
    {
      "group": {
        "name": "CRC - CMAC",
        "description": "CRC32 and CMAC CMPA securing"
      },
      "registers": [
        {
          "id": "field1EC",
          "name": "CMPA_CRC32",
          "description": "CRC32 of CMPA page data from offset . ROM updates this field along with CMPA_CMAC. ROM uses this field based on CMPA.LP_SEC_BOOT field option.",
          "offset_int": "0x01EC",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field1F0",
          "name": "CMPA_CMAC0",
          "description": "CMAC[31:0] of CMPA page data from offset . ROM updates this field on subsequent boot after page update.",
          "offset_int": "0x01F0",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field1F4",
          "name": "CMPA_CMAC1",
          "description": "CMAC[31:0] of CMPA page data from offset . ROM updates this field on subsequent boot after page update.",
          "offset_int": "0x01F4",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field1F8",
          "name": "CMPA_CMAC2",
          "description": "CMAC[31:0] of CMPA page data from offset . ROM updates this field on subsequent boot after page update.",
          "offset_int": "0x01F8",
          "access": "RO",
          "default_value_int": "0"
        },
        {
          "id": "field1FC",
          "name": "CMPA_CMAC3",
          "description": "CMAC[31:0] of CMPA page data from offset . ROM updates this field on subsequent boot after page update.",
          "offset_int": "0x01FC",
          "access": "RO",
          "default_value_int": "0"
        }
      ]
    }
  ]
}