Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 28 14:18:18 2024
| Host         : LAPTOP-10CRLFN7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_Blink_timing_summary_routed.rpt -pb LED_Blink_timing_summary_routed.pb -rpx LED_Blink_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_Blink
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 5.128ns (61.070%)  route 3.269ns (38.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    N17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.404     2.880    sw_IBUF[1]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124     3.004 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.869    LED_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.528     8.398 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.398    LED[1]
    R17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 5.131ns (61.110%)  route 3.265ns (38.890%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.461     2.940    sw_IBUF[3]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124     3.064 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.805     4.869    LED_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.527     8.396 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.396    LED[3]
    R18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 5.147ns (62.455%)  route 3.094ns (37.545%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.291     2.778    sw_IBUF[2]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124     2.902 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.705    LED_OBUF[2]
    T17                  OBUF (Prop_obuf_I_O)         3.537     8.242 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.242    LED[2]
    T17                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 5.119ns (62.481%)  route 3.074ns (37.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.218     2.679    sw_IBUF[0]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124     2.803 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.659    LED_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.193 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.193    LED[0]
    R16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    counter_reg[16]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.400 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.400    counter_reg[20]_i_1_n_6
    SLICE_X113Y57        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    counter_reg[16]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.379 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.379    counter_reg[20]_i_1_n_4
    SLICE_X113Y57        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    counter_reg[16]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.305 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.305    counter_reg[20]_i_1_n_5
    SLICE_X113Y57        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    counter_reg[16]_i_1_n_0
    SLICE_X113Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.289 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.289    counter_reg[20]_i_1_n_7
    SLICE_X113Y57        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.286 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.286    counter_reg[16]_i_1_n_6
    SLICE_X113Y56        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    counter_reg_n_0_[1]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    counter_reg[0]_i_1_n_0
    SLICE_X113Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    counter_reg[4]_i_1_n_0
    SLICE_X113Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[8]_i_1_n_0
    SLICE_X113Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    counter_reg[12]_i_1_n_0
    SLICE_X113Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.265 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.265    counter_reg[16]_i_1_n_4
    SLICE_X113Y56        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[11]
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[8]_i_1_n_4
    SLICE_X113Y54        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[15]
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[12]_i_1_n_4
    SLICE_X113Y55        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[19]
    SLICE_X113Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[16]_i_1_n_4
    SLICE_X113Y56        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[3]
    SLICE_X113Y52        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[0]_i_1_n_4
    SLICE_X113Y52        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[7]
    SLICE_X113Y53        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[4]_i_1_n_4
    SLICE_X113Y53        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE                         0.000     0.000 r  counter_reg[12]/C
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[12]
    SLICE_X113Y55        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[12]_i_1_n_7
    SLICE_X113Y55        FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE                         0.000     0.000 r  counter_reg[16]/C
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[16]
    SLICE_X113Y56        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[16]_i_1_n_7
    SLICE_X113Y56        FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X113Y53        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[4]
    SLICE_X113Y53        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[4]_i_1_n_7
    SLICE_X113Y53        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE                         0.000     0.000 r  counter_reg[8]/C
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[8]
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[8]_i_1_n_7
    SLICE_X113Y54        FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    counter_reg_n_0_[10]
    SLICE_X113Y54        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    counter_reg[8]_i_1_n_5
    SLICE_X113Y54        FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------





