
PRO1_Simon_Stal_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08009670  08009670  0000a670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009780  08009780  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009780  08009780  0000a780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009788  08009788  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009788  08009788  0000a788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800978c  0800978c  0000a78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08009790  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c68  20000080  08009810  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ce8  08009810  0000bce8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff2a  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045e6  00000000  00000000  0002afda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  0002f5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000144a  00000000  00000000  00030ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a69d  00000000  00000000  0003243a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fc1a  00000000  00000000  0005cad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff69b  00000000  00000000  0007c6f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017bd8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007018  00000000  00000000  0017bdd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00182de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009658 	.word	0x08009658

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009658 	.word	0x08009658

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of SharedData */
  SharedDataHandle = osMutexNew(&SharedData_attributes);
 8000500:	480f      	ldr	r0, [pc, #60]	@ (8000540 <MX_FREERTOS_Init+0x44>)
 8000502:	f005 fec4 	bl	800628e <osMutexNew>
 8000506:	4603      	mov	r3, r0
 8000508:	4a0e      	ldr	r2, [pc, #56]	@ (8000544 <MX_FREERTOS_Init+0x48>)
 800050a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800050c:	4a0e      	ldr	r2, [pc, #56]	@ (8000548 <MX_FREERTOS_Init+0x4c>)
 800050e:	2100      	movs	r1, #0
 8000510:	480e      	ldr	r0, [pc, #56]	@ (800054c <MX_FREERTOS_Init+0x50>)
 8000512:	f005 fe0f 	bl	8006134 <osThreadNew>
 8000516:	4603      	mov	r3, r0
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <MX_FREERTOS_Init+0x54>)
 800051a:	6013      	str	r3, [r2, #0]

  /* creation of TrafficStates */
  TrafficStatesHandle = osThreadNew(TrafficState, NULL, &TrafficStates_attributes);
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <MX_FREERTOS_Init+0x58>)
 800051e:	2100      	movs	r1, #0
 8000520:	480d      	ldr	r0, [pc, #52]	@ (8000558 <MX_FREERTOS_Init+0x5c>)
 8000522:	f005 fe07 	bl	8006134 <osThreadNew>
 8000526:	4603      	mov	r3, r0
 8000528:	4a0c      	ldr	r2, [pc, #48]	@ (800055c <MX_FREERTOS_Init+0x60>)
 800052a:	6013      	str	r3, [r2, #0]

  /* creation of UserInput */
  UserInputHandle = osThreadNew(Userinputs, NULL, &UserInput_attributes);
 800052c:	4a0c      	ldr	r2, [pc, #48]	@ (8000560 <MX_FREERTOS_Init+0x64>)
 800052e:	2100      	movs	r1, #0
 8000530:	480c      	ldr	r0, [pc, #48]	@ (8000564 <MX_FREERTOS_Init+0x68>)
 8000532:	f005 fdff 	bl	8006134 <osThreadNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a0b      	ldr	r2, [pc, #44]	@ (8000568 <MX_FREERTOS_Init+0x6c>)
 800053a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	08009728 	.word	0x08009728
 8000544:	200000b8 	.word	0x200000b8
 8000548:	080096bc 	.word	0x080096bc
 800054c:	0800056d 	.word	0x0800056d
 8000550:	200000ac 	.word	0x200000ac
 8000554:	080096e0 	.word	0x080096e0
 8000558:	0800057d 	.word	0x0800057d
 800055c:	200000b0 	.word	0x200000b0
 8000560:	08009704 	.word	0x08009704
 8000564:	080006b5 	.word	0x080006b5
 8000568:	200000b4 	.word	0x200000b4

0800056c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000574:	2001      	movs	r0, #1
 8000576:	f005 fe6f 	bl	8006258 <osDelay>
 800057a:	e7fb      	b.n	8000574 <StartDefaultTask+0x8>

0800057c <TrafficState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TrafficState */
void TrafficState(void *argument)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af02      	add	r7, sp, #8
 8000582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TrafficState */
  /* Infinite loop */

  // UART receive message
  HAL_UART_Receive_IT(&huart2, rx_data, 4);
 8000584:	2204      	movs	r2, #4
 8000586:	493f      	ldr	r1, [pc, #252]	@ (8000684 <TrafficState+0x108>)
 8000588:	483f      	ldr	r0, [pc, #252]	@ (8000688 <TrafficState+0x10c>)
 800058a:	f004 fa33 	bl	80049f4 <HAL_UART_Receive_IT>

  //Tick counter, this works as our clock in the system
  uint32_t start_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800058e:	f007 fa9b 	bl	8007ac8 <xTaskGetTickCount>
 8000592:	4603      	mov	r3, r0
 8000594:	60fb      	str	r3, [r7, #12]
  uint32_t current_time = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	613b      	str	r3, [r7, #16]

  uint8_t blue_status = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	75fb      	strb	r3, [r7, #23]
  uint8_t green_status = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	75bb      	strb	r3, [r7, #22]
  static uint32_t blink_timer = 0;
  static uint32_t green_timer = 0;
  static Trafficlights states = NS_GREEN;

  static uint8_t n_ped_wait = NO;
  uint8_t car_ns = NO;
 80005a2:	2300      	movs	r3, #0
 80005a4:	757b      	strb	r3, [r7, #21]
  uint8_t car_ew = NO;
 80005a6:	2300      	movs	r3, #0
 80005a8:	753b      	strb	r3, [r7, #20]

  for(;;)
  {
	  if(UartReady == SET){
 80005aa:	4b38      	ldr	r3, [pc, #224]	@ (800068c <TrafficState+0x110>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d105      	bne.n	80005be <TrafficState+0x42>

		  update_time(rx_data);
 80005b2:	4834      	ldr	r0, [pc, #208]	@ (8000684 <TrafficState+0x108>)
 80005b4:	f000 fa5a 	bl	8000a6c <update_time>
		  UartReady = RESET;
 80005b8:	4b34      	ldr	r3, [pc, #208]	@ (800068c <TrafficState+0x110>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
	  }


	  current_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 80005be:	f007 fa83 	bl	8007ac8 <xTaskGetTickCount>
 80005c2:	6138      	str	r0, [r7, #16]

	  if(osMutexAcquire(SharedDataHandle, osWaitForever) == osOK){
 80005c4:	4b32      	ldr	r3, [pc, #200]	@ (8000690 <TrafficState+0x114>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80005cc:	4618      	mov	r0, r3
 80005ce:	f005 fee4 	bl	800639a <osMutexAcquire>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d114      	bne.n	8000602 <TrafficState+0x86>

		  car_ns = is_car_ns_waiting;
 80005d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000694 <TrafficState+0x118>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	757b      	strb	r3, [r7, #21]
		  car_ew = is_car_ew_waiting;
 80005de:	4b2e      	ldr	r3, [pc, #184]	@ (8000698 <TrafficState+0x11c>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	753b      	strb	r3, [r7, #20]

		  if(is_ped_ns_waiting == YES){
 80005e4:	4b2d      	ldr	r3, [pc, #180]	@ (800069c <TrafficState+0x120>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d105      	bne.n	80005f8 <TrafficState+0x7c>
		 	    n_ped_wait = YES;
 80005ec:	4b2c      	ldr	r3, [pc, #176]	@ (80006a0 <TrafficState+0x124>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	701a      	strb	r2, [r3, #0]
		 	    is_ped_ns_waiting = NO;
 80005f2:	4b2a      	ldr	r3, [pc, #168]	@ (800069c <TrafficState+0x120>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	701a      	strb	r2, [r3, #0]

		 }
		  osMutexRelease(SharedDataHandle);
 80005f8:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <TrafficState+0x114>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f005 ff17 	bl	8006430 <osMutexRelease>
	  }

	        update_traffic_states(&start_time, current_time,  &states,  &n_ped_wait,  car_ns,  car_ew);
 8000602:	f107 000c 	add.w	r0, r7, #12
 8000606:	7d3b      	ldrb	r3, [r7, #20]
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	7d7b      	ldrb	r3, [r7, #21]
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	4b24      	ldr	r3, [pc, #144]	@ (80006a0 <TrafficState+0x124>)
 8000610:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <TrafficState+0x128>)
 8000612:	6939      	ldr	r1, [r7, #16]
 8000614:	f000 fd3c 	bl	8001090 <update_traffic_states>

	        if(n_ped_wait == YES){
 8000618:	4b21      	ldr	r3, [pc, #132]	@ (80006a0 <TrafficState+0x124>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d106      	bne.n	800062e <TrafficState+0xb2>
	            blue_status = toggle_bluelights(&blink_timer, current_time);
 8000620:	6939      	ldr	r1, [r7, #16]
 8000622:	4821      	ldr	r0, [pc, #132]	@ (80006a8 <TrafficState+0x12c>)
 8000624:	f000 fc7e 	bl	8000f24 <toggle_bluelights>
 8000628:	4603      	mov	r3, r0
 800062a:	75fb      	strb	r3, [r7, #23]
 800062c:	e001      	b.n	8000632 <TrafficState+0xb6>
	        }
	        else{
	        	blue_status = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	75fb      	strb	r3, [r7, #23]
	        }
	        if(ped_green == YES){
 8000632:	4b1e      	ldr	r3, [pc, #120]	@ (80006ac <TrafficState+0x130>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d116      	bne.n	8000668 <TrafficState+0xec>
	        	if(green_timer == 0){
 800063a:	4b1d      	ldr	r3, [pc, #116]	@ (80006b0 <TrafficState+0x134>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d102      	bne.n	8000648 <TrafficState+0xcc>
	        		green_timer = current_time;
 8000642:	4a1b      	ldr	r2, [pc, #108]	@ (80006b0 <TrafficState+0x134>)
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	6013      	str	r3, [r2, #0]
	        	}
	        	green_status = greenlights(&green_timer, current_time);
 8000648:	6939      	ldr	r1, [r7, #16]
 800064a:	4819      	ldr	r0, [pc, #100]	@ (80006b0 <TrafficState+0x134>)
 800064c:	f000 fc90 	bl	8000f70 <greenlights>
 8000650:	4603      	mov	r3, r0
 8000652:	75bb      	strb	r3, [r7, #22]

	        	if(green_status == 0){
 8000654:	7dbb      	ldrb	r3, [r7, #22]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d108      	bne.n	800066c <TrafficState+0xf0>
	        		ped_green = NO;
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <TrafficState+0x130>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
	        		green_timer = 0;
 8000660:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <TrafficState+0x134>)
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	e001      	b.n	800066c <TrafficState+0xf0>
	        	}
	        }else{
	        	green_status = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	75bb      	strb	r3, [r7, #22]
	        }

	        update_lights_hardware(states, blue_status, green_status);
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <TrafficState+0x128>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	7dba      	ldrb	r2, [r7, #22]
 8000672:	7df9      	ldrb	r1, [r7, #23]
 8000674:	4618      	mov	r0, r3
 8000676:	f000 fc95 	bl	8000fa4 <update_lights_hardware>


	        osDelay(10);
 800067a:	200a      	movs	r0, #10
 800067c:	f005 fdec 	bl	8006258 <osDelay>
	  if(UartReady == SET){
 8000680:	e793      	b.n	80005aa <TrafficState+0x2e>
 8000682:	bf00      	nop
 8000684:	200000a0 	.word	0x200000a0
 8000688:	2000017c 	.word	0x2000017c
 800068c:	200000a4 	.word	0x200000a4
 8000690:	200000b8 	.word	0x200000b8
 8000694:	200000a5 	.word	0x200000a5
 8000698:	200000a6 	.word	0x200000a6
 800069c:	200000a7 	.word	0x200000a7
 80006a0:	200000bc 	.word	0x200000bc
 80006a4:	200000bd 	.word	0x200000bd
 80006a8:	200000c0 	.word	0x200000c0
 80006ac:	200000a8 	.word	0x200000a8
 80006b0:	200000c4 	.word	0x200000c4

080006b4 <Userinputs>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Userinputs */
void Userinputs(void *argument)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Userinputs */
	uint8_t is_temp_nsPed_waiting = NO;
 80006bc:	2300      	movs	r3, #0
 80006be:	73fb      	strb	r3, [r7, #15]
	uint8_t is_temp_ewCar_waiting = NO;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
	uint8_t is_temp_nsCar_waiting = NO;
 80006c4:	2300      	movs	r3, #0
 80006c6:	737b      	strb	r3, [r7, #13]
  /* Infinite loop */
  for(;;)
  {


	        if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 f973 	bl	80009b4 <read_input>
 80006ce:	4603      	mov	r3, r0
 80006d0:	f083 0301 	eor.w	r3, r3, #1
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d00d      	beq.n	80006f6 <Userinputs+0x42>
	        {
	            osDelay(20);
 80006da:	2014      	movs	r0, #20
 80006dc:	f005 fdbc 	bl	8006258 <osDelay>
	            if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 80006e0:	2000      	movs	r0, #0
 80006e2:	f000 f967 	bl	80009b4 <read_input>
 80006e6:	4603      	mov	r3, r0
 80006e8:	f083 0301 	eor.w	r3, r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <Userinputs+0x42>
	            {

	            	is_temp_nsPed_waiting = YES;
 80006f2:	2301      	movs	r3, #1
 80006f4:	73fb      	strb	r3, [r7, #15]
	            }


	        }

	        if((read_input(CAR_NORTH) == DETECTED) || (read_input(CAR_SOUTH) == DETECTED)){
 80006f6:	2002      	movs	r0, #2
 80006f8:	f000 f95c 	bl	80009b4 <read_input>
 80006fc:	4603      	mov	r3, r0
 80006fe:	f083 0301 	eor.w	r3, r3, #1
 8000702:	b2db      	uxtb	r3, r3
 8000704:	2b00      	cmp	r3, #0
 8000706:	d108      	bne.n	800071a <Userinputs+0x66>
 8000708:	2003      	movs	r0, #3
 800070a:	f000 f953 	bl	80009b4 <read_input>
 800070e:	4603      	mov	r3, r0
 8000710:	f083 0301 	eor.w	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d002      	beq.n	8000720 <Userinputs+0x6c>
	        	is_temp_nsCar_waiting = YES;
 800071a:	2301      	movs	r3, #1
 800071c:	737b      	strb	r3, [r7, #13]
 800071e:	e001      	b.n	8000724 <Userinputs+0x70>
	        } else {
	        	is_temp_nsCar_waiting = NO;
 8000720:	2300      	movs	r3, #0
 8000722:	737b      	strb	r3, [r7, #13]
	        }


	        if((read_input(CAR_WEST) == DETECTED) || (read_input(CAR_EAST) == DETECTED)){
 8000724:	2004      	movs	r0, #4
 8000726:	f000 f945 	bl	80009b4 <read_input>
 800072a:	4603      	mov	r3, r0
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d108      	bne.n	8000748 <Userinputs+0x94>
 8000736:	2005      	movs	r0, #5
 8000738:	f000 f93c 	bl	80009b4 <read_input>
 800073c:	4603      	mov	r3, r0
 800073e:	f083 0301 	eor.w	r3, r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b00      	cmp	r3, #0
 8000746:	d002      	beq.n	800074e <Userinputs+0x9a>
	        	is_temp_ewCar_waiting = YES;
 8000748:	2301      	movs	r3, #1
 800074a:	73bb      	strb	r3, [r7, #14]
 800074c:	e001      	b.n	8000752 <Userinputs+0x9e>
	        } else {
	        	is_temp_ewCar_waiting = NO;
 800074e:	2300      	movs	r3, #0
 8000750:	73bb      	strb	r3, [r7, #14]
	        }

	        if(osMutexAcquire(SharedDataHandle, osWaitForever) == osOK){
 8000752:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <Userinputs+0xe0>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800075a:	4618      	mov	r0, r3
 800075c:	f005 fe1d 	bl	800639a <osMutexAcquire>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d112      	bne.n	800078c <Userinputs+0xd8>
	        	is_car_ns_waiting = is_temp_nsCar_waiting;
 8000766:	4a0c      	ldr	r2, [pc, #48]	@ (8000798 <Userinputs+0xe4>)
 8000768:	7b7b      	ldrb	r3, [r7, #13]
 800076a:	7013      	strb	r3, [r2, #0]
	        	is_car_ew_waiting = is_temp_ewCar_waiting;
 800076c:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <Userinputs+0xe8>)
 800076e:	7bbb      	ldrb	r3, [r7, #14]
 8000770:	7013      	strb	r3, [r2, #0]

	        	if(is_temp_nsPed_waiting == YES){
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d104      	bne.n	8000782 <Userinputs+0xce>
	        		is_ped_ns_waiting = YES;
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <Userinputs+0xec>)
 800077a:	2201      	movs	r2, #1
 800077c:	701a      	strb	r2, [r3, #0]
	        		is_temp_nsPed_waiting = NO;
 800077e:	2300      	movs	r3, #0
 8000780:	73fb      	strb	r3, [r7, #15]
	        	}
	        	osMutexRelease(SharedDataHandle);
 8000782:	4b04      	ldr	r3, [pc, #16]	@ (8000794 <Userinputs+0xe0>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4618      	mov	r0, r3
 8000788:	f005 fe52 	bl	8006430 <osMutexRelease>
	        }


	        osDelay(10); // Kör ca 100 gånger i sekunden
 800078c:	200a      	movs	r0, #10
 800078e:	f005 fd63 	bl	8006258 <osDelay>
	        if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 8000792:	e799      	b.n	80006c8 <Userinputs+0x14>
 8000794:	200000b8 	.word	0x200000b8
 8000798:	200000a5 	.word	0x200000a5
 800079c:	200000a6 	.word	0x200000a6
 80007a0:	200000a7 	.word	0x200000a7

080007a4 <HAL_UART_RxCpltCallback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart2);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
  UartReady = SET;
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <HAL_UART_RxCpltCallback+0x20>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]


  HAL_UART_Receive_IT(huart2, rx_data, 4);
 80007b2:	2204      	movs	r2, #4
 80007b4:	4904      	ldr	r1, [pc, #16]	@ (80007c8 <HAL_UART_RxCpltCallback+0x24>)
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f004 f91c 	bl	80049f4 <HAL_UART_Receive_IT>
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200000a4 	.word	0x200000a4
 80007c8:	200000a0 	.word	0x200000a0

080007cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	@ 0x28
 80007d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b54      	ldr	r3, [pc, #336]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	4a53      	ldr	r2, [pc, #332]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ee:	4b51      	ldr	r3, [pc, #324]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000806:	4b4b      	ldr	r3, [pc, #300]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b48      	ldr	r3, [pc, #288]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a47      	ldr	r2, [pc, #284]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b45      	ldr	r3, [pc, #276]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b42      	ldr	r3, [pc, #264]	@ (8000934 <MX_GPIO_Init+0x168>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a41      	ldr	r2, [pc, #260]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b3f      	ldr	r3, [pc, #252]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8000848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084c:	f001 fe4c 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000856:	4838      	ldr	r0, [pc, #224]	@ (8000938 <MX_GPIO_Init+0x16c>)
 8000858:	f001 fe46 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	2180      	movs	r1, #128	@ 0x80
 8000860:	4836      	ldr	r0, [pc, #216]	@ (800093c <MX_GPIO_Init+0x170>)
 8000862:	f001 fe41 	bl	80024e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000866:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	482f      	ldr	r0, [pc, #188]	@ (800093c <MX_GPIO_Init+0x170>)
 800087e:	f001 fc71 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 8000882:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089e:	f001 fc61 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80008a2:	2310      	movs	r3, #16
 80008a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008aa:	2301      	movs	r3, #1
 80008ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	4821      	ldr	r0, [pc, #132]	@ (800093c <MX_GPIO_Init+0x170>)
 80008b6:	f001 fc55 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c0:	2301      	movs	r3, #1
 80008c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	4819      	ldr	r0, [pc, #100]	@ (8000938 <MX_GPIO_Init+0x16c>)
 80008d4:	f001 fc46 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_switch_Pin;
 80008d8:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	4812      	ldr	r0, [pc, #72]	@ (8000938 <MX_GPIO_Init+0x16c>)
 80008ee:	f001 fc39 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 80008f2:	2380      	movs	r3, #128	@ 0x80
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	480c      	ldr	r0, [pc, #48]	@ (800093c <MX_GPIO_Init+0x170>)
 800090a:	f001 fc2b 	bl	8002164 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 800090e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000918:	2301      	movs	r3, #1
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000926:	f001 fc1d 	bl	8002164 <HAL_GPIO_Init>

}
 800092a:	bf00      	nop
 800092c:	3728      	adds	r7, #40	@ 0x28
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400
 800093c:	48000800 	.word	0x48000800

08000940 <write_to_register>:
 *  Created on: 28 Nov 2025
 *      Author: simonstal
 */
#include "io_handler.h"

void write_to_register(uint8_t r1,uint8_t r2, uint8_t r3) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
 800094a:	460b      	mov	r3, r1
 800094c:	71bb      	strb	r3, [r7, #6]
 800094e:	4613      	mov	r3, r2
 8000950:	717b      	strb	r3, [r7, #5]

			uint8_t databits[3];

			databits[0] = r3;
 8000952:	797b      	ldrb	r3, [r7, #5]
 8000954:	733b      	strb	r3, [r7, #12]
			databits[1] = r2;
 8000956:	79bb      	ldrb	r3, [r7, #6]
 8000958:	737b      	strb	r3, [r7, #13]
			databits[2] = r1;
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	73bb      	strb	r3, [r7, #14]

		HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2180      	movs	r1, #128	@ 0x80
 8000962:	4811      	ldr	r0, [pc, #68]	@ (80009a8 <write_to_register+0x68>)
 8000964:	f001 fdc0 	bl	80024e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000972:	f001 fdb9 	bl	80024e8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800097c:	480b      	ldr	r0, [pc, #44]	@ (80009ac <write_to_register+0x6c>)
 800097e:	f001 fdb3 	bl	80024e8 <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, databits, 3, 1000);
 8000982:	f107 010c 	add.w	r1, r7, #12
 8000986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800098a:	2203      	movs	r2, #3
 800098c:	4808      	ldr	r0, [pc, #32]	@ (80009b0 <write_to_register+0x70>)
 800098e:	f003 f9b8 	bl	8003d02 <HAL_SPI_Transmit>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <write_to_register+0x6c>)
 800099a:	f001 fda5 	bl	80024e8 <HAL_GPIO_WritePin>



}
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	48000800 	.word	0x48000800
 80009ac:	48000400 	.word	0x48000400
 80009b0:	200000c8 	.word	0x200000c8

080009b4 <read_input>:




bool read_input(Inputs button){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]

	switch(button){
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	2b05      	cmp	r3, #5
 80009c2:	d84a      	bhi.n	8000a5a <read_input+0xa6>
 80009c4:	a201      	add	r2, pc, #4	@ (adr r2, 80009cc <read_input+0x18>)
 80009c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ca:	bf00      	nop
 80009cc:	080009e5 	.word	0x080009e5
 80009d0:	08000a5b 	.word	0x08000a5b
 80009d4:	080009fb 	.word	0x080009fb
 80009d8:	08000a15 	.word	0x08000a15
 80009dc:	08000a2d 	.word	0x08000a2d
 80009e0:	08000a43 	.word	0x08000a43

	case NORTH_PEDESTRIAN:
		return(HAL_GPIO_ReadPin(PL2_switch_GPIO_Port, PL2_switch_Pin));
 80009e4:	2180      	movs	r1, #128	@ 0x80
 80009e6:	481f      	ldr	r0, [pc, #124]	@ (8000a64 <read_input+0xb0>)
 80009e8:	f001 fd66 	bl	80024b8 <HAL_GPIO_ReadPin>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	bf14      	ite	ne
 80009f2:	2301      	movne	r3, #1
 80009f4:	2300      	moveq	r3, #0
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	e030      	b.n	8000a5c <read_input+0xa8>
		break;


	case CAR_NORTH:

		return(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin));
 80009fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a02:	f001 fd59 	bl	80024b8 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	bf14      	ite	ne
 8000a0c:	2301      	movne	r3, #1
 8000a0e:	2300      	moveq	r3, #0
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	e023      	b.n	8000a5c <read_input+0xa8>
		break;
	case CAR_SOUTH:

		return(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin));
 8000a14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a18:	4812      	ldr	r0, [pc, #72]	@ (8000a64 <read_input+0xb0>)
 8000a1a:	f001 fd4d 	bl	80024b8 <HAL_GPIO_ReadPin>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	bf14      	ite	ne
 8000a24:	2301      	movne	r3, #1
 8000a26:	2300      	moveq	r3, #0
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	e017      	b.n	8000a5c <read_input+0xa8>
		break;

	case CAR_WEST:
		return(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin));
 8000a2c:	2110      	movs	r1, #16
 8000a2e:	480e      	ldr	r0, [pc, #56]	@ (8000a68 <read_input+0xb4>)
 8000a30:	f001 fd42 	bl	80024b8 <HAL_GPIO_ReadPin>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	bf14      	ite	ne
 8000a3a:	2301      	movne	r3, #1
 8000a3c:	2300      	moveq	r3, #0
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	e00c      	b.n	8000a5c <read_input+0xa8>
		break;

	case CAR_EAST:
		return(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin));
 8000a42:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a46:	4807      	ldr	r0, [pc, #28]	@ (8000a64 <read_input+0xb0>)
 8000a48:	f001 fd36 	bl	80024b8 <HAL_GPIO_ReadPin>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	bf14      	ite	ne
 8000a52:	2301      	movne	r3, #1
 8000a54:	2300      	moveq	r3, #0
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	e000      	b.n	8000a5c <read_input+0xa8>



	}

	return false;
 8000a5a:	2300      	movs	r3, #0


}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	48000400 	.word	0x48000400
 8000a68:	48000800 	.word	0x48000800

08000a6c <update_time>:


void update_time(uint8_t *rx_data){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]

	uint16_t value = (rx_data[2] << 8) | rx_data[3];
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3302      	adds	r3, #2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	021b      	lsls	r3, r3, #8
 8000a7e:	b21a      	sxth	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3303      	adds	r3, #3
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	b21b      	sxth	r3, r3
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	81fb      	strh	r3, [r7, #14]

	if(rx_data[0] == 0x01){
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d10a      	bne.n	8000aac <update_time+0x40>
		toggleFreq =  value;
 8000a96:	89fb      	ldrh	r3, [r7, #14]
 8000a98:	4a20      	ldr	r2, [pc, #128]	@ (8000b1c <update_time+0xb0>)
 8000a9a:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1,HAL_MAX_DELAY);
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	491f      	ldr	r1, [pc, #124]	@ (8000b20 <update_time+0xb4>)
 8000aa4:	481f      	ldr	r0, [pc, #124]	@ (8000b24 <update_time+0xb8>)
 8000aa6:	f003 ff1b 	bl	80048e0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&huart2, &msg_failed, 1, HAL_MAX_DELAY);
	}
}
 8000aaa:	e033      	b.n	8000b14 <update_time+0xa8>
	else if(rx_data[0] == 0x02){
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d10a      	bne.n	8000aca <update_time+0x5e>
		pedestrianDelay = value;
 8000ab4:	89fb      	ldrh	r3, [r7, #14]
 8000ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8000b28 <update_time+0xbc>)
 8000ab8:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4917      	ldr	r1, [pc, #92]	@ (8000b20 <update_time+0xb4>)
 8000ac2:	4818      	ldr	r0, [pc, #96]	@ (8000b24 <update_time+0xb8>)
 8000ac4:	f003 ff0c 	bl	80048e0 <HAL_UART_Transmit>
}
 8000ac8:	e024      	b.n	8000b14 <update_time+0xa8>
	else if(rx_data[0] ==0x03){
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	d10a      	bne.n	8000ae8 <update_time+0x7c>
		walkingDelay = value;
 8000ad2:	89fb      	ldrh	r3, [r7, #14]
 8000ad4:	4a15      	ldr	r2, [pc, #84]	@ (8000b2c <update_time+0xc0>)
 8000ad6:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000ad8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000adc:	2201      	movs	r2, #1
 8000ade:	4910      	ldr	r1, [pc, #64]	@ (8000b20 <update_time+0xb4>)
 8000ae0:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <update_time+0xb8>)
 8000ae2:	f003 fefd 	bl	80048e0 <HAL_UART_Transmit>
}
 8000ae6:	e015      	b.n	8000b14 <update_time+0xa8>
	else if(rx_data[0] == 0x04){
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d10a      	bne.n	8000b06 <update_time+0x9a>
		orangeDelay = value;
 8000af0:	89fb      	ldrh	r3, [r7, #14]
 8000af2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b30 <update_time+0xc4>)
 8000af4:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000afa:	2201      	movs	r2, #1
 8000afc:	4908      	ldr	r1, [pc, #32]	@ (8000b20 <update_time+0xb4>)
 8000afe:	4809      	ldr	r0, [pc, #36]	@ (8000b24 <update_time+0xb8>)
 8000b00:	f003 feee 	bl	80048e0 <HAL_UART_Transmit>
}
 8000b04:	e006      	b.n	8000b14 <update_time+0xa8>
		HAL_UART_Transmit(&huart2, &msg_failed, 1, HAL_MAX_DELAY);
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	4909      	ldr	r1, [pc, #36]	@ (8000b34 <update_time+0xc8>)
 8000b0e:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <update_time+0xb8>)
 8000b10:	f003 fee6 	bl	80048e0 <HAL_UART_Transmit>
}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000004 	.word	0x20000004
 8000b20:	20000000 	.word	0x20000000
 8000b24:	2000017c 	.word	0x2000017c
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	2000000c 	.word	0x2000000c
 8000b30:	20000010 	.word	0x20000010
 8000b34:	2000009c 	.word	0x2000009c

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3c:	f001 f970 	bl	8001e20 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b40:	f000 f80e 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b44:	f7ff fe42 	bl	80007cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b48:	f001 f8ac 	bl	8001ca4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000b4c:	f000 f872 	bl	8000c34 <MX_SPI3_Init>
//		statemachine();
//#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000b50:	f005 faa6 	bl	80060a0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000b54:	f7ff fcd2 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b58:	f005 fac6 	bl	80060e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <main+0x24>

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b096      	sub	sp, #88	@ 0x58
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	2244      	movs	r2, #68	@ 0x44
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f008 fc82 	bl	8009478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	463b      	mov	r3, r7
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b82:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b86:	f001 fcd5 	bl	8002534 <HAL_PWREx_ControlVoltageScaling>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b90:	f000 f84a 	bl	8000c28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b94:	2302      	movs	r3, #2
 8000b96:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b9c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b9e:	2310      	movs	r3, #16
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bae:	230a      	movs	r3, #10
 8000bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f001 fd0c 	bl	80025e0 <HAL_RCC_OscConfig>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000bce:	f000 f82b 	bl	8000c28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd2:	230f      	movs	r3, #15
 8000bd4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000be6:	463b      	mov	r3, r7
 8000be8:	2104      	movs	r1, #4
 8000bea:	4618      	mov	r0, r3
 8000bec:	f002 f8d4 	bl	8002d98 <HAL_RCC_ClockConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bf6:	f000 f817 	bl	8000c28 <Error_Handler>
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	3758      	adds	r7, #88	@ 0x58
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a04      	ldr	r2, [pc, #16]	@ (8000c24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d101      	bne.n	8000c1a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c16:	f001 f923 	bl	8001e60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40012c00 	.word	0x40012c00

08000c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c2c:	b672      	cpsid	i
}
 8000c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <Error_Handler+0x8>

08000c34 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000c38:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cac <MX_SPI3_Init+0x78>)
 8000c3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c44:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c46:	4b18      	ldr	r3, [pc, #96]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c4e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c52:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c54:	4b14      	ldr	r3, [pc, #80]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c66:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c6a:	2218      	movs	r2, #24
 8000c6c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c80:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c82:	2207      	movs	r2, #7
 8000c84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c86:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c8e:	2208      	movs	r2, #8
 8000c90:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c92:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <MX_SPI3_Init+0x74>)
 8000c94:	f002 ff92 	bl	8003bbc <HAL_SPI_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c9e:	f7ff ffc3 	bl	8000c28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	200000c8 	.word	0x200000c8
 8000cac:	40003c00 	.word	0x40003c00

08000cb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	@ 0x28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a25      	ldr	r2, [pc, #148]	@ (8000d64 <HAL_SPI_MspInit+0xb4>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d144      	bne.n	8000d5c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cd2:	4b25      	ldr	r3, [pc, #148]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a24      	ldr	r2, [pc, #144]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b22      	ldr	r3, [pc, #136]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cea:	4b1f      	ldr	r3, [pc, #124]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cee:	4a1e      	ldr	r2, [pc, #120]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000cf0:	f043 0304 	orr.w	r3, r3, #4
 8000cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfa:	f003 0304 	and.w	r3, r3, #4
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b19      	ldr	r3, [pc, #100]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d06:	4a18      	ldr	r2, [pc, #96]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0e:	4b16      	ldr	r3, [pc, #88]	@ (8000d68 <HAL_SPI_MspInit+0xb8>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin;
 8000d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d2c:	2306      	movs	r3, #6
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_SHCP_GPIO_Port, &GPIO_InitStruct);
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4619      	mov	r1, r3
 8000d36:	480d      	ldr	r0, [pc, #52]	@ (8000d6c <HAL_SPI_MspInit+0xbc>)
 8000d38:	f001 fa14 	bl	8002164 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 8000d3c:	2320      	movs	r3, #32
 8000d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d4c:	2306      	movs	r3, #6
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8000d50:	f107 0314 	add.w	r3, r7, #20
 8000d54:	4619      	mov	r1, r3
 8000d56:	4806      	ldr	r0, [pc, #24]	@ (8000d70 <HAL_SPI_MspInit+0xc0>)
 8000d58:	f001 fa04 	bl	8002164 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	3728      	adds	r7, #40	@ 0x28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40003c00 	.word	0x40003c00
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	48000800 	.word	0x48000800
 8000d70:	48000400 	.word	0x48000400

08000d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	4b11      	ldr	r3, [pc, #68]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d7e:	4a10      	ldr	r2, [pc, #64]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d86:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d96:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d9e:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <HAL_MspInit+0x4c>)
 8000da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	603b      	str	r3, [r7, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	210f      	movs	r1, #15
 8000dae:	f06f 0001 	mvn.w	r0, #1
 8000db2:	f001 f92d 	bl	8002010 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40021000 	.word	0x40021000

08000dc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08c      	sub	sp, #48	@ 0x30
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dd2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e8c <HAL_InitTick+0xc8>)
 8000dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dd6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e8c <HAL_InitTick+0xc8>)
 8000dd8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ddc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dde:	4b2b      	ldr	r3, [pc, #172]	@ (8000e8c <HAL_InitTick+0xc8>)
 8000de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000de2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dea:	f107 020c 	add.w	r2, r7, #12
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4611      	mov	r1, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f002 f993 	bl	8003120 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000dfa:	f002 f97b 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 8000dfe:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e02:	4a23      	ldr	r2, [pc, #140]	@ (8000e90 <HAL_InitTick+0xcc>)
 8000e04:	fba2 2303 	umull	r2, r3, r2, r3
 8000e08:	0c9b      	lsrs	r3, r3, #18
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e0e:	4b21      	ldr	r3, [pc, #132]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e10:	4a21      	ldr	r2, [pc, #132]	@ (8000e98 <HAL_InitTick+0xd4>)
 8000e12:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e14:	4b1f      	ldr	r3, [pc, #124]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e16:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e1a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e20:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e22:	4b1c      	ldr	r3, [pc, #112]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e34:	4817      	ldr	r0, [pc, #92]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e36:	f003 fa3f 	bl	80042b8 <HAL_TIM_Base_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d11b      	bne.n	8000e80 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e48:	4812      	ldr	r0, [pc, #72]	@ (8000e94 <HAL_InitTick+0xd0>)
 8000e4a:	f003 fa97 	bl	800437c <HAL_TIM_Base_Start_IT>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d111      	bne.n	8000e80 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e5c:	2019      	movs	r0, #25
 8000e5e:	f001 f8f3 	bl	8002048 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2b0f      	cmp	r3, #15
 8000e66:	d808      	bhi.n	8000e7a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	6879      	ldr	r1, [r7, #4]
 8000e6c:	2019      	movs	r0, #25
 8000e6e:	f001 f8cf 	bl	8002010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <HAL_InitTick+0xd8>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	e002      	b.n	8000e80 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3730      	adds	r7, #48	@ 0x30
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	431bde83 	.word	0x431bde83
 8000e94:	2000012c 	.word	0x2000012c
 8000e98:	40012c00 	.word	0x40012c00
 8000e9c:	20000024 	.word	0x20000024

08000ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <NMI_Handler+0x4>

08000ea8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <BusFault_Handler+0x4>

08000ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <UsageFault_Handler+0x4>

08000ec8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
	...

08000ed8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000edc:	4802      	ldr	r0, [pc, #8]	@ (8000ee8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000ede:	f003 fabd 	bl	800445c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000012c 	.word	0x2000012c

08000eec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ef0:	4802      	ldr	r0, [pc, #8]	@ (8000efc <USART2_IRQHandler+0x10>)
 8000ef2:	f003 fdcb 	bl	8004a8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	2000017c 	.word	0x2000017c

08000f00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f04:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <SystemInit+0x20>)
 8000f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f0a:	4a05      	ldr	r2, [pc, #20]	@ (8000f20 <SystemInit+0x20>)
 8000f0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <toggle_bluelights>:





uint8_t toggle_bluelights(uint32_t *blinkstart, uint32_t blinkstop){
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]

	static uint8_t blue_on = 0;

	if(blinkstop - *blinkstart >= toggleFreq){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	683a      	ldr	r2, [r7, #0]
 8000f34:	1ad2      	subs	r2, r2, r3
 8000f36:	4b0c      	ldr	r3, [pc, #48]	@ (8000f68 <toggle_bluelights+0x44>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d30c      	bcc.n	8000f58 <toggle_bluelights+0x34>
		blue_on = !blue_on;
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <toggle_bluelights+0x48>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	bf0c      	ite	eq
 8000f46:	2301      	moveq	r3, #1
 8000f48:	2300      	movne	r3, #0
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <toggle_bluelights+0x48>)
 8000f50:	701a      	strb	r2, [r3, #0]
		*blinkstart = blinkstop;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	601a      	str	r2, [r3, #0]
	}

	return blue_on;
 8000f58:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <toggle_bluelights+0x48>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]

}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	20000004 	.word	0x20000004
 8000f6c:	2000017a 	.word	0x2000017a

08000f70 <greenlights>:
uint8_t greenlights(uint32_t *greenstart, uint32_t greenstop){
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
	uint8_t green_on = 1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	73fb      	strb	r3, [r7, #15]

	if(greenstop - *greenstart >= walkingDelay){
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	1ad2      	subs	r2, r2, r3
 8000f86:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <greenlights+0x30>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d301      	bcc.n	8000f92 <greenlights+0x22>
		green_on = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
	}
	return green_on;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	2000000c 	.word	0x2000000c

08000fa4 <update_lights_hardware>:

void update_lights_hardware(Trafficlights states, uint8_t blue_status, uint8_t green_status){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	71bb      	strb	r3, [r7, #6]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	717b      	strb	r3, [r7, #5]
	if(blue_status && !ped_green){
 8000fb6:	79bb      	ldrb	r3, [r7, #6]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d007      	beq.n	8000fcc <update_lights_hardware+0x28>
 8000fbc:	4b32      	ldr	r3, [pc, #200]	@ (8001088 <update_lights_hardware+0xe4>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d103      	bne.n	8000fcc <update_lights_hardware+0x28>
		pedestrianlight = 0b00100000;
 8000fc4:	4b31      	ldr	r3, [pc, #196]	@ (800108c <update_lights_hardware+0xe8>)
 8000fc6:	2220      	movs	r2, #32
 8000fc8:	701a      	strb	r2, [r3, #0]
 8000fca:	e00a      	b.n	8000fe2 <update_lights_hardware+0x3e>
	}
	else if(ped_green){
 8000fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001088 <update_lights_hardware+0xe4>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <update_lights_hardware+0x38>
		pedestrianlight = 0b00001000;
 8000fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800108c <update_lights_hardware+0xe8>)
 8000fd6:	2208      	movs	r2, #8
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	e002      	b.n	8000fe2 <update_lights_hardware+0x3e>
	}else{
		pedestrianlight = 0b0;
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <update_lights_hardware+0xe8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
	}

	switch(states){
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d84b      	bhi.n	8001080 <update_lights_hardware+0xdc>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <update_lights_hardware+0x4c>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	0800101d 	.word	0x0800101d
 8000ff8:	08001031 	.word	0x08001031
 8000ffc:	08001045 	.word	0x08001045
 8001000:	08001059 	.word	0x08001059
 8001004:	0800106d 	.word	0x0800106d

	case NS_GREEN:
		write_to_register(EAST_RED, SOUTH_GREEN + pedestrianlight , NORTH_GREEN);
 8001008:	4b20      	ldr	r3, [pc, #128]	@ (800108c <update_lights_hardware+0xe8>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	330c      	adds	r3, #12
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2221      	movs	r2, #33	@ 0x21
 8001012:	4619      	mov	r1, r3
 8001014:	2009      	movs	r0, #9
 8001016:	f7ff fc93 	bl	8000940 <write_to_register>
		break;
 800101a:	e031      	b.n	8001080 <update_lights_hardware+0xdc>

	case NS_YELLOW:
		write_to_register(EAST_RED, SOUTH_YELLOW + pedestrianlight , NORTH_YELLOW);
 800101c:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <update_lights_hardware+0xe8>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	330a      	adds	r3, #10
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2211      	movs	r2, #17
 8001026:	4619      	mov	r1, r3
 8001028:	2009      	movs	r0, #9
 800102a:	f7ff fc89 	bl	8000940 <write_to_register>
		break;
 800102e:	e027      	b.n	8001080 <update_lights_hardware+0xdc>

	case NS_RED:
		write_to_register(EAST_RED, SOUTH_RED + pedestrianlight , NORTH_RED);
 8001030:	4b16      	ldr	r3, [pc, #88]	@ (800108c <update_lights_hardware+0xe8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	3309      	adds	r3, #9
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2209      	movs	r2, #9
 800103a:	4619      	mov	r1, r3
 800103c:	2009      	movs	r0, #9
 800103e:	f7ff fc7f 	bl	8000940 <write_to_register>
		break;
 8001042:	e01d      	b.n	8001080 <update_lights_hardware+0xdc>


	case EW_GREEN:
		write_to_register(EAST_GREEN, SOUTH_RED + pedestrianlight , WEST_GREEN);
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <update_lights_hardware+0xe8>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	3309      	adds	r3, #9
 800104a:	b2db      	uxtb	r3, r3
 800104c:	220c      	movs	r2, #12
 800104e:	4619      	mov	r1, r3
 8001050:	200c      	movs	r0, #12
 8001052:	f7ff fc75 	bl	8000940 <write_to_register>
		break;
 8001056:	e013      	b.n	8001080 <update_lights_hardware+0xdc>

	case EW_YELLOW:
		write_to_register(EAST_YELLOW, SOUTH_RED + pedestrianlight , WEST_YELLOW);
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <update_lights_hardware+0xe8>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	3309      	adds	r3, #9
 800105e:	b2db      	uxtb	r3, r3
 8001060:	220a      	movs	r2, #10
 8001062:	4619      	mov	r1, r3
 8001064:	200a      	movs	r0, #10
 8001066:	f7ff fc6b 	bl	8000940 <write_to_register>
			break;
 800106a:	e009      	b.n	8001080 <update_lights_hardware+0xdc>

	case EW_RED:
		write_to_register(EAST_RED, SOUTH_RED + pedestrianlight , WEST_RED);
 800106c:	4b07      	ldr	r3, [pc, #28]	@ (800108c <update_lights_hardware+0xe8>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	3309      	adds	r3, #9
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2209      	movs	r2, #9
 8001076:	4619      	mov	r1, r3
 8001078:	2009      	movs	r0, #9
 800107a:	f7ff fc61 	bl	8000940 <write_to_register>
			break;
 800107e:	bf00      	nop

	}
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200000a8 	.word	0x200000a8
 800108c:	20000179 	.word	0x20000179

08001090 <update_traffic_states>:

void update_traffic_states(uint32_t *start_time, uint32_t current_time, Trafficlights *states, uint8_t *n_ped_wait, uint8_t car_ns, uint8_t car_ew){
 8001090:	b480      	push	{r7}
 8001092:	b087      	sub	sp, #28
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
 800109c:	603b      	str	r3, [r7, #0]

    uint32_t passed_time = current_time - *start_time;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	617b      	str	r3, [r7, #20]

    switch(*states){
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b05      	cmp	r3, #5
 80010ae:	f200 85e6 	bhi.w	8001c7e <update_traffic_states+0xbee>
 80010b2:	a201      	add	r2, pc, #4	@ (adr r2, 80010b8 <update_traffic_states+0x28>)
 80010b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b8:	080010d1 	.word	0x080010d1
 80010bc:	0800123f 	.word	0x0800123f
 80010c0:	08001447 	.word	0x08001447
 80010c4:	08001687 	.word	0x08001687
 80010c8:	08001835 	.word	0x08001835
 80010cc:	08001a2f 	.word	0x08001a2f

    case NS_GREEN:
    	changedirection = 0;
 80010d0:	4b89      	ldr	r3, [pc, #548]	@ (80012f8 <update_traffic_states+0x268>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]

        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10e      	bne.n	80010fc <update_traffic_states+0x6c>
 80010de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d10a      	bne.n	80010fc <update_traffic_states+0x6c>
 80010e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d106      	bne.n	80010fc <update_traffic_states+0x6c>
        	*states = EW_GREEN;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2203      	movs	r2, #3
 80010f2:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	e09e      	b.n	800123a <update_traffic_states+0x1aa>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d115      	bne.n	8001130 <update_traffic_states+0xa0>
 8001104:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d111      	bne.n	8001130 <update_traffic_states+0xa0>
 800110c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001110:	2b01      	cmp	r3, #1
 8001112:	d10d      	bne.n	8001130 <update_traffic_states+0xa0>
        	if(passed_time >= pedestrianDelay / 4){
 8001114:	4b79      	ldr	r3, [pc, #484]	@ (80012fc <update_traffic_states+0x26c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	089b      	lsrs	r3, r3, #2
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	429a      	cmp	r2, r3
 800111e:	f0c0 808c 	bcc.w	800123a <update_traffic_states+0x1aa>
        		*states = NS_YELLOW;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800112e:	e084      	b.n	800123a <update_traffic_states+0x1aa>
        	}
        }

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d114      	bne.n	8001162 <update_traffic_states+0xd2>
 8001138:	f897 3020 	ldrb.w	r3, [r7, #32]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d110      	bne.n	8001162 <update_traffic_states+0xd2>
 8001140:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001144:	2b00      	cmp	r3, #0
 8001146:	d10c      	bne.n	8001162 <update_traffic_states+0xd2>
        	if(passed_time >= pedestrianDelay / 4){
 8001148:	4b6c      	ldr	r3, [pc, #432]	@ (80012fc <update_traffic_states+0x26c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	429a      	cmp	r2, r3
 8001152:	d372      	bcc.n	800123a <update_traffic_states+0x1aa>
               *states = NS_YELLOW;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2201      	movs	r2, #1
 8001158:	701a      	strb	r2, [r3, #0]
               *start_time = current_time;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001160:	e06b      	b.n	800123a <update_traffic_states+0x1aa>

               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001162:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d114      	bne.n	8001194 <update_traffic_states+0x104>
 800116a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800116e:	2b01      	cmp	r3, #1
 8001170:	d110      	bne.n	8001194 <update_traffic_states+0x104>
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d10c      	bne.n	8001194 <update_traffic_states+0x104>
        	if(passed_time >= (redDelayMax / 4)){
 800117a:	4b61      	ldr	r3, [pc, #388]	@ (8001300 <update_traffic_states+0x270>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	429a      	cmp	r2, r3
 8001184:	d359      	bcc.n	800123a <update_traffic_states+0x1aa>
        		  *states = NS_YELLOW;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 4)){
 8001192:	e052      	b.n	800123a <update_traffic_states+0x1aa>
        	}
        }

        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001194:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d10e      	bne.n	80011ba <update_traffic_states+0x12a>
 800119c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d10a      	bne.n	80011ba <update_traffic_states+0x12a>
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d106      	bne.n	80011ba <update_traffic_states+0x12a>
                *states = NS_GREEN;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	68ba      	ldr	r2, [r7, #8]
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	e03f      	b.n	800123a <update_traffic_states+0x1aa>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 80011ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d114      	bne.n	80011ec <update_traffic_states+0x15c>
 80011c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d110      	bne.n	80011ec <update_traffic_states+0x15c>
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d10c      	bne.n	80011ec <update_traffic_states+0x15c>
               if(passed_time >= pedestrianDelay / 4){
 80011d2:	4b4a      	ldr	r3, [pc, #296]	@ (80012fc <update_traffic_states+0x26c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d32d      	bcc.n	800123a <update_traffic_states+0x1aa>
                	*states =  NS_YELLOW;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80011ea:	e026      	b.n	800123a <update_traffic_states+0x1aa>
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80011ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d114      	bne.n	800121e <update_traffic_states+0x18e>
 80011f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d110      	bne.n	800121e <update_traffic_states+0x18e>
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d10c      	bne.n	800121e <update_traffic_states+0x18e>
        	if(passed_time >= pedestrianDelay / 4){
 8001204:	4b3d      	ldr	r3, [pc, #244]	@ (80012fc <update_traffic_states+0x26c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	429a      	cmp	r2, r3
 800120e:	d314      	bcc.n	800123a <update_traffic_states+0x1aa>
        	     *states =  NS_YELLOW;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2201      	movs	r2, #1
 8001214:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	68ba      	ldr	r2, [r7, #8]
 800121a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800121c:	e00d      	b.n	800123a <update_traffic_states+0x1aa>
        	     }
        }
        //Scenario 6
        else if(passed_time >= greenDelay){
 800121e:	4b39      	ldr	r3, [pc, #228]	@ (8001304 <update_traffic_states+0x274>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	697a      	ldr	r2, [r7, #20]
 8001224:	429a      	cmp	r2, r3
 8001226:	f0c0 851f 	bcc.w	8001c68 <update_traffic_states+0xbd8>
                *states = NS_YELLOW;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2201      	movs	r2, #1
 800122e:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	601a      	str	r2, [r3, #0]
                }

        break;
 8001236:	f000 bd17 	b.w	8001c68 <update_traffic_states+0xbd8>
 800123a:	f000 bd15 	b.w	8001c68 <update_traffic_states+0xbd8>


    case NS_YELLOW:

        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10e      	bne.n	8001264 <update_traffic_states+0x1d4>
 8001246:	f897 3020 	ldrb.w	r3, [r7, #32]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d10a      	bne.n	8001264 <update_traffic_states+0x1d4>
 800124e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001252:	2b01      	cmp	r3, #1
 8001254:	d106      	bne.n	8001264 <update_traffic_states+0x1d4>
        	*states = EW_GREEN;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2203      	movs	r2, #3
 800125a:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	e0ee      	b.n	8001442 <update_traffic_states+0x3b2>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d120      	bne.n	80012ae <update_traffic_states+0x21e>
 800126c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d11c      	bne.n	80012ae <update_traffic_states+0x21e>
 8001274:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001278:	2b01      	cmp	r3, #1
 800127a:	d118      	bne.n	80012ae <update_traffic_states+0x21e>

        	if(passed_time >= pedestrianDelay / 4){
 800127c:	4b1f      	ldr	r3, [pc, #124]	@ (80012fc <update_traffic_states+0x26c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	697a      	ldr	r2, [r7, #20]
 8001284:	429a      	cmp	r2, r3
 8001286:	f0c0 80dc 	bcc.w	8001442 <update_traffic_states+0x3b2>
        		if(changedirection) {
 800128a:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <update_traffic_states+0x268>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d006      	beq.n	80012a0 <update_traffic_states+0x210>
        			*states = NS_GREEN;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800129e:	e0d0      	b.n	8001442 <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2202      	movs	r2, #2
 80012a4:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	68ba      	ldr	r2, [r7, #8]
 80012aa:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80012ac:	e0c9      	b.n	8001442 <update_traffic_states+0x3b2>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d128      	bne.n	8001308 <update_traffic_states+0x278>
 80012b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d124      	bne.n	8001308 <update_traffic_states+0x278>
 80012be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d120      	bne.n	8001308 <update_traffic_states+0x278>
        	if(passed_time >= pedestrianDelay / 4){
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <update_traffic_states+0x26c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	089b      	lsrs	r3, r3, #2
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	f0c0 80b7 	bcc.w	8001442 <update_traffic_states+0x3b2>
        		if(changedirection){
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <update_traffic_states+0x268>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d006      	beq.n	80012ea <update_traffic_states+0x25a>
        			*states = NS_GREEN;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80012e8:	e0ab      	b.n	8001442 <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2202      	movs	r2, #2
 80012ee:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80012f6:	e0a4      	b.n	8001442 <update_traffic_states+0x3b2>
 80012f8:	20000178 	.word	0x20000178
 80012fc:	20000008 	.word	0x20000008
 8001300:	2000001c 	.word	0x2000001c
 8001304:	20000014 	.word	0x20000014
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001308:	f897 3020 	ldrb.w	r3, [r7, #32]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d123      	bne.n	8001358 <update_traffic_states+0x2c8>
 8001310:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001314:	2b01      	cmp	r3, #1
 8001316:	d11f      	bne.n	8001358 <update_traffic_states+0x2c8>
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d11b      	bne.n	8001358 <update_traffic_states+0x2c8>
        	if(passed_time >= (redDelayMax / 6)){
 8001320:	4b95      	ldr	r3, [pc, #596]	@ (8001578 <update_traffic_states+0x4e8>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a95      	ldr	r2, [pc, #596]	@ (800157c <update_traffic_states+0x4ec>)
 8001326:	fba2 2303 	umull	r2, r3, r2, r3
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	429a      	cmp	r2, r3
 8001330:	f0c0 8087 	bcc.w	8001442 <update_traffic_states+0x3b2>
        		if(changedirection){
 8001334:	4b92      	ldr	r3, [pc, #584]	@ (8001580 <update_traffic_states+0x4f0>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d006      	beq.n	800134a <update_traffic_states+0x2ba>
        		  *states = NS_GREEN;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	68ba      	ldr	r2, [r7, #8]
 8001346:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 8001348:	e07b      	b.n	8001442 <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2202      	movs	r2, #2
 800134e:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	68ba      	ldr	r2, [r7, #8]
 8001354:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 8001356:	e074      	b.n	8001442 <update_traffic_states+0x3b2>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d10e      	bne.n	800137e <update_traffic_states+0x2ee>
 8001360:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001364:	2b00      	cmp	r3, #0
 8001366:	d10a      	bne.n	800137e <update_traffic_states+0x2ee>
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d106      	bne.n	800137e <update_traffic_states+0x2ee>
                *states = NS_GREEN;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	e061      	b.n	8001442 <update_traffic_states+0x3b2>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 800137e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d11f      	bne.n	80013c6 <update_traffic_states+0x336>
 8001386:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800138a:	2b00      	cmp	r3, #0
 800138c:	d11b      	bne.n	80013c6 <update_traffic_states+0x336>
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d117      	bne.n	80013c6 <update_traffic_states+0x336>
               if(passed_time >= pedestrianDelay / 4){
 8001396:	4b7b      	ldr	r3, [pc, #492]	@ (8001584 <update_traffic_states+0x4f4>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	089b      	lsrs	r3, r3, #2
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d34f      	bcc.n	8001442 <update_traffic_states+0x3b2>
            	   if(changedirection){
 80013a2:	4b77      	ldr	r3, [pc, #476]	@ (8001580 <update_traffic_states+0x4f0>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d006      	beq.n	80013b8 <update_traffic_states+0x328>
                	*states =  NS_GREEN;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80013b6:	e044      	b.n	8001442 <update_traffic_states+0x3b2>
            	   }else{
            		   *states =  NS_RED;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2202      	movs	r2, #2
 80013bc:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80013c4:	e03d      	b.n	8001442 <update_traffic_states+0x3b2>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80013c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d11f      	bne.n	800140e <update_traffic_states+0x37e>
 80013ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d11b      	bne.n	800140e <update_traffic_states+0x37e>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d117      	bne.n	800140e <update_traffic_states+0x37e>
        	if(passed_time >= pedestrianDelay / 4){
 80013de:	4b69      	ldr	r3, [pc, #420]	@ (8001584 <update_traffic_states+0x4f4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	089b      	lsrs	r3, r3, #2
 80013e4:	697a      	ldr	r2, [r7, #20]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d32b      	bcc.n	8001442 <update_traffic_states+0x3b2>
        		if(changedirection){
 80013ea:	4b65      	ldr	r3, [pc, #404]	@ (8001580 <update_traffic_states+0x4f0>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d006      	beq.n	8001400 <update_traffic_states+0x370>
        	     *states =  NS_GREEN;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80013fe:	e020      	b.n	8001442 <update_traffic_states+0x3b2>
        	     }else {
        	    	 *states =  NS_RED;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2202      	movs	r2, #2
 8001404:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800140c:	e019      	b.n	8001442 <update_traffic_states+0x3b2>
        	     }
        }
        }
        //Scenario 6
        else if(passed_time >= orangeDelay){
 800140e:	4b5e      	ldr	r3, [pc, #376]	@ (8001588 <update_traffic_states+0x4f8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	697a      	ldr	r2, [r7, #20]
 8001414:	429a      	cmp	r2, r3
 8001416:	f0c0 8429 	bcc.w	8001c6c <update_traffic_states+0xbdc>
        	if(changedirection){
 800141a:	4b59      	ldr	r3, [pc, #356]	@ (8001580 <update_traffic_states+0x4f0>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <update_traffic_states+0x3a2>
        		*states = NS_GREEN;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	601a      	str	r2, [r3, #0]
        		*states = NS_RED;
        		*start_time = current_time;
        	}
        }

        break;
 800142e:	f000 bc1d 	b.w	8001c6c <update_traffic_states+0xbdc>
        		*states = NS_RED;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2202      	movs	r2, #2
 8001436:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	601a      	str	r2, [r3, #0]
        break;
 800143e:	f000 bc15 	b.w	8001c6c <update_traffic_states+0xbdc>
 8001442:	f000 bc13 	b.w	8001c6c <update_traffic_states+0xbdc>

    case NS_RED:


        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10e      	bne.n	800146c <update_traffic_states+0x3dc>
 800144e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10a      	bne.n	800146c <update_traffic_states+0x3dc>
 8001456:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800145a:	2b01      	cmp	r3, #1
 800145c:	d106      	bne.n	800146c <update_traffic_states+0x3dc>
        	*states = EW_GREEN;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2203      	movs	r2, #3
 8001462:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e10b      	b.n	8001684 <update_traffic_states+0x5f4>
        }
        else if(changedirection == 1 && ped_green == 1){
 800146c:	4b44      	ldr	r3, [pc, #272]	@ (8001580 <update_traffic_states+0x4f0>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10a      	bne.n	800148a <update_traffic_states+0x3fa>
 8001474:	4b45      	ldr	r3, [pc, #276]	@ (800158c <update_traffic_states+0x4fc>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d106      	bne.n	800148a <update_traffic_states+0x3fa>
        	*states = NS_RED;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2202      	movs	r2, #2
 8001480:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	e0fc      	b.n	8001684 <update_traffic_states+0x5f4>
        }
        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d126      	bne.n	80014e0 <update_traffic_states+0x450>
 8001492:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d122      	bne.n	80014e0 <update_traffic_states+0x450>
 800149a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d11e      	bne.n	80014e0 <update_traffic_states+0x450>

        	if(passed_time >= pedestrianDelay / 4){
 80014a2:	4b38      	ldr	r3, [pc, #224]	@ (8001584 <update_traffic_states+0x4f4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	089b      	lsrs	r3, r3, #2
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	f0c0 80ea 	bcc.w	8001684 <update_traffic_states+0x5f4>
        		if(changedirection) {
 80014b0:	4b33      	ldr	r3, [pc, #204]	@ (8001580 <update_traffic_states+0x4f0>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d006      	beq.n	80014c6 <update_traffic_states+0x436>
        			*states = NS_YELLOW;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80014c4:	e0de      	b.n	8001684 <update_traffic_states+0x5f4>
        		}else{
        			*states = EW_RED;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2205      	movs	r2, #5
 80014ca:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	601a      	str	r2, [r3, #0]
        			ped_green = 1;
 80014d2:	4b2e      	ldr	r3, [pc, #184]	@ (800158c <update_traffic_states+0x4fc>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
        			*n_ped_wait = 0;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80014de:	e0d1      	b.n	8001684 <update_traffic_states+0x5f4>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d126      	bne.n	8001536 <update_traffic_states+0x4a6>
 80014e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d122      	bne.n	8001536 <update_traffic_states+0x4a6>
 80014f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d11e      	bne.n	8001536 <update_traffic_states+0x4a6>
        	if(passed_time >= pedestrianDelay / 4){
 80014f8:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <update_traffic_states+0x4f4>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	089b      	lsrs	r3, r3, #2
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	429a      	cmp	r2, r3
 8001502:	f0c0 80bf 	bcc.w	8001684 <update_traffic_states+0x5f4>
        		if(changedirection){
 8001506:	4b1e      	ldr	r3, [pc, #120]	@ (8001580 <update_traffic_states+0x4f0>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d006      	beq.n	800151c <update_traffic_states+0x48c>
        			*states = NS_YELLOW;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2201      	movs	r2, #1
 8001512:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800151a:	e0b3      	b.n	8001684 <update_traffic_states+0x5f4>
        		}else{
        			*states = EW_RED;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2205      	movs	r2, #5
 8001520:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	68ba      	ldr	r2, [r7, #8]
 8001526:	601a      	str	r2, [r3, #0]
        			ped_green = 1;
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <update_traffic_states+0x4fc>)
 800152a:	2201      	movs	r2, #1
 800152c:	701a      	strb	r2, [r3, #0]
        			*n_ped_wait = 0;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001534:	e0a6      	b.n	8001684 <update_traffic_states+0x5f4>
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001536:	f897 3020 	ldrb.w	r3, [r7, #32]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d12f      	bne.n	800159e <update_traffic_states+0x50e>
 800153e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001542:	2b01      	cmp	r3, #1
 8001544:	d12b      	bne.n	800159e <update_traffic_states+0x50e>
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d127      	bne.n	800159e <update_traffic_states+0x50e>
        	if(passed_time >= (redDelayMax / 12)){
 800154e:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <update_traffic_states+0x4e8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <update_traffic_states+0x4ec>)
 8001554:	fba2 2303 	umull	r2, r3, r2, r3
 8001558:	08db      	lsrs	r3, r3, #3
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	429a      	cmp	r2, r3
 800155e:	f0c0 8091 	bcc.w	8001684 <update_traffic_states+0x5f4>
        		if(changedirection){
 8001562:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <update_traffic_states+0x4f0>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d012      	beq.n	8001590 <update_traffic_states+0x500>
        		  *states = NS_YELLOW;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 12)){
 8001576:	e085      	b.n	8001684 <update_traffic_states+0x5f4>
 8001578:	2000001c 	.word	0x2000001c
 800157c:	aaaaaaab 	.word	0xaaaaaaab
 8001580:	20000178 	.word	0x20000178
 8001584:	20000008 	.word	0x20000008
 8001588:	20000010 	.word	0x20000010
 800158c:	200000a8 	.word	0x200000a8
        		}else{
        			*states = EW_RED;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2205      	movs	r2, #5
 8001594:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 12)){
 800159c:	e072      	b.n	8001684 <update_traffic_states+0x5f4>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 800159e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d113      	bne.n	80015ce <update_traffic_states+0x53e>
 80015a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10f      	bne.n	80015ce <update_traffic_states+0x53e>
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10b      	bne.n	80015ce <update_traffic_states+0x53e>
        	if(passed_time >= redDelay)
 80015b6:	4b92      	ldr	r3, [pc, #584]	@ (8001800 <update_traffic_states+0x770>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d302      	bcc.n	80015c6 <update_traffic_states+0x536>
                *states = NS_YELLOW;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	68ba      	ldr	r2, [r7, #8]
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	e05a      	b.n	8001684 <update_traffic_states+0x5f4>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 80015ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d125      	bne.n	8001622 <update_traffic_states+0x592>
 80015d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d121      	bne.n	8001622 <update_traffic_states+0x592>
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d11d      	bne.n	8001622 <update_traffic_states+0x592>
               if(passed_time >= pedestrianDelay / 4){
 80015e6:	4b87      	ldr	r3, [pc, #540]	@ (8001804 <update_traffic_states+0x774>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	089b      	lsrs	r3, r3, #2
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d348      	bcc.n	8001684 <update_traffic_states+0x5f4>
            	   if(changedirection){
 80015f2:	4b85      	ldr	r3, [pc, #532]	@ (8001808 <update_traffic_states+0x778>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d006      	beq.n	8001608 <update_traffic_states+0x578>
                	*states =  NS_YELLOW;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 8001606:	e03d      	b.n	8001684 <update_traffic_states+0x5f4>
            	   }else{
            		   *states =  EW_RED;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2205      	movs	r2, #5
 800160c:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	68ba      	ldr	r2, [r7, #8]
 8001612:	601a      	str	r2, [r3, #0]
            		   ped_green = 1;
 8001614:	4b7d      	ldr	r3, [pc, #500]	@ (800180c <update_traffic_states+0x77c>)
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
            		   *n_ped_wait = 0;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	2200      	movs	r2, #0
 800161e:	701a      	strb	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 8001620:	e030      	b.n	8001684 <update_traffic_states+0x5f4>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 8001622:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d114      	bne.n	8001654 <update_traffic_states+0x5c4>
 800162a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800162e:	2b01      	cmp	r3, #1
 8001630:	d110      	bne.n	8001654 <update_traffic_states+0x5c4>
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d10c      	bne.n	8001654 <update_traffic_states+0x5c4>
        	if(passed_time >= pedestrianDelay / 4){
 800163a:	4b72      	ldr	r3, [pc, #456]	@ (8001804 <update_traffic_states+0x774>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	089b      	lsrs	r3, r3, #2
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	429a      	cmp	r2, r3
 8001644:	d31e      	bcc.n	8001684 <update_traffic_states+0x5f4>
        	    	 *states =  EW_RED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2205      	movs	r2, #5
 800164a:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001652:	e017      	b.n	8001684 <update_traffic_states+0x5f4>
        		}
        }
        //Scenario 6
        else if(passed_time >= redDelay){
 8001654:	4b6a      	ldr	r3, [pc, #424]	@ (8001800 <update_traffic_states+0x770>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	697a      	ldr	r2, [r7, #20]
 800165a:	429a      	cmp	r2, r3
 800165c:	f0c0 8308 	bcc.w	8001c70 <update_traffic_states+0xbe0>
        	if(changedirection){
 8001660:	4b69      	ldr	r3, [pc, #420]	@ (8001808 <update_traffic_states+0x778>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d006      	beq.n	8001676 <update_traffic_states+0x5e6>
        		*states = NS_YELLOW;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	601a      	str	r2, [r3, #0]
        		*states = EW_RED;
        		*start_time = current_time;
        	}
        }

        break;
 8001674:	e2fc      	b.n	8001c70 <update_traffic_states+0xbe0>
        		*states = EW_RED;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2205      	movs	r2, #5
 800167a:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	601a      	str	r2, [r3, #0]
        break;
 8001682:	e2f5      	b.n	8001c70 <update_traffic_states+0xbe0>
 8001684:	e2f4      	b.n	8001c70 <update_traffic_states+0xbe0>


    case EW_GREEN:
    	changedirection= 1;
 8001686:	4b60      	ldr	r3, [pc, #384]	@ (8001808 <update_traffic_states+0x778>)
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]

    	        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d10e      	bne.n	80016b2 <update_traffic_states+0x622>
 8001694:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10a      	bne.n	80016b2 <update_traffic_states+0x622>
 800169c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d106      	bne.n	80016b2 <update_traffic_states+0x622>
    	        	*states = EW_GREEN;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2203      	movs	r2, #3
 80016a8:	701a      	strb	r2, [r3, #0]
    	        	*start_time = current_time;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	68ba      	ldr	r2, [r7, #8]
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	e0bf      	b.n	8001832 <update_traffic_states+0x7a2>
    	        }

    	        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d11a      	bne.n	80016f0 <update_traffic_states+0x660>
 80016ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d116      	bne.n	80016f0 <update_traffic_states+0x660>
 80016c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d112      	bne.n	80016f0 <update_traffic_states+0x660>
    	        	ped_green = 1;
 80016ca:	4b50      	ldr	r3, [pc, #320]	@ (800180c <update_traffic_states+0x77c>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
    	        	*n_ped_wait = 0;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= greenDelay){
 80016d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001810 <update_traffic_states+0x780>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	429a      	cmp	r2, r3
 80016de:	f0c0 80a8 	bcc.w	8001832 <update_traffic_states+0x7a2>
    	        		*states = EW_YELLOW;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2204      	movs	r2, #4
 80016e6:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= greenDelay){
 80016ee:	e0a0      	b.n	8001832 <update_traffic_states+0x7a2>
    	        	}
    	        }

    	        //Scenario 1
    	        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d11b      	bne.n	8001730 <update_traffic_states+0x6a0>
 80016f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d117      	bne.n	8001730 <update_traffic_states+0x6a0>
 8001700:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001704:	2b00      	cmp	r3, #0
 8001706:	d113      	bne.n	8001730 <update_traffic_states+0x6a0>
    	        	ped_green = 1;
 8001708:	4b40      	ldr	r3, [pc, #256]	@ (800180c <update_traffic_states+0x77c>)
 800170a:	2201      	movs	r2, #1
 800170c:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001714:	4b3b      	ldr	r3, [pc, #236]	@ (8001804 <update_traffic_states+0x774>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	089b      	lsrs	r3, r3, #2
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	429a      	cmp	r2, r3
 800171e:	f0c0 8088 	bcc.w	8001832 <update_traffic_states+0x7a2>
    	               *states = EW_YELLOW;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2204      	movs	r2, #4
 8001726:	701a      	strb	r2, [r3, #0]
    	               *start_time = current_time;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 800172e:	e080      	b.n	8001832 <update_traffic_states+0x7a2>

    	               }
    	        	}

    	        //Scenario 2
    	        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001730:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d114      	bne.n	8001762 <update_traffic_states+0x6d2>
 8001738:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800173c:	2b01      	cmp	r3, #1
 800173e:	d110      	bne.n	8001762 <update_traffic_states+0x6d2>
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10c      	bne.n	8001762 <update_traffic_states+0x6d2>
    	        	if(passed_time >= (redDelayMax / 4)){
 8001748:	4b32      	ldr	r3, [pc, #200]	@ (8001814 <update_traffic_states+0x784>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	089b      	lsrs	r3, r3, #2
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	429a      	cmp	r2, r3
 8001752:	d36e      	bcc.n	8001832 <update_traffic_states+0x7a2>
    	        		  *states = EW_YELLOW;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2204      	movs	r2, #4
 8001758:	701a      	strb	r2, [r3, #0]
    	        		   *start_time = current_time;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 4)){
 8001760:	e067      	b.n	8001832 <update_traffic_states+0x7a2>
    	        	}
    	        }

    	        //Scenario 3
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001762:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d112      	bne.n	8001790 <update_traffic_states+0x700>
 800176a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10e      	bne.n	8001790 <update_traffic_states+0x700>
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10a      	bne.n	8001790 <update_traffic_states+0x700>
    	        	if(ped_green == 0){
 800177a:	4b24      	ldr	r3, [pc, #144]	@ (800180c <update_traffic_states+0x77c>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d157      	bne.n	8001832 <update_traffic_states+0x7a2>
    	                *states = NS_GREEN;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	601a      	str	r2, [r3, #0]
    	        	if(ped_green == 0){
 800178e:	e050      	b.n	8001832 <update_traffic_states+0x7a2>
    	        	}
    	        }

    	        //Scenario 4
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 8001790:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d11a      	bne.n	80017ce <update_traffic_states+0x73e>
 8001798:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800179c:	2b00      	cmp	r3, #0
 800179e:	d116      	bne.n	80017ce <update_traffic_states+0x73e>
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d112      	bne.n	80017ce <update_traffic_states+0x73e>
    	        	ped_green = 1;
 80017a8:	4b18      	ldr	r3, [pc, #96]	@ (800180c <update_traffic_states+0x77c>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 80017b4:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <update_traffic_states+0x774>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d338      	bcc.n	8001832 <update_traffic_states+0x7a2>
    	                	*states =  EW_YELLOW;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2204      	movs	r2, #4
 80017c4:	701a      	strb	r2, [r3, #0]
    	                	*start_time = current_time;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	68ba      	ldr	r2, [r7, #8]
 80017ca:	601a      	str	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 80017cc:	e031      	b.n	8001832 <update_traffic_states+0x7a2>
    	                	}
    	                }
    	        //Scenario 5
    	        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80017ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d120      	bne.n	8001818 <update_traffic_states+0x788>
 80017d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d11c      	bne.n	8001818 <update_traffic_states+0x788>
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d118      	bne.n	8001818 <update_traffic_states+0x788>
    	        	ped_green = 1;
 80017e6:	4b09      	ldr	r3, [pc, #36]	@ (800180c <update_traffic_states+0x77c>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	2200      	movs	r2, #0
 80017f0:	701a      	strb	r2, [r3, #0]
    	        	     *states =  EW_GREEN;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2203      	movs	r2, #3
 80017f6:	701a      	strb	r2, [r3, #0]
    	        	     *start_time = current_time;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e018      	b.n	8001832 <update_traffic_states+0x7a2>
 8001800:	20000018 	.word	0x20000018
 8001804:	20000008 	.word	0x20000008
 8001808:	20000178 	.word	0x20000178
 800180c:	200000a8 	.word	0x200000a8
 8001810:	20000014 	.word	0x20000014
 8001814:	2000001c 	.word	0x2000001c
    	        }
    	        //Scenario 6
    	        else if(passed_time >= greenDelay){
 8001818:	4b8e      	ldr	r3, [pc, #568]	@ (8001a54 <update_traffic_states+0x9c4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	429a      	cmp	r2, r3
 8001820:	f0c0 8228 	bcc.w	8001c74 <update_traffic_states+0xbe4>
    	                *states = EW_YELLOW;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2204      	movs	r2, #4
 8001828:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	68ba      	ldr	r2, [r7, #8]
 800182e:	601a      	str	r2, [r3, #0]
    	                }

        break;
 8001830:	e220      	b.n	8001c74 <update_traffic_states+0xbe4>
 8001832:	e21f      	b.n	8001c74 <update_traffic_states+0xbe4>

    case EW_YELLOW:


        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d10e      	bne.n	800185a <update_traffic_states+0x7ca>
 800183c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10a      	bne.n	800185a <update_traffic_states+0x7ca>
 8001844:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001848:	2b01      	cmp	r3, #1
 800184a:	d106      	bne.n	800185a <update_traffic_states+0x7ca>
        	*states = EW_GREEN;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2203      	movs	r2, #3
 8001850:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e0e8      	b.n	8001a2c <update_traffic_states+0x99c>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d120      	bne.n	80018a4 <update_traffic_states+0x814>
 8001862:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d11c      	bne.n	80018a4 <update_traffic_states+0x814>
 800186a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800186e:	2b01      	cmp	r3, #1
 8001870:	d118      	bne.n	80018a4 <update_traffic_states+0x814>

        	if(passed_time >= pedestrianDelay / 4){
 8001872:	4b79      	ldr	r3, [pc, #484]	@ (8001a58 <update_traffic_states+0x9c8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	089b      	lsrs	r3, r3, #2
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	429a      	cmp	r2, r3
 800187c:	f0c0 80d6 	bcc.w	8001a2c <update_traffic_states+0x99c>
        		if(changedirection) {
 8001880:	4b76      	ldr	r3, [pc, #472]	@ (8001a5c <update_traffic_states+0x9cc>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d006      	beq.n	8001896 <update_traffic_states+0x806>
        			*states = EW_RED;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2205      	movs	r2, #5
 800188c:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001894:	e0ca      	b.n	8001a2c <update_traffic_states+0x99c>
        		}else{
        			*states = EW_GREEN;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2203      	movs	r2, #3
 800189a:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018a2:	e0c3      	b.n	8001a2c <update_traffic_states+0x99c>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d120      	bne.n	80018ee <update_traffic_states+0x85e>
 80018ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d11c      	bne.n	80018ee <update_traffic_states+0x85e>
 80018b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d118      	bne.n	80018ee <update_traffic_states+0x85e>
        	if(passed_time >= pedestrianDelay / 4){
 80018bc:	4b66      	ldr	r3, [pc, #408]	@ (8001a58 <update_traffic_states+0x9c8>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f0c0 80b1 	bcc.w	8001a2c <update_traffic_states+0x99c>
        		if(changedirection){
 80018ca:	4b64      	ldr	r3, [pc, #400]	@ (8001a5c <update_traffic_states+0x9cc>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d006      	beq.n	80018e0 <update_traffic_states+0x850>
        			*states = EW_RED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2205      	movs	r2, #5
 80018d6:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018de:	e0a5      	b.n	8001a2c <update_traffic_states+0x99c>
        		}else{
        			*states = EW_GREEN;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2203      	movs	r2, #3
 80018e4:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	68ba      	ldr	r2, [r7, #8]
 80018ea:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018ec:	e09e      	b.n	8001a2c <update_traffic_states+0x99c>
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 80018ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d123      	bne.n	800193e <update_traffic_states+0x8ae>
 80018f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d11f      	bne.n	800193e <update_traffic_states+0x8ae>
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d11b      	bne.n	800193e <update_traffic_states+0x8ae>
        	if(passed_time >= (redDelayMax / 6)){
 8001906:	4b56      	ldr	r3, [pc, #344]	@ (8001a60 <update_traffic_states+0x9d0>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a56      	ldr	r2, [pc, #344]	@ (8001a64 <update_traffic_states+0x9d4>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	089b      	lsrs	r3, r3, #2
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	429a      	cmp	r2, r3
 8001916:	f0c0 8089 	bcc.w	8001a2c <update_traffic_states+0x99c>
        		if(changedirection){
 800191a:	4b50      	ldr	r3, [pc, #320]	@ (8001a5c <update_traffic_states+0x9cc>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <update_traffic_states+0x8a0>
        		  *states = EW_RED;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2205      	movs	r2, #5
 8001926:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 800192e:	e07d      	b.n	8001a2c <update_traffic_states+0x99c>
        		}else{
        			*states = EW_GREEN;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2203      	movs	r2, #3
 8001934:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	68ba      	ldr	r2, [r7, #8]
 800193a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 800193c:	e076      	b.n	8001a2c <update_traffic_states+0x99c>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 800193e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d112      	bne.n	800196c <update_traffic_states+0x8dc>
 8001946:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10e      	bne.n	800196c <update_traffic_states+0x8dc>
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10a      	bne.n	800196c <update_traffic_states+0x8dc>
        	if(ped_green == 0){
 8001956:	4b44      	ldr	r3, [pc, #272]	@ (8001a68 <update_traffic_states+0x9d8>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d166      	bne.n	8001a2c <update_traffic_states+0x99c>
                *states = NS_GREEN;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	601a      	str	r2, [r3, #0]
        	if(ped_green == 0){
 800196a:	e05f      	b.n	8001a2c <update_traffic_states+0x99c>
        	}
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 800196c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d11f      	bne.n	80019b4 <update_traffic_states+0x924>
 8001974:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001978:	2b00      	cmp	r3, #0
 800197a:	d11b      	bne.n	80019b4 <update_traffic_states+0x924>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d117      	bne.n	80019b4 <update_traffic_states+0x924>
               if(passed_time >= pedestrianDelay / 4){
 8001984:	4b34      	ldr	r3, [pc, #208]	@ (8001a58 <update_traffic_states+0x9c8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	089b      	lsrs	r3, r3, #2
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	429a      	cmp	r2, r3
 800198e:	d34d      	bcc.n	8001a2c <update_traffic_states+0x99c>
            	   if(changedirection){
 8001990:	4b32      	ldr	r3, [pc, #200]	@ (8001a5c <update_traffic_states+0x9cc>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d006      	beq.n	80019a6 <update_traffic_states+0x916>
                	*states =  EW_RED;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2205      	movs	r2, #5
 800199c:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	68ba      	ldr	r2, [r7, #8]
 80019a2:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80019a4:	e042      	b.n	8001a2c <update_traffic_states+0x99c>
            	   }else{
            		   *states =  EW_GREEN;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2203      	movs	r2, #3
 80019aa:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80019b2:	e03b      	b.n	8001a2c <update_traffic_states+0x99c>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80019b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d11f      	bne.n	80019fc <update_traffic_states+0x96c>
 80019bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d11b      	bne.n	80019fc <update_traffic_states+0x96c>
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d117      	bne.n	80019fc <update_traffic_states+0x96c>
        	if(passed_time >= pedestrianDelay / 4){
 80019cc:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <update_traffic_states+0x9c8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	089b      	lsrs	r3, r3, #2
 80019d2:	697a      	ldr	r2, [r7, #20]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d329      	bcc.n	8001a2c <update_traffic_states+0x99c>
        		if(changedirection){
 80019d8:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <update_traffic_states+0x9cc>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <update_traffic_states+0x95e>
        	     *states = EW_RED;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2205      	movs	r2, #5
 80019e4:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80019ec:	e01e      	b.n	8001a2c <update_traffic_states+0x99c>
        	     }else {
        	    	 *states =  EW_GREEN;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2203      	movs	r2, #3
 80019f2:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80019fa:	e017      	b.n	8001a2c <update_traffic_states+0x99c>
        	     }
        }
        }
        //Scenario 6
        else if(passed_time >= orangeDelay){
 80019fc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a6c <update_traffic_states+0x9dc>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	f0c0 8138 	bcc.w	8001c78 <update_traffic_states+0xbe8>
        	if(changedirection){
 8001a08:	4b14      	ldr	r3, [pc, #80]	@ (8001a5c <update_traffic_states+0x9cc>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d006      	beq.n	8001a1e <update_traffic_states+0x98e>
        		*states = EW_RED;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2205      	movs	r2, #5
 8001a14:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	601a      	str	r2, [r3, #0]
        	}else{
        		*states = EW_GREEN;
        		*start_time = current_time;
        	}
        }
     break;
 8001a1c:	e12c      	b.n	8001c78 <update_traffic_states+0xbe8>
        		*states = EW_GREEN;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2203      	movs	r2, #3
 8001a22:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	601a      	str	r2, [r3, #0]
     break;
 8001a2a:	e125      	b.n	8001c78 <update_traffic_states+0xbe8>
 8001a2c:	e124      	b.n	8001c78 <update_traffic_states+0xbe8>

    case EW_RED:

    	if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d11c      	bne.n	8001a70 <update_traffic_states+0x9e0>
 8001a36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d118      	bne.n	8001a70 <update_traffic_states+0x9e0>
 8001a3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d114      	bne.n	8001a70 <update_traffic_states+0x9e0>
    	        	*states = EW_GREEN;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2203      	movs	r2, #3
 8001a4a:	701a      	strb	r2, [r3, #0]
    	        	*start_time = current_time;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	e108      	b.n	8001c66 <update_traffic_states+0xbd6>
 8001a54:	20000014 	.word	0x20000014
 8001a58:	20000008 	.word	0x20000008
 8001a5c:	20000178 	.word	0x20000178
 8001a60:	2000001c 	.word	0x2000001c
 8001a64:	aaaaaaab 	.word	0xaaaaaaab
 8001a68:	200000a8 	.word	0x200000a8
 8001a6c:	20000010 	.word	0x20000010
    	        }

    	        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d126      	bne.n	8001ac6 <update_traffic_states+0xa36>
 8001a78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d122      	bne.n	8001ac6 <update_traffic_states+0xa36>
 8001a80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d11e      	bne.n	8001ac6 <update_traffic_states+0xa36>

    	        	if(passed_time >= pedestrianDelay / 4){
 8001a88:	4b80      	ldr	r3, [pc, #512]	@ (8001c8c <update_traffic_states+0xbfc>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	089b      	lsrs	r3, r3, #2
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	f0c0 80e8 	bcc.w	8001c66 <update_traffic_states+0xbd6>
    	        		if(changedirection) {
 8001a96:	4b7e      	ldr	r3, [pc, #504]	@ (8001c90 <update_traffic_states+0xc00>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d006      	beq.n	8001aac <update_traffic_states+0xa1c>
    	        			*states = NS_RED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001aaa:	e0dc      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2204      	movs	r2, #4
 8001ab0:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	601a      	str	r2, [r3, #0]
    	        			ped_green = 1;
 8001ab8:	4b76      	ldr	r3, [pc, #472]	@ (8001c94 <update_traffic_states+0xc04>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	701a      	strb	r2, [r3, #0]
    	        			*n_ped_wait = 0;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001ac4:	e0cf      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}
    	        	}
    	        	}

    	        //Scenario 1
    	        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d126      	bne.n	8001b1c <update_traffic_states+0xa8c>
 8001ace:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d122      	bne.n	8001b1c <update_traffic_states+0xa8c>
 8001ad6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d11e      	bne.n	8001b1c <update_traffic_states+0xa8c>
    	        	if(passed_time >= pedestrianDelay / 4){
 8001ade:	4b6b      	ldr	r3, [pc, #428]	@ (8001c8c <update_traffic_states+0xbfc>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	089b      	lsrs	r3, r3, #2
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	f0c0 80bd 	bcc.w	8001c66 <update_traffic_states+0xbd6>
    	        		if(changedirection){
 8001aec:	4b68      	ldr	r3, [pc, #416]	@ (8001c90 <update_traffic_states+0xc00>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d00c      	beq.n	8001b0e <update_traffic_states+0xa7e>
    	        			*states = NS_RED;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2202      	movs	r2, #2
 8001af8:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	68ba      	ldr	r2, [r7, #8]
 8001afe:	601a      	str	r2, [r3, #0]
    	        			ped_green = 1;
 8001b00:	4b64      	ldr	r3, [pc, #400]	@ (8001c94 <update_traffic_states+0xc04>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	701a      	strb	r2, [r3, #0]
    	        			*n_ped_wait = 0;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001b0c:	e0ab      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2204      	movs	r2, #4
 8001b12:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001b1a:	e0a4      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}
    	               }
    	        	}

    	        //Scenario 2
    	        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001b1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d123      	bne.n	8001b6c <update_traffic_states+0xadc>
 8001b24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d11f      	bne.n	8001b6c <update_traffic_states+0xadc>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d11b      	bne.n	8001b6c <update_traffic_states+0xadc>
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b34:	4b58      	ldr	r3, [pc, #352]	@ (8001c98 <update_traffic_states+0xc08>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a58      	ldr	r2, [pc, #352]	@ (8001c9c <update_traffic_states+0xc0c>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	08db      	lsrs	r3, r3, #3
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	f0c0 808f 	bcc.w	8001c66 <update_traffic_states+0xbd6>
    	        		if(changedirection){
 8001b48:	4b51      	ldr	r3, [pc, #324]	@ (8001c90 <update_traffic_states+0xc00>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d006      	beq.n	8001b5e <update_traffic_states+0xace>
    	        		  *states = NS_RED;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2202      	movs	r2, #2
 8001b54:	701a      	strb	r2, [r3, #0]
    	        		   *start_time = current_time;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b5c:	e083      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2204      	movs	r2, #4
 8001b62:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b6a:	e07c      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}
    	        	}
    	        }
    	        //Scenario 3
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001b6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d112      	bne.n	8001b9a <update_traffic_states+0xb0a>
 8001b74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d10e      	bne.n	8001b9a <update_traffic_states+0xb0a>
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d10a      	bne.n	8001b9a <update_traffic_states+0xb0a>
    	        	if(ped_green == 0){
 8001b84:	4b43      	ldr	r3, [pc, #268]	@ (8001c94 <update_traffic_states+0xc04>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d16c      	bne.n	8001c66 <update_traffic_states+0xbd6>
    	                *states = NS_RED;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2202      	movs	r2, #2
 8001b90:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	601a      	str	r2, [r3, #0]
    	        	if(ped_green == 0){
 8001b98:	e065      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        	}
    	        }

    	        //Scenario 4
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 8001b9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d12b      	bne.n	8001bfa <update_traffic_states+0xb6a>
 8001ba2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d127      	bne.n	8001bfa <update_traffic_states+0xb6a>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d123      	bne.n	8001bfa <update_traffic_states+0xb6a>
    	               if(passed_time >= pedestrianDelay / 4){
 8001bb2:	4b36      	ldr	r3, [pc, #216]	@ (8001c8c <update_traffic_states+0xbfc>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	089b      	lsrs	r3, r3, #2
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d353      	bcc.n	8001c66 <update_traffic_states+0xbd6>
    	            	   if(changedirection){
 8001bbe:	4b34      	ldr	r3, [pc, #208]	@ (8001c90 <update_traffic_states+0xc00>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00c      	beq.n	8001be0 <update_traffic_states+0xb50>
    	                	*states =  NS_RED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2202      	movs	r2, #2
 8001bca:	701a      	strb	r2, [r3, #0]
    	                	*start_time = current_time;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	601a      	str	r2, [r3, #0]
    	                	   ped_green = 1;
 8001bd2:	4b30      	ldr	r3, [pc, #192]	@ (8001c94 <update_traffic_states+0xc04>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]
    	                	   *n_ped_wait = 0;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 8001bde:	e042      	b.n	8001c66 <update_traffic_states+0xbd6>
    	            	   }else{
    	            		   *states =  EW_YELLOW;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2204      	movs	r2, #4
 8001be4:	701a      	strb	r2, [r3, #0]
    	            		   *start_time = current_time;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	68ba      	ldr	r2, [r7, #8]
 8001bea:	601a      	str	r2, [r3, #0]
    	            		   ped_green = 1;
 8001bec:	4b29      	ldr	r3, [pc, #164]	@ (8001c94 <update_traffic_states+0xc04>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]
    	            		   *n_ped_wait = 0;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 8001bf8:	e035      	b.n	8001c66 <update_traffic_states+0xbd6>
    	            	   }
    	                	}
    	                }
    	        //Scenario 5
    	        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 8001bfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d11a      	bne.n	8001c38 <update_traffic_states+0xba8>
 8001c02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d116      	bne.n	8001c38 <update_traffic_states+0xba8>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d112      	bne.n	8001c38 <update_traffic_states+0xba8>
    	        	if(passed_time >= pedestrianDelay / 4){
 8001c12:	4b1e      	ldr	r3, [pc, #120]	@ (8001c8c <update_traffic_states+0xbfc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	089b      	lsrs	r3, r3, #2
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d323      	bcc.n	8001c66 <update_traffic_states+0xbd6>
    	        	    	 *states =  EW_YELLOW;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2204      	movs	r2, #4
 8001c22:	701a      	strb	r2, [r3, #0]
    	        	    	 *start_time = current_time;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	601a      	str	r2, [r3, #0]
    	        	    	 ped_green = 1;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c94 <update_traffic_states+0xc04>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	701a      	strb	r2, [r3, #0]
    	        	    	*n_ped_wait = 0;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001c36:	e016      	b.n	8001c66 <update_traffic_states+0xbd6>
    	        		}
    	        }
    	        //Scenario 6
    	        else if(passed_time >= redDelay){
 8001c38:	4b19      	ldr	r3, [pc, #100]	@ (8001ca0 <update_traffic_states+0xc10>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d31c      	bcc.n	8001c7c <update_traffic_states+0xbec>
    	        	if(changedirection){
 8001c42:	4b13      	ldr	r3, [pc, #76]	@ (8001c90 <update_traffic_states+0xc00>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <update_traffic_states+0xbc8>
    	        		*states = NS_RED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	601a      	str	r2, [r3, #0]
    	        		*states = EW_YELLOW;
    	        		*start_time = current_time;
    	        	}
    	        }

        break;
 8001c56:	e011      	b.n	8001c7c <update_traffic_states+0xbec>
    	        		*states = EW_YELLOW;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	601a      	str	r2, [r3, #0]
        break;
 8001c64:	e00a      	b.n	8001c7c <update_traffic_states+0xbec>
 8001c66:	e009      	b.n	8001c7c <update_traffic_states+0xbec>
        break;
 8001c68:	bf00      	nop
 8001c6a:	e008      	b.n	8001c7e <update_traffic_states+0xbee>
        break;
 8001c6c:	bf00      	nop
 8001c6e:	e006      	b.n	8001c7e <update_traffic_states+0xbee>
        break;
 8001c70:	bf00      	nop
 8001c72:	e004      	b.n	8001c7e <update_traffic_states+0xbee>
        break;
 8001c74:	bf00      	nop
 8001c76:	e002      	b.n	8001c7e <update_traffic_states+0xbee>
     break;
 8001c78:	bf00      	nop
 8001c7a:	e000      	b.n	8001c7e <update_traffic_states+0xbee>
        break;
 8001c7c:	bf00      	nop
    }

}
 8001c7e:	bf00      	nop
 8001c80:	371c      	adds	r7, #28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	20000008 	.word	0x20000008
 8001c90:	20000178 	.word	0x20000178
 8001c94:	200000a8 	.word	0x200000a8
 8001c98:	2000001c 	.word	0x2000001c
 8001c9c:	aaaaaaab 	.word	0xaaaaaaab
 8001ca0:	20000018 	.word	0x20000018

08001ca4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ca8:	4b14      	ldr	r3, [pc, #80]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001caa:	4a15      	ldr	r2, [pc, #84]	@ (8001d00 <MX_USART2_UART_Init+0x5c>)
 8001cac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb6:	4b11      	ldr	r3, [pc, #68]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cca:	220c      	movs	r2, #12
 8001ccc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd4:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cda:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce6:	4805      	ldr	r0, [pc, #20]	@ (8001cfc <MX_USART2_UART_Init+0x58>)
 8001ce8:	f002 fdac 	bl	8004844 <HAL_UART_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001cf2:	f7fe ff99 	bl	8000c28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	2000017c 	.word	0x2000017c
 8001d00:	40004400 	.word	0x40004400

08001d04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b0ac      	sub	sp, #176	@ 0xb0
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	2288      	movs	r2, #136	@ 0x88
 8001d22:	2100      	movs	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f007 fba7 	bl	8009478 <memset>
  if(uartHandle->Instance==USART2)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a25      	ldr	r2, [pc, #148]	@ (8001dc4 <HAL_UART_MspInit+0xc0>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d143      	bne.n	8001dbc <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d34:	2302      	movs	r3, #2
 8001d36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	4618      	mov	r0, r3
 8001d42:	f001 fa7f 	bl	8003244 <HAL_RCCEx_PeriphCLKConfig>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d4c:	f7fe ff6c 	bl	8000c28 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d50:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d54:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d68:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d6c:	4a16      	ldr	r2, [pc, #88]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d74:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <HAL_UART_MspInit+0xc4>)
 8001d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d80:	230c      	movs	r3, #12
 8001d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d92:	2303      	movs	r3, #3
 8001d94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d98:	2307      	movs	r3, #7
 8001d9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001da2:	4619      	mov	r1, r3
 8001da4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001da8:	f000 f9dc 	bl	8002164 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2105      	movs	r1, #5
 8001db0:	2026      	movs	r0, #38	@ 0x26
 8001db2:	f000 f92d 	bl	8002010 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001db6:	2026      	movs	r0, #38	@ 0x26
 8001db8:	f000 f946 	bl	8002048 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	37b0      	adds	r7, #176	@ 0xb0
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40004400 	.word	0x40004400
 8001dc8:	40021000 	.word	0x40021000

08001dcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001dcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dd0:	f7ff f896 	bl	8000f00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 8001dd4:	480c      	ldr	r0, [pc, #48]	@ (8001e08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dd6:	490d      	ldr	r1, [pc, #52]	@ (8001e0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <LoopForever+0xe>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dec:	4c0a      	ldr	r4, [pc, #40]	@ (8001e18 <LoopForever+0x16>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dfa:	f007 fb45 	bl	8009488 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dfe:	f7fe fe9b 	bl	8000b38 <main>

08001e02 <LoopForever>:

LoopForever:
    b LoopForever
 8001e02:	e7fe      	b.n	8001e02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e04:	20018000 	.word	0x20018000
   ldr r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e0c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e10:	08009790 	.word	0x08009790
  ldr r2, =_sbss
 8001e14:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e18:	20001ce8 	.word	0x20001ce8

08001e1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e1c:	e7fe      	b.n	8001e1c <ADC1_2_IRQHandler>
	...

08001e20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <HAL_Init+0x3c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e5c <HAL_Init+0x3c>)
 8001e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e34:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e36:	2003      	movs	r0, #3
 8001e38:	f000 f8df 	bl	8001ffa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e3c:	200f      	movs	r0, #15
 8001e3e:	f7fe ffc1 	bl	8000dc4 <HAL_InitTick>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	71fb      	strb	r3, [r7, #7]
 8001e4c:	e001      	b.n	8001e52 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e4e:	f7fe ff91 	bl	8000d74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e52:	79fb      	ldrb	r3, [r7, #7]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40022000 	.word	0x40022000

08001e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_IncTick+0x20>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_IncTick+0x24>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4413      	add	r3, r2
 8001e70:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <HAL_IncTick+0x24>)
 8001e72:	6013      	str	r3, [r2, #0]
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	20000028 	.word	0x20000028
 8001e84:	20000204 	.word	0x20000204

08001e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <HAL_GetTick+0x14>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000204 	.word	0x20000204

08001ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ed2:	4a04      	ldr	r2, [pc, #16]	@ (8001ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	60d3      	str	r3, [r2, #12]
}
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eec:	4b04      	ldr	r3, [pc, #16]	@ (8001f00 <__NVIC_GetPriorityGrouping+0x18>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	0a1b      	lsrs	r3, r3, #8
 8001ef2:	f003 0307 	and.w	r3, r3, #7
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	db0b      	blt.n	8001f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	f003 021f 	and.w	r2, r3, #31
 8001f1c:	4907      	ldr	r1, [pc, #28]	@ (8001f3c <__NVIC_EnableIRQ+0x38>)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	095b      	lsrs	r3, r3, #5
 8001f24:	2001      	movs	r0, #1
 8001f26:	fa00 f202 	lsl.w	r2, r0, r2
 8001f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100

08001f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	db0a      	blt.n	8001f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	490c      	ldr	r1, [pc, #48]	@ (8001f8c <__NVIC_SetPriority+0x4c>)
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	0112      	lsls	r2, r2, #4
 8001f60:	b2d2      	uxtb	r2, r2
 8001f62:	440b      	add	r3, r1
 8001f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f68:	e00a      	b.n	8001f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4908      	ldr	r1, [pc, #32]	@ (8001f90 <__NVIC_SetPriority+0x50>)
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	3b04      	subs	r3, #4
 8001f78:	0112      	lsls	r2, r2, #4
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	761a      	strb	r2, [r3, #24]
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000e100 	.word	0xe000e100
 8001f90:	e000ed00 	.word	0xe000ed00

08001f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	@ 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f1c3 0307 	rsb	r3, r3, #7
 8001fae:	2b04      	cmp	r3, #4
 8001fb0:	bf28      	it	cs
 8001fb2:	2304      	movcs	r3, #4
 8001fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	d902      	bls.n	8001fc4 <NVIC_EncodePriority+0x30>
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3b03      	subs	r3, #3
 8001fc2:	e000      	b.n	8001fc6 <NVIC_EncodePriority+0x32>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43da      	mvns	r2, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe6:	43d9      	mvns	r1, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	4313      	orrs	r3, r2
         );
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3724      	adds	r7, #36	@ 0x24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff ff4c 	bl	8001ea0 <__NVIC_SetPriorityGrouping>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
 800201c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002022:	f7ff ff61 	bl	8001ee8 <__NVIC_GetPriorityGrouping>
 8002026:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	6978      	ldr	r0, [r7, #20]
 800202e:	f7ff ffb1 	bl	8001f94 <NVIC_EncodePriority>
 8002032:	4602      	mov	r2, r0
 8002034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002038:	4611      	mov	r1, r2
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff ff80 	bl	8001f40 <__NVIC_SetPriority>
}
 8002040:	bf00      	nop
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ff54 	bl	8001f04 <__NVIC_EnableIRQ>
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800206c:	2300      	movs	r3, #0
 800206e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d008      	beq.n	800208e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2204      	movs	r2, #4
 8002080:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e022      	b.n	80020d4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 020e 	bic.w	r2, r2, #14
 800209c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f022 0201 	bic.w	r2, r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f003 021c 	and.w	r2, r3, #28
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e8:	2300      	movs	r3, #0
 80020ea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d005      	beq.n	8002104 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2204      	movs	r2, #4
 80020fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	73fb      	strb	r3, [r7, #15]
 8002102:	e029      	b.n	8002158 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 020e 	bic.w	r2, r2, #14
 8002112:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f022 0201 	bic.w	r2, r2, #1
 8002122:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	f003 021c 	and.w	r2, r3, #28
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	2101      	movs	r1, #1
 8002132:	fa01 f202 	lsl.w	r2, r1, r2
 8002136:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	4798      	blx	r3
    }
  }
  return status;
 8002158:	7bfb      	ldrb	r3, [r7, #15]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002164:	b480      	push	{r7}
 8002166:	b087      	sub	sp, #28
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002172:	e17f      	b.n	8002474 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	fa01 f303 	lsl.w	r3, r1, r3
 8002180:	4013      	ands	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8171 	beq.w	800246e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	2b01      	cmp	r3, #1
 8002196:	d005      	beq.n	80021a4 <HAL_GPIO_Init+0x40>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d130      	bne.n	8002206 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	2203      	movs	r2, #3
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68da      	ldr	r2, [r3, #12]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021da:	2201      	movs	r2, #1
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4013      	ands	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	f003 0201 	and.w	r2, r3, #1
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	2b03      	cmp	r3, #3
 8002210:	d118      	bne.n	8002244 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002216:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002218:	2201      	movs	r2, #1
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	08db      	lsrs	r3, r3, #3
 800222e:	f003 0201 	and.w	r2, r3, #1
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b03      	cmp	r3, #3
 800224e:	d017      	beq.n	8002280 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	2203      	movs	r2, #3
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 0303 	and.w	r3, r3, #3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d123      	bne.n	80022d4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002298:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	220f      	movs	r2, #15
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	08da      	lsrs	r2, r3, #3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3208      	adds	r2, #8
 80022ce:	6939      	ldr	r1, [r7, #16]
 80022d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	2203      	movs	r2, #3
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	4013      	ands	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 0203 	and.w	r2, r3, #3
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	4313      	orrs	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 80ac 	beq.w	800246e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002316:	4b5f      	ldr	r3, [pc, #380]	@ (8002494 <HAL_GPIO_Init+0x330>)
 8002318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231a:	4a5e      	ldr	r2, [pc, #376]	@ (8002494 <HAL_GPIO_Init+0x330>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6613      	str	r3, [r2, #96]	@ 0x60
 8002322:	4b5c      	ldr	r3, [pc, #368]	@ (8002494 <HAL_GPIO_Init+0x330>)
 8002324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800232e:	4a5a      	ldr	r2, [pc, #360]	@ (8002498 <HAL_GPIO_Init+0x334>)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	3302      	adds	r3, #2
 8002336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	220f      	movs	r2, #15
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	4013      	ands	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002358:	d025      	beq.n	80023a6 <HAL_GPIO_Init+0x242>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a4f      	ldr	r2, [pc, #316]	@ (800249c <HAL_GPIO_Init+0x338>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d01f      	beq.n	80023a2 <HAL_GPIO_Init+0x23e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a4e      	ldr	r2, [pc, #312]	@ (80024a0 <HAL_GPIO_Init+0x33c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d019      	beq.n	800239e <HAL_GPIO_Init+0x23a>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4d      	ldr	r2, [pc, #308]	@ (80024a4 <HAL_GPIO_Init+0x340>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d013      	beq.n	800239a <HAL_GPIO_Init+0x236>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4c      	ldr	r2, [pc, #304]	@ (80024a8 <HAL_GPIO_Init+0x344>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d00d      	beq.n	8002396 <HAL_GPIO_Init+0x232>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4b      	ldr	r2, [pc, #300]	@ (80024ac <HAL_GPIO_Init+0x348>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d007      	beq.n	8002392 <HAL_GPIO_Init+0x22e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4a      	ldr	r2, [pc, #296]	@ (80024b0 <HAL_GPIO_Init+0x34c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d101      	bne.n	800238e <HAL_GPIO_Init+0x22a>
 800238a:	2306      	movs	r3, #6
 800238c:	e00c      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 800238e:	2307      	movs	r3, #7
 8002390:	e00a      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 8002392:	2305      	movs	r3, #5
 8002394:	e008      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 8002396:	2304      	movs	r3, #4
 8002398:	e006      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 800239a:	2303      	movs	r3, #3
 800239c:	e004      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 800239e:	2302      	movs	r3, #2
 80023a0:	e002      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_GPIO_Init+0x244>
 80023a6:	2300      	movs	r3, #0
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	f002 0203 	and.w	r2, r2, #3
 80023ae:	0092      	lsls	r2, r2, #2
 80023b0:	4093      	lsls	r3, r2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023b8:	4937      	ldr	r1, [pc, #220]	@ (8002498 <HAL_GPIO_Init+0x334>)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	089b      	lsrs	r3, r3, #2
 80023be:	3302      	adds	r3, #2
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023c6:	4b3b      	ldr	r3, [pc, #236]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	43db      	mvns	r3, r3
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023ea:	4a32      	ldr	r2, [pc, #200]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023f0:	4b30      	ldr	r3, [pc, #192]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002414:	4a27      	ldr	r2, [pc, #156]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800241a:	4b26      	ldr	r3, [pc, #152]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	43db      	mvns	r3, r3
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4013      	ands	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800243e:	4a1d      	ldr	r2, [pc, #116]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002444:	4b1b      	ldr	r3, [pc, #108]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	43db      	mvns	r3, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4013      	ands	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002468:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <HAL_GPIO_Init+0x350>)
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	3301      	adds	r3, #1
 8002472:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa22 f303 	lsr.w	r3, r2, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	f47f ae78 	bne.w	8002174 <HAL_GPIO_Init+0x10>
  }
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop
 8002488:	371c      	adds	r7, #28
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40021000 	.word	0x40021000
 8002498:	40010000 	.word	0x40010000
 800249c:	48000400 	.word	0x48000400
 80024a0:	48000800 	.word	0x48000800
 80024a4:	48000c00 	.word	0x48000c00
 80024a8:	48001000 	.word	0x48001000
 80024ac:	48001400 	.word	0x48001400
 80024b0:	48001800 	.word	0x48001800
 80024b4:	40010400 	.word	0x40010400

080024b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691a      	ldr	r2, [r3, #16]
 80024c8:	887b      	ldrh	r3, [r7, #2]
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d002      	beq.n	80024d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024d0:	2301      	movs	r3, #1
 80024d2:	73fb      	strb	r3, [r7, #15]
 80024d4:	e001      	b.n	80024da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024d6:	2300      	movs	r3, #0
 80024d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024da:	7bfb      	ldrb	r3, [r7, #15]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	460b      	mov	r3, r1
 80024f2:	807b      	strh	r3, [r7, #2]
 80024f4:	4613      	mov	r3, r2
 80024f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f8:	787b      	ldrb	r3, [r7, #1]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024fe:	887a      	ldrh	r2, [r7, #2]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002504:	e002      	b.n	800250c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002506:	887a      	ldrh	r2, [r7, #2]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800251c:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <HAL_PWREx_GetVoltageRange+0x18>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40007000 	.word	0x40007000

08002534 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002542:	d130      	bne.n	80025a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002544:	4b23      	ldr	r3, [pc, #140]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800254c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002550:	d038      	beq.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002552:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800255a:	4a1e      	ldr	r2, [pc, #120]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800255c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002560:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002562:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2232      	movs	r2, #50	@ 0x32
 8002568:	fb02 f303 	mul.w	r3, r2, r3
 800256c:	4a1b      	ldr	r2, [pc, #108]	@ (80025dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0c9b      	lsrs	r3, r3, #18
 8002574:	3301      	adds	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002578:	e002      	b.n	8002580 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3b01      	subs	r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002580:	4b14      	ldr	r3, [pc, #80]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800258c:	d102      	bne.n	8002594 <HAL_PWREx_ControlVoltageScaling+0x60>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1f2      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025a0:	d110      	bne.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e00f      	b.n	80025c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b2:	d007      	beq.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025b4:	4b07      	ldr	r3, [pc, #28]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025bc:	4a05      	ldr	r2, [pc, #20]	@ (80025d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40007000 	.word	0x40007000
 80025d8:	20000020 	.word	0x20000020
 80025dc:	431bde83 	.word	0x431bde83

080025e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b088      	sub	sp, #32
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e3ca      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025f2:	4b97      	ldr	r3, [pc, #604]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025fc:	4b94      	ldr	r3, [pc, #592]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f003 0303 	and.w	r3, r3, #3
 8002604:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 80e4 	beq.w	80027dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d007      	beq.n	800262a <HAL_RCC_OscConfig+0x4a>
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	2b0c      	cmp	r3, #12
 800261e:	f040 808b 	bne.w	8002738 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2b01      	cmp	r3, #1
 8002626:	f040 8087 	bne.w	8002738 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800262a:	4b89      	ldr	r3, [pc, #548]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <HAL_RCC_OscConfig+0x62>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e3a2      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a1a      	ldr	r2, [r3, #32]
 8002646:	4b82      	ldr	r3, [pc, #520]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d004      	beq.n	800265c <HAL_RCC_OscConfig+0x7c>
 8002652:	4b7f      	ldr	r3, [pc, #508]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800265a:	e005      	b.n	8002668 <HAL_RCC_OscConfig+0x88>
 800265c:	4b7c      	ldr	r3, [pc, #496]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800265e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002668:	4293      	cmp	r3, r2
 800266a:	d223      	bcs.n	80026b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	4618      	mov	r0, r3
 8002672:	f000 fd87 	bl	8003184 <RCC_SetFlashLatencyFromMSIRange>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e383      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002680:	4b73      	ldr	r3, [pc, #460]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a72      	ldr	r2, [pc, #456]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002686:	f043 0308 	orr.w	r3, r3, #8
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b70      	ldr	r3, [pc, #448]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	496d      	ldr	r1, [pc, #436]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800269e:	4b6c      	ldr	r3, [pc, #432]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	4968      	ldr	r1, [pc, #416]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
 80026b2:	e025      	b.n	8002700 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026b4:	4b66      	ldr	r3, [pc, #408]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a65      	ldr	r2, [pc, #404]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ba:	f043 0308 	orr.w	r3, r3, #8
 80026be:	6013      	str	r3, [r2, #0]
 80026c0:	4b63      	ldr	r3, [pc, #396]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4960      	ldr	r1, [pc, #384]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	021b      	lsls	r3, r3, #8
 80026e0:	495b      	ldr	r1, [pc, #364]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fd47 	bl	8003184 <RCC_SetFlashLatencyFromMSIRange>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e343      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002700:	f000 fc4a 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8002704:	4602      	mov	r2, r0
 8002706:	4b52      	ldr	r3, [pc, #328]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	4950      	ldr	r1, [pc, #320]	@ (8002854 <HAL_RCC_OscConfig+0x274>)
 8002712:	5ccb      	ldrb	r3, [r1, r3]
 8002714:	f003 031f 	and.w	r3, r3, #31
 8002718:	fa22 f303 	lsr.w	r3, r2, r3
 800271c:	4a4e      	ldr	r2, [pc, #312]	@ (8002858 <HAL_RCC_OscConfig+0x278>)
 800271e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002720:	4b4e      	ldr	r3, [pc, #312]	@ (800285c <HAL_RCC_OscConfig+0x27c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fb4d 	bl	8000dc4 <HAL_InitTick>
 800272a:	4603      	mov	r3, r0
 800272c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d052      	beq.n	80027da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	e327      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d032      	beq.n	80027a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002740:	4b43      	ldr	r3, [pc, #268]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a42      	ldr	r2, [pc, #264]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800274c:	f7ff fb9c 	bl	8001e88 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002754:	f7ff fb98 	bl	8001e88 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e310      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002766:	4b3a      	ldr	r3, [pc, #232]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002772:	4b37      	ldr	r3, [pc, #220]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a36      	ldr	r2, [pc, #216]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	4b34      	ldr	r3, [pc, #208]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	4931      	ldr	r1, [pc, #196]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800278c:	4313      	orrs	r3, r2
 800278e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002790:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	492c      	ldr	r1, [pc, #176]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
 80027a4:	e01a      	b.n	80027dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a29      	ldr	r2, [pc, #164]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027b2:	f7ff fb69 	bl	8001e88 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ba:	f7ff fb65 	bl	8001e88 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e2dd      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027cc:	4b20      	ldr	r3, [pc, #128]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f0      	bne.n	80027ba <HAL_RCC_OscConfig+0x1da>
 80027d8:	e000      	b.n	80027dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d074      	beq.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d005      	beq.n	80027fa <HAL_RCC_OscConfig+0x21a>
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d10e      	bne.n	8002812 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d10b      	bne.n	8002812 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fa:	4b15      	ldr	r3, [pc, #84]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d064      	beq.n	80028d0 <HAL_RCC_OscConfig+0x2f0>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d160      	bne.n	80028d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e2ba      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281a:	d106      	bne.n	800282a <HAL_RCC_OscConfig+0x24a>
 800281c:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0b      	ldr	r2, [pc, #44]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	e026      	b.n	8002878 <HAL_RCC_OscConfig+0x298>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002832:	d115      	bne.n	8002860 <HAL_RCC_OscConfig+0x280>
 8002834:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a05      	ldr	r2, [pc, #20]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 800283a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b03      	ldr	r3, [pc, #12]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a02      	ldr	r2, [pc, #8]	@ (8002850 <HAL_RCC_OscConfig+0x270>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	e014      	b.n	8002878 <HAL_RCC_OscConfig+0x298>
 800284e:	bf00      	nop
 8002850:	40021000 	.word	0x40021000
 8002854:	08009738 	.word	0x08009738
 8002858:	20000020 	.word	0x20000020
 800285c:	20000024 	.word	0x20000024
 8002860:	4ba0      	ldr	r3, [pc, #640]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a9f      	ldr	r2, [pc, #636]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b9d      	ldr	r3, [pc, #628]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a9c      	ldr	r2, [pc, #624]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7ff fb02 	bl	8001e88 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7ff fafe 	bl	8001e88 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	@ 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e276      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800289a:	4b92      	ldr	r3, [pc, #584]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x2a8>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7ff faee 	bl	8001e88 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7ff faea 	bl	8001e88 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	@ 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e262      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028c2:	4b88      	ldr	r3, [pc, #544]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x2d0>
 80028ce:	e000      	b.n	80028d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d060      	beq.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b04      	cmp	r3, #4
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_OscConfig+0x310>
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	2b0c      	cmp	r3, #12
 80028e8:	d119      	bne.n	800291e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d116      	bne.n	800291e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028f0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_OscConfig+0x328>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e23f      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4b76      	ldr	r3, [pc, #472]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	061b      	lsls	r3, r3, #24
 8002916:	4973      	ldr	r1, [pc, #460]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800291c:	e040      	b.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d023      	beq.n	800296e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002926:	4b6f      	ldr	r3, [pc, #444]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800292c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002932:	f7ff faa9 	bl	8001e88 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800293a:	f7ff faa5 	bl	8001e88 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b02      	cmp	r3, #2
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e21d      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800294c:	4b65      	ldr	r3, [pc, #404]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002958:	4b62      	ldr	r3, [pc, #392]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	061b      	lsls	r3, r3, #24
 8002966:	495f      	ldr	r1, [pc, #380]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002968:	4313      	orrs	r3, r2
 800296a:	604b      	str	r3, [r1, #4]
 800296c:	e018      	b.n	80029a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a5c      	ldr	r2, [pc, #368]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297a:	f7ff fa85 	bl	8001e88 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002982:	f7ff fa81 	bl	8001e88 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e1f9      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002994:	4b53      	ldr	r3, [pc, #332]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1f0      	bne.n	8002982 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d03c      	beq.n	8002a26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d01c      	beq.n	80029ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ba:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7ff fa60 	bl	8001e88 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029cc:	f7ff fa5c 	bl	8001e88 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e1d4      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029de:	4b41      	ldr	r3, [pc, #260]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0ef      	beq.n	80029cc <HAL_RCC_OscConfig+0x3ec>
 80029ec:	e01b      	b.n	8002a26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 80029f6:	f023 0301 	bic.w	r3, r3, #1
 80029fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fe:	f7ff fa43 	bl	8001e88 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a06:	f7ff fa3f 	bl	8001e88 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1b7      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a18:	4b32      	ldr	r3, [pc, #200]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1ef      	bne.n	8002a06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80a6 	beq.w	8002b80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a34:	2300      	movs	r3, #0
 8002a36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10d      	bne.n	8002a60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a48:	4a26      	ldr	r2, [pc, #152]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a60:	4b21      	ldr	r3, [pc, #132]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d118      	bne.n	8002a9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a78:	f7ff fa06 	bl	8001e88 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a80:	f7ff fa02 	bl	8001e88 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e17a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <HAL_RCC_OscConfig+0x508>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d108      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x4d8>
 8002aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ab6:	e029      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b05      	cmp	r3, #5
 8002abe:	d115      	bne.n	8002aec <HAL_RCC_OscConfig+0x50c>
 8002ac0:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ac6:	4a07      	ldr	r2, [pc, #28]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ac8:	f043 0304 	orr.w	r3, r3, #4
 8002acc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ad0:	4b04      	ldr	r3, [pc, #16]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad6:	4a03      	ldr	r2, [pc, #12]	@ (8002ae4 <HAL_RCC_OscConfig+0x504>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ae0:	e014      	b.n	8002b0c <HAL_RCC_OscConfig+0x52c>
 8002ae2:	bf00      	nop
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	40007000 	.word	0x40007000
 8002aec:	4b9c      	ldr	r3, [pc, #624]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af2:	4a9b      	ldr	r2, [pc, #620]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002afc:	4b98      	ldr	r3, [pc, #608]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	4a97      	ldr	r2, [pc, #604]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b04:	f023 0304 	bic.w	r3, r3, #4
 8002b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d016      	beq.n	8002b42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b14:	f7ff f9b8 	bl	8001e88 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1c:	f7ff f9b4 	bl	8001e88 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e12a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b32:	4b8b      	ldr	r3, [pc, #556]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0ed      	beq.n	8002b1c <HAL_RCC_OscConfig+0x53c>
 8002b40:	e015      	b.n	8002b6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b42:	f7ff f9a1 	bl	8001e88 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7ff f99d 	bl	8001e88 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e113      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b60:	4b7f      	ldr	r3, [pc, #508]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1ed      	bne.n	8002b4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b6e:	7ffb      	ldrb	r3, [r7, #31]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d105      	bne.n	8002b80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b74:	4b7a      	ldr	r3, [pc, #488]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b78:	4a79      	ldr	r2, [pc, #484]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b7e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80fe 	beq.w	8002d86 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	f040 80d0 	bne.w	8002d34 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b94:	4b72      	ldr	r3, [pc, #456]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0203 	and.w	r2, r3, #3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d130      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d127      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d11f      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bd4:	2a07      	cmp	r2, #7
 8002bd6:	bf14      	ite	ne
 8002bd8:	2201      	movne	r2, #1
 8002bda:	2200      	moveq	r2, #0
 8002bdc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d113      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bec:	085b      	lsrs	r3, r3, #1
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d109      	bne.n	8002c0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	085b      	lsrs	r3, r3, #1
 8002c02:	3b01      	subs	r3, #1
 8002c04:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d06e      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b0c      	cmp	r3, #12
 8002c0e:	d069      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c10:	4b53      	ldr	r3, [pc, #332]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c1c:	4b50      	ldr	r3, [pc, #320]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0ad      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c2c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a4b      	ldr	r2, [pc, #300]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c36:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c38:	f7ff f926 	bl	8001e88 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c40:	f7ff f922 	bl	8001e88 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e09a      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c5e:	4b40      	ldr	r3, [pc, #256]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	4b40      	ldr	r3, [pc, #256]	@ (8002d64 <HAL_RCC_OscConfig+0x784>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c6e:	3a01      	subs	r2, #1
 8002c70:	0112      	lsls	r2, r2, #4
 8002c72:	4311      	orrs	r1, r2
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c78:	0212      	lsls	r2, r2, #8
 8002c7a:	4311      	orrs	r1, r2
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c80:	0852      	lsrs	r2, r2, #1
 8002c82:	3a01      	subs	r2, #1
 8002c84:	0552      	lsls	r2, r2, #21
 8002c86:	4311      	orrs	r1, r2
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c8c:	0852      	lsrs	r2, r2, #1
 8002c8e:	3a01      	subs	r2, #1
 8002c90:	0652      	lsls	r2, r2, #25
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c98:	0912      	lsrs	r2, r2, #4
 8002c9a:	0452      	lsls	r2, r2, #17
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	4930      	ldr	r1, [pc, #192]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2d      	ldr	r2, [pc, #180]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002caa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cbc:	f7ff f8e4 	bl	8001e88 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc4:	f7ff f8e0 	bl	8001e88 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e058      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	4b22      	ldr	r3, [pc, #136]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ce2:	e050      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e04f      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d148      	bne.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cfe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d00:	4b17      	ldr	r3, [pc, #92]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d0c:	f7ff f8bc 	bl	8001e88 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d14:	f7ff f8b8 	bl	8001e88 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e030      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d26:	4b0e      	ldr	r3, [pc, #56]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x734>
 8002d32:	e028      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d023      	beq.n	8002d82 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3a:	4b09      	ldr	r3, [pc, #36]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a08      	ldr	r2, [pc, #32]	@ (8002d60 <HAL_RCC_OscConfig+0x780>)
 8002d40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7ff f89f 	bl	8001e88 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d4c:	e00c      	b.n	8002d68 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4e:	f7ff f89b 	bl	8001e88 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d905      	bls.n	8002d68 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e013      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
 8002d60:	40021000 	.word	0x40021000
 8002d64:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d68:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ec      	bne.n	8002d4e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d74:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d76:	68da      	ldr	r2, [r3, #12]
 8002d78:	4905      	ldr	r1, [pc, #20]	@ (8002d90 <HAL_RCC_OscConfig+0x7b0>)
 8002d7a:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_RCC_OscConfig+0x7b4>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60cb      	str	r3, [r1, #12]
 8002d80:	e001      	b.n	8002d86 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3720      	adds	r7, #32
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000
 8002d94:	feeefffc 	.word	0xfeeefffc

08002d98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0e7      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dac:	4b75      	ldr	r3, [pc, #468]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d910      	bls.n	8002ddc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dba:	4b72      	ldr	r3, [pc, #456]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f023 0207 	bic.w	r2, r3, #7
 8002dc2:	4970      	ldr	r1, [pc, #448]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dca:	4b6e      	ldr	r3, [pc, #440]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0cf      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d010      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	4b66      	ldr	r3, [pc, #408]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d908      	bls.n	8002e0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df8:	4b63      	ldr	r3, [pc, #396]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	4960      	ldr	r1, [pc, #384]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d04c      	beq.n	8002eb0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d107      	bne.n	8002e2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d121      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e0a6      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e36:	4b54      	ldr	r3, [pc, #336]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d115      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e09a      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d107      	bne.n	8002e5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e4e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e08e      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e086      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e6e:	4b46      	ldr	r3, [pc, #280]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f023 0203 	bic.w	r2, r3, #3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4943      	ldr	r1, [pc, #268]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e80:	f7ff f802 	bl	8001e88 <HAL_GetTick>
 8002e84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e86:	e00a      	b.n	8002e9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e88:	f7fe fffe 	bl	8001e88 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e06e      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 020c 	and.w	r2, r3, #12
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d1eb      	bne.n	8002e88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d010      	beq.n	8002ede <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	4b31      	ldr	r3, [pc, #196]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d208      	bcs.n	8002ede <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	492b      	ldr	r1, [pc, #172]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ede:	4b29      	ldr	r3, [pc, #164]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d210      	bcs.n	8002f0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eec:	4b25      	ldr	r3, [pc, #148]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f023 0207 	bic.w	r2, r3, #7
 8002ef4:	4923      	ldr	r1, [pc, #140]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efc:	4b21      	ldr	r3, [pc, #132]	@ (8002f84 <HAL_RCC_ClockConfig+0x1ec>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d001      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e036      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	4918      	ldr	r1, [pc, #96]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0308 	and.w	r3, r3, #8
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d009      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f38:	4b13      	ldr	r3, [pc, #76]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	4910      	ldr	r1, [pc, #64]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f4c:	f000 f824 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8002f50:	4602      	mov	r2, r0
 8002f52:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <HAL_RCC_ClockConfig+0x1f0>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	490b      	ldr	r1, [pc, #44]	@ (8002f8c <HAL_RCC_ClockConfig+0x1f4>)
 8002f5e:	5ccb      	ldrb	r3, [r1, r3]
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	fa22 f303 	lsr.w	r3, r2, r3
 8002f68:	4a09      	ldr	r2, [pc, #36]	@ (8002f90 <HAL_RCC_ClockConfig+0x1f8>)
 8002f6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f6c:	4b09      	ldr	r3, [pc, #36]	@ (8002f94 <HAL_RCC_ClockConfig+0x1fc>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fd ff27 	bl	8000dc4 <HAL_InitTick>
 8002f76:	4603      	mov	r3, r0
 8002f78:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f7a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40022000 	.word	0x40022000
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	08009738 	.word	0x08009738
 8002f90:	20000020 	.word	0x20000020
 8002f94:	20000024 	.word	0x20000024

08002f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b089      	sub	sp, #36	@ 0x24
 8002f9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61fb      	str	r3, [r7, #28]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d005      	beq.n	8002fcc <HAL_RCC_GetSysClockFreq+0x34>
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	2b0c      	cmp	r3, #12
 8002fc4:	d121      	bne.n	800300a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d11e      	bne.n	800300a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fcc:	4b34      	ldr	r3, [pc, #208]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0308 	and.w	r3, r3, #8
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d107      	bne.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fd8:	4b31      	ldr	r3, [pc, #196]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fde:	0a1b      	lsrs	r3, r3, #8
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	61fb      	str	r3, [r7, #28]
 8002fe6:	e005      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	091b      	lsrs	r3, r3, #4
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ffc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10d      	bne.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003008:	e00a      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	2b04      	cmp	r3, #4
 800300e:	d102      	bne.n	8003016 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003010:	4b25      	ldr	r3, [pc, #148]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	e004      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b08      	cmp	r3, #8
 800301a:	d101      	bne.n	8003020 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800301c:	4b23      	ldr	r3, [pc, #140]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x114>)
 800301e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	2b0c      	cmp	r3, #12
 8003024:	d134      	bne.n	8003090 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003026:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b02      	cmp	r3, #2
 8003034:	d003      	beq.n	800303e <HAL_RCC_GetSysClockFreq+0xa6>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d003      	beq.n	8003044 <HAL_RCC_GetSysClockFreq+0xac>
 800303c:	e005      	b.n	800304a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800303e:	4b1a      	ldr	r3, [pc, #104]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003040:	617b      	str	r3, [r7, #20]
      break;
 8003042:	e005      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003044:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x114>)
 8003046:	617b      	str	r3, [r7, #20]
      break;
 8003048:	e002      	b.n	8003050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	617b      	str	r3, [r7, #20]
      break;
 800304e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003050:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	3301      	adds	r3, #1
 800305c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800305e:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	fb03 f202 	mul.w	r2, r3, r2
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	fbb2 f3f3 	udiv	r3, r2, r3
 8003074:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003076:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	0e5b      	lsrs	r3, r3, #25
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	3301      	adds	r3, #1
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	fbb2 f3f3 	udiv	r3, r2, r3
 800308e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003090:	69bb      	ldr	r3, [r7, #24]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08009750 	.word	0x08009750
 80030a8:	00f42400 	.word	0x00f42400
 80030ac:	007a1200 	.word	0x007a1200

080030b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b4:	4b03      	ldr	r3, [pc, #12]	@ (80030c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030b6:	681b      	ldr	r3, [r3, #0]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000020 	.word	0x20000020

080030c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030cc:	f7ff fff0 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030d0:	4602      	mov	r2, r0
 80030d2:	4b06      	ldr	r3, [pc, #24]	@ (80030ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	0a1b      	lsrs	r3, r3, #8
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	4904      	ldr	r1, [pc, #16]	@ (80030f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030de:	5ccb      	ldrb	r3, [r1, r3]
 80030e0:	f003 031f 	and.w	r3, r3, #31
 80030e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40021000 	.word	0x40021000
 80030f0:	08009748 	.word	0x08009748

080030f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030f8:	f7ff ffda 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	0adb      	lsrs	r3, r3, #11
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4904      	ldr	r1, [pc, #16]	@ (800311c <HAL_RCC_GetPCLK2Freq+0x28>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003114:	4618      	mov	r0, r3
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40021000 	.word	0x40021000
 800311c:	08009748 	.word	0x08009748

08003120 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	220f      	movs	r2, #15
 800312e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003130:	4b12      	ldr	r3, [pc, #72]	@ (800317c <HAL_RCC_GetClockConfig+0x5c>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 0203 	and.w	r2, r3, #3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800313c:	4b0f      	ldr	r3, [pc, #60]	@ (800317c <HAL_RCC_GetClockConfig+0x5c>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003148:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <HAL_RCC_GetClockConfig+0x5c>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003154:	4b09      	ldr	r3, [pc, #36]	@ (800317c <HAL_RCC_GetClockConfig+0x5c>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	08db      	lsrs	r3, r3, #3
 800315a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003162:	4b07      	ldr	r3, [pc, #28]	@ (8003180 <HAL_RCC_GetClockConfig+0x60>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0207 	and.w	r2, r3, #7
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	601a      	str	r2, [r3, #0]
}
 800316e:	bf00      	nop
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	40021000 	.word	0x40021000
 8003180:	40022000 	.word	0x40022000

08003184 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800318c:	2300      	movs	r3, #0
 800318e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003190:	4b2a      	ldr	r3, [pc, #168]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800319c:	f7ff f9bc 	bl	8002518 <HAL_PWREx_GetVoltageRange>
 80031a0:	6178      	str	r0, [r7, #20]
 80031a2:	e014      	b.n	80031ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031a4:	4b25      	ldr	r3, [pc, #148]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a8:	4a24      	ldr	r2, [pc, #144]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80031b0:	4b22      	ldr	r3, [pc, #136]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031bc:	f7ff f9ac 	bl	8002518 <HAL_PWREx_GetVoltageRange>
 80031c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031c2:	4b1e      	ldr	r3, [pc, #120]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	4a1d      	ldr	r2, [pc, #116]	@ (800323c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031d4:	d10b      	bne.n	80031ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b80      	cmp	r3, #128	@ 0x80
 80031da:	d919      	bls.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2ba0      	cmp	r3, #160	@ 0xa0
 80031e0:	d902      	bls.n	80031e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031e2:	2302      	movs	r3, #2
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	e013      	b.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031e8:	2301      	movs	r3, #1
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	e010      	b.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b80      	cmp	r3, #128	@ 0x80
 80031f2:	d902      	bls.n	80031fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80031f4:	2303      	movs	r3, #3
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	e00a      	b.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b80      	cmp	r3, #128	@ 0x80
 80031fe:	d102      	bne.n	8003206 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003200:	2302      	movs	r3, #2
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	e004      	b.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b70      	cmp	r3, #112	@ 0x70
 800320a:	d101      	bne.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800320c:	2301      	movs	r3, #1
 800320e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003210:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f023 0207 	bic.w	r2, r3, #7
 8003218:	4909      	ldr	r1, [pc, #36]	@ (8003240 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003220:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	429a      	cmp	r2, r3
 800322c:	d001      	beq.n	8003232 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40021000 	.word	0x40021000
 8003240:	40022000 	.word	0x40022000

08003244 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800324c:	2300      	movs	r3, #0
 800324e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003250:	2300      	movs	r3, #0
 8003252:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800325c:	2b00      	cmp	r3, #0
 800325e:	d041      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003264:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003268:	d02a      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800326a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800326e:	d824      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003274:	d008      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003276:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800327a:	d81e      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00a      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003284:	d010      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003286:	e018      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003288:	4b86      	ldr	r3, [pc, #536]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	4a85      	ldr	r2, [pc, #532]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003292:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003294:	e015      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3304      	adds	r3, #4
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fabb 	bl	8003818 <RCCEx_PLLSAI1_Config>
 80032a2:	4603      	mov	r3, r0
 80032a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032a6:	e00c      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3320      	adds	r3, #32
 80032ac:	2100      	movs	r1, #0
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 fba6 	bl	8003a00 <RCCEx_PLLSAI2_Config>
 80032b4:	4603      	mov	r3, r0
 80032b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032b8:	e003      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	74fb      	strb	r3, [r7, #19]
      break;
 80032be:	e000      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032c2:	7cfb      	ldrb	r3, [r7, #19]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10b      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032c8:	4b76      	ldr	r3, [pc, #472]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032d6:	4973      	ldr	r1, [pc, #460]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032de:	e001      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e0:	7cfb      	ldrb	r3, [r7, #19]
 80032e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d041      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80032f8:	d02a      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80032fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80032fe:	d824      	bhi.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003300:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003304:	d008      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003306:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800330a:	d81e      	bhi.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003314:	d010      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003316:	e018      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003318:	4b62      	ldr	r3, [pc, #392]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	4a61      	ldr	r2, [pc, #388]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003322:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003324:	e015      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	3304      	adds	r3, #4
 800332a:	2100      	movs	r1, #0
 800332c:	4618      	mov	r0, r3
 800332e:	f000 fa73 	bl	8003818 <RCCEx_PLLSAI1_Config>
 8003332:	4603      	mov	r3, r0
 8003334:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003336:	e00c      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3320      	adds	r3, #32
 800333c:	2100      	movs	r1, #0
 800333e:	4618      	mov	r0, r3
 8003340:	f000 fb5e 	bl	8003a00 <RCCEx_PLLSAI2_Config>
 8003344:	4603      	mov	r3, r0
 8003346:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003348:	e003      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	74fb      	strb	r3, [r7, #19]
      break;
 800334e:	e000      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003350:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003352:	7cfb      	ldrb	r3, [r7, #19]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d10b      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003358:	4b52      	ldr	r3, [pc, #328]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003366:	494f      	ldr	r1, [pc, #316]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800336e:	e001      	b.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80a0 	beq.w	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003382:	2300      	movs	r3, #0
 8003384:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003386:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003396:	2300      	movs	r3, #0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00d      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339c:	4b41      	ldr	r3, [pc, #260]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a0:	4a40      	ldr	r2, [pc, #256]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033a8:	4b3e      	ldr	r3, [pc, #248]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033b4:	2301      	movs	r3, #1
 80033b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b8:	4b3b      	ldr	r3, [pc, #236]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a3a      	ldr	r2, [pc, #232]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033c4:	f7fe fd60 	bl	8001e88 <HAL_GetTick>
 80033c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033ca:	e009      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033cc:	f7fe fd5c 	bl	8001e88 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d902      	bls.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	74fb      	strb	r3, [r7, #19]
        break;
 80033de:	e005      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033e0:	4b31      	ldr	r3, [pc, #196]	@ (80034a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0ef      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80033ec:	7cfb      	ldrb	r3, [r7, #19]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d15c      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033f2:	4b2c      	ldr	r3, [pc, #176]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01f      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	429a      	cmp	r2, r3
 800340e:	d019      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003410:	4b24      	ldr	r3, [pc, #144]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800341a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800341c:	4b21      	ldr	r3, [pc, #132]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003422:	4a20      	ldr	r2, [pc, #128]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003428:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800342c:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003432:	4a1c      	ldr	r2, [pc, #112]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003434:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800343c:	4a19      	ldr	r2, [pc, #100]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d016      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344e:	f7fe fd1b 	bl	8001e88 <HAL_GetTick>
 8003452:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003454:	e00b      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003456:	f7fe fd17 	bl	8001e88 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003464:	4293      	cmp	r3, r2
 8003466:	d902      	bls.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	74fb      	strb	r3, [r7, #19]
            break;
 800346c:	e006      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800346e:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0ec      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10c      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003482:	4b08      	ldr	r3, [pc, #32]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003488:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003492:	4904      	ldr	r1, [pc, #16]	@ (80034a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800349a:	e009      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800349c:	7cfb      	ldrb	r3, [r7, #19]
 800349e:	74bb      	strb	r3, [r7, #18]
 80034a0:	e006      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000
 80034a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034b0:	7c7b      	ldrb	r3, [r7, #17]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d105      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b6:	4b9e      	ldr	r3, [pc, #632]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	4a9d      	ldr	r2, [pc, #628]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ce:	4b98      	ldr	r3, [pc, #608]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d4:	f023 0203 	bic.w	r2, r3, #3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034dc:	4994      	ldr	r1, [pc, #592]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034f0:	4b8f      	ldr	r3, [pc, #572]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f6:	f023 020c 	bic.w	r2, r3, #12
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fe:	498c      	ldr	r1, [pc, #560]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0304 	and.w	r3, r3, #4
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003512:	4b87      	ldr	r3, [pc, #540]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003518:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003520:	4983      	ldr	r1, [pc, #524]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003534:	4b7e      	ldr	r3, [pc, #504]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	497b      	ldr	r1, [pc, #492]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0310 	and.w	r3, r3, #16
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003556:	4b76      	ldr	r3, [pc, #472]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003564:	4972      	ldr	r1, [pc, #456]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0320 	and.w	r3, r3, #32
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003578:	4b6d      	ldr	r3, [pc, #436]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003586:	496a      	ldr	r1, [pc, #424]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00a      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800359a:	4b65      	ldr	r3, [pc, #404]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	4961      	ldr	r1, [pc, #388]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035bc:	4b5c      	ldr	r3, [pc, #368]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ca:	4959      	ldr	r1, [pc, #356]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035de:	4b54      	ldr	r3, [pc, #336]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ec:	4950      	ldr	r1, [pc, #320]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003600:	4b4b      	ldr	r3, [pc, #300]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360e:	4948      	ldr	r1, [pc, #288]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003622:	4b43      	ldr	r3, [pc, #268]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003628:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003630:	493f      	ldr	r1, [pc, #252]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d028      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003644:	4b3a      	ldr	r3, [pc, #232]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003652:	4937      	ldr	r1, [pc, #220]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800365e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003662:	d106      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003664:	4b32      	ldr	r3, [pc, #200]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4a31      	ldr	r2, [pc, #196]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800366e:	60d3      	str	r3, [r2, #12]
 8003670:	e011      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003676:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800367a:	d10c      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3304      	adds	r3, #4
 8003680:	2101      	movs	r1, #1
 8003682:	4618      	mov	r0, r3
 8003684:	f000 f8c8 	bl	8003818 <RCCEx_PLLSAI1_Config>
 8003688:	4603      	mov	r3, r0
 800368a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800368c:	7cfb      	ldrb	r3, [r7, #19]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003692:	7cfb      	ldrb	r3, [r7, #19]
 8003694:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d028      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036a2:	4b23      	ldr	r3, [pc, #140]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b0:	491f      	ldr	r1, [pc, #124]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036c0:	d106      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036cc:	60d3      	str	r3, [r2, #12]
 80036ce:	e011      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3304      	adds	r3, #4
 80036de:	2101      	movs	r1, #1
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 f899 	bl	8003818 <RCCEx_PLLSAI1_Config>
 80036e6:	4603      	mov	r3, r0
 80036e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ea:	7cfb      	ldrb	r3, [r7, #19]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80036f0:	7cfb      	ldrb	r3, [r7, #19]
 80036f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d02b      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003700:	4b0b      	ldr	r3, [pc, #44]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003706:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800370e:	4908      	ldr	r1, [pc, #32]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800371a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800371e:	d109      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003720:	4b03      	ldr	r3, [pc, #12]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	4a02      	ldr	r2, [pc, #8]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800372a:	60d3      	str	r3, [r2, #12]
 800372c:	e014      	b.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003738:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800373c:	d10c      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3304      	adds	r3, #4
 8003742:	2101      	movs	r1, #1
 8003744:	4618      	mov	r0, r3
 8003746:	f000 f867 	bl	8003818 <RCCEx_PLLSAI1_Config>
 800374a:	4603      	mov	r3, r0
 800374c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800374e:	7cfb      	ldrb	r3, [r7, #19]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003754:	7cfb      	ldrb	r3, [r7, #19]
 8003756:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d02f      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003764:	4b2b      	ldr	r3, [pc, #172]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003772:	4928      	ldr	r1, [pc, #160]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800377e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003782:	d10d      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3304      	adds	r3, #4
 8003788:	2102      	movs	r1, #2
 800378a:	4618      	mov	r0, r3
 800378c:	f000 f844 	bl	8003818 <RCCEx_PLLSAI1_Config>
 8003790:	4603      	mov	r3, r0
 8003792:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003794:	7cfb      	ldrb	r3, [r7, #19]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d014      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800379a:	7cfb      	ldrb	r3, [r7, #19]
 800379c:	74bb      	strb	r3, [r7, #18]
 800379e:	e011      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037a8:	d10c      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3320      	adds	r3, #32
 80037ae:	2102      	movs	r1, #2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 f925 	bl	8003a00 <RCCEx_PLLSAI2_Config>
 80037b6:	4603      	mov	r3, r0
 80037b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ba:	7cfb      	ldrb	r3, [r7, #19]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00a      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037d0:	4b10      	ldr	r3, [pc, #64]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037de:	490d      	ldr	r1, [pc, #52]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00b      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037f2:	4b08      	ldr	r3, [pc, #32]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003802:	4904      	ldr	r1, [pc, #16]	@ (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800380a:	7cbb      	ldrb	r3, [r7, #18]
}
 800380c:	4618      	mov	r0, r3
 800380e:	3718      	adds	r7, #24
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40021000 	.word	0x40021000

08003818 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003822:	2300      	movs	r3, #0
 8003824:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003826:	4b75      	ldr	r3, [pc, #468]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d018      	beq.n	8003864 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003832:	4b72      	ldr	r3, [pc, #456]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f003 0203 	and.w	r2, r3, #3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	429a      	cmp	r2, r3
 8003840:	d10d      	bne.n	800385e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
       ||
 8003846:	2b00      	cmp	r3, #0
 8003848:	d009      	beq.n	800385e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800384a:	4b6c      	ldr	r3, [pc, #432]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	091b      	lsrs	r3, r3, #4
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
       ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d047      	beq.n	80038ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	73fb      	strb	r3, [r7, #15]
 8003862:	e044      	b.n	80038ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2b03      	cmp	r3, #3
 800386a:	d018      	beq.n	800389e <RCCEx_PLLSAI1_Config+0x86>
 800386c:	2b03      	cmp	r3, #3
 800386e:	d825      	bhi.n	80038bc <RCCEx_PLLSAI1_Config+0xa4>
 8003870:	2b01      	cmp	r3, #1
 8003872:	d002      	beq.n	800387a <RCCEx_PLLSAI1_Config+0x62>
 8003874:	2b02      	cmp	r3, #2
 8003876:	d009      	beq.n	800388c <RCCEx_PLLSAI1_Config+0x74>
 8003878:	e020      	b.n	80038bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800387a:	4b60      	ldr	r3, [pc, #384]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d11d      	bne.n	80038c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388a:	e01a      	b.n	80038c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800388c:	4b5b      	ldr	r3, [pc, #364]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003894:	2b00      	cmp	r3, #0
 8003896:	d116      	bne.n	80038c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800389c:	e013      	b.n	80038c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800389e:	4b57      	ldr	r3, [pc, #348]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10f      	bne.n	80038ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038aa:	4b54      	ldr	r3, [pc, #336]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038ba:	e006      	b.n	80038ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	73fb      	strb	r3, [r7, #15]
      break;
 80038c0:	e004      	b.n	80038cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038c2:	bf00      	nop
 80038c4:	e002      	b.n	80038cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038c6:	bf00      	nop
 80038c8:	e000      	b.n	80038cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d10d      	bne.n	80038ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038d2:	4b4a      	ldr	r3, [pc, #296]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6819      	ldr	r1, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	430b      	orrs	r3, r1
 80038e8:	4944      	ldr	r1, [pc, #272]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d17d      	bne.n	80039f0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038f4:	4b41      	ldr	r3, [pc, #260]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a40      	ldr	r2, [pc, #256]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80038fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003900:	f7fe fac2 	bl	8001e88 <HAL_GetTick>
 8003904:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003906:	e009      	b.n	800391c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003908:	f7fe fabe 	bl	8001e88 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d902      	bls.n	800391c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	73fb      	strb	r3, [r7, #15]
        break;
 800391a:	e005      	b.n	8003928 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800391c:	4b37      	ldr	r3, [pc, #220]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1ef      	bne.n	8003908 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d160      	bne.n	80039f0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d111      	bne.n	8003958 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003934:	4b31      	ldr	r3, [pc, #196]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800393c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6892      	ldr	r2, [r2, #8]
 8003944:	0211      	lsls	r1, r2, #8
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	68d2      	ldr	r2, [r2, #12]
 800394a:	0912      	lsrs	r2, r2, #4
 800394c:	0452      	lsls	r2, r2, #17
 800394e:	430a      	orrs	r2, r1
 8003950:	492a      	ldr	r1, [pc, #168]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003952:	4313      	orrs	r3, r2
 8003954:	610b      	str	r3, [r1, #16]
 8003956:	e027      	b.n	80039a8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d112      	bne.n	8003984 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800395e:	4b27      	ldr	r3, [pc, #156]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003966:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6892      	ldr	r2, [r2, #8]
 800396e:	0211      	lsls	r1, r2, #8
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6912      	ldr	r2, [r2, #16]
 8003974:	0852      	lsrs	r2, r2, #1
 8003976:	3a01      	subs	r2, #1
 8003978:	0552      	lsls	r2, r2, #21
 800397a:	430a      	orrs	r2, r1
 800397c:	491f      	ldr	r1, [pc, #124]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800397e:	4313      	orrs	r3, r2
 8003980:	610b      	str	r3, [r1, #16]
 8003982:	e011      	b.n	80039a8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003984:	4b1d      	ldr	r3, [pc, #116]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800398c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6892      	ldr	r2, [r2, #8]
 8003994:	0211      	lsls	r1, r2, #8
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6952      	ldr	r2, [r2, #20]
 800399a:	0852      	lsrs	r2, r2, #1
 800399c:	3a01      	subs	r2, #1
 800399e:	0652      	lsls	r2, r2, #25
 80039a0:	430a      	orrs	r2, r1
 80039a2:	4916      	ldr	r1, [pc, #88]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039a8:	4b14      	ldr	r3, [pc, #80]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a13      	ldr	r2, [pc, #76]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b4:	f7fe fa68 	bl	8001e88 <HAL_GetTick>
 80039b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039ba:	e009      	b.n	80039d0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039bc:	f7fe fa64 	bl	8001e88 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d902      	bls.n	80039d0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	73fb      	strb	r3, [r7, #15]
          break;
 80039ce:	e005      	b.n	80039dc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039d0:	4b0a      	ldr	r3, [pc, #40]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0ef      	beq.n	80039bc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039e2:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e4:	691a      	ldr	r2, [r3, #16]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	4904      	ldr	r1, [pc, #16]	@ (80039fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40021000 	.word	0x40021000

08003a00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d018      	beq.n	8003a4c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a1a:	4b67      	ldr	r3, [pc, #412]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f003 0203 	and.w	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d10d      	bne.n	8003a46 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d009      	beq.n	8003a46 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a32:	4b61      	ldr	r3, [pc, #388]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	091b      	lsrs	r3, r3, #4
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
       ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d047      	beq.n	8003ad6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
 8003a4a:	e044      	b.n	8003ad6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d018      	beq.n	8003a86 <RCCEx_PLLSAI2_Config+0x86>
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d825      	bhi.n	8003aa4 <RCCEx_PLLSAI2_Config+0xa4>
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d002      	beq.n	8003a62 <RCCEx_PLLSAI2_Config+0x62>
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d009      	beq.n	8003a74 <RCCEx_PLLSAI2_Config+0x74>
 8003a60:	e020      	b.n	8003aa4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a62:	4b55      	ldr	r3, [pc, #340]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d11d      	bne.n	8003aaa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a72:	e01a      	b.n	8003aaa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a74:	4b50      	ldr	r3, [pc, #320]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d116      	bne.n	8003aae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a84:	e013      	b.n	8003aae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a86:	4b4c      	ldr	r3, [pc, #304]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10f      	bne.n	8003ab2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a92:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d109      	bne.n	8003ab2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aa2:	e006      	b.n	8003ab2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa8:	e004      	b.n	8003ab4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aaa:	bf00      	nop
 8003aac:	e002      	b.n	8003ab4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e000      	b.n	8003ab4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ab2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10d      	bne.n	8003ad6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003aba:	4b3f      	ldr	r3, [pc, #252]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6819      	ldr	r1, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	430b      	orrs	r3, r1
 8003ad0:	4939      	ldr	r1, [pc, #228]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d167      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003adc:	4b36      	ldr	r3, [pc, #216]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a35      	ldr	r2, [pc, #212]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae8:	f7fe f9ce 	bl	8001e88 <HAL_GetTick>
 8003aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003aee:	e009      	b.n	8003b04 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003af0:	f7fe f9ca 	bl	8001e88 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d902      	bls.n	8003b04 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	73fb      	strb	r3, [r7, #15]
        break;
 8003b02:	e005      	b.n	8003b10 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b04:	4b2c      	ldr	r3, [pc, #176]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1ef      	bne.n	8003af0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d14a      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d111      	bne.n	8003b40 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b1c:	4b26      	ldr	r3, [pc, #152]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6892      	ldr	r2, [r2, #8]
 8003b2c:	0211      	lsls	r1, r2, #8
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	68d2      	ldr	r2, [r2, #12]
 8003b32:	0912      	lsrs	r2, r2, #4
 8003b34:	0452      	lsls	r2, r2, #17
 8003b36:	430a      	orrs	r2, r1
 8003b38:	491f      	ldr	r1, [pc, #124]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	614b      	str	r3, [r1, #20]
 8003b3e:	e011      	b.n	8003b64 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b40:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b48:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6892      	ldr	r2, [r2, #8]
 8003b50:	0211      	lsls	r1, r2, #8
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6912      	ldr	r2, [r2, #16]
 8003b56:	0852      	lsrs	r2, r2, #1
 8003b58:	3a01      	subs	r2, #1
 8003b5a:	0652      	lsls	r2, r2, #25
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	4916      	ldr	r1, [pc, #88]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b64:	4b14      	ldr	r3, [pc, #80]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a13      	ldr	r2, [pc, #76]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b70:	f7fe f98a 	bl	8001e88 <HAL_GetTick>
 8003b74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b76:	e009      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b78:	f7fe f986 	bl	8001e88 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d902      	bls.n	8003b8c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	73fb      	strb	r3, [r7, #15]
          break;
 8003b8a:	e005      	b.n	8003b98 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0ef      	beq.n	8003b78 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d106      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b9e:	4b06      	ldr	r3, [pc, #24]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba0:	695a      	ldr	r2, [r3, #20]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	4904      	ldr	r1, [pc, #16]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000

08003bbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e095      	b.n	8003cfa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d108      	bne.n	8003be8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bde:	d009      	beq.n	8003bf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	61da      	str	r2, [r3, #28]
 8003be6:	e005      	b.n	8003bf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d106      	bne.n	8003c14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd f84e 	bl	8000cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2202      	movs	r2, #2
 8003c18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c34:	d902      	bls.n	8003c3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c36:	2300      	movs	r3, #0
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	e002      	b.n	8003c42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003c4a:	d007      	beq.n	8003c5c <HAL_SPI_Init+0xa0>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c54:	d002      	beq.n	8003c5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c94:	431a      	orrs	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c9e:	ea42 0103 	orr.w	r1, r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	0c1b      	lsrs	r3, r3, #16
 8003cb8:	f003 0204 	and.w	r2, r3, #4
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003cd8:	ea42 0103 	orr.w	r1, r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b088      	sub	sp, #32
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	60f8      	str	r0, [r7, #12]
 8003d0a:	60b9      	str	r1, [r7, #8]
 8003d0c:	603b      	str	r3, [r7, #0]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d12:	f7fe f8b9 	bl	8001e88 <HAL_GetTick>
 8003d16:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003d18:	88fb      	ldrh	r3, [r7, #6]
 8003d1a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d001      	beq.n	8003d2c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	e15c      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <HAL_SPI_Transmit+0x36>
 8003d32:	88fb      	ldrh	r3, [r7, #6]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e154      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d101      	bne.n	8003d4a <HAL_SPI_Transmit+0x48>
 8003d46:	2302      	movs	r3, #2
 8003d48:	e14d      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2203      	movs	r2, #3
 8003d56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	88fa      	ldrh	r2, [r7, #6]
 8003d70:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d9c:	d10f      	bne.n	8003dbe <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc8:	2b40      	cmp	r3, #64	@ 0x40
 8003dca:	d007      	beq.n	8003ddc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003de4:	d952      	bls.n	8003e8c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <HAL_SPI_Transmit+0xf2>
 8003dee:	8b7b      	ldrh	r3, [r7, #26]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d145      	bne.n	8003e80 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df8:	881a      	ldrh	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e04:	1c9a      	adds	r2, r3, #2
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e18:	e032      	b.n	8003e80 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 0302 	and.w	r3, r3, #2
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d112      	bne.n	8003e4e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	881a      	ldrh	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e38:	1c9a      	adds	r2, r3, #2
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e4c:	e018      	b.n	8003e80 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e4e:	f7fe f81b 	bl	8001e88 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d803      	bhi.n	8003e66 <HAL_SPI_Transmit+0x164>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e64:	d102      	bne.n	8003e6c <HAL_SPI_Transmit+0x16a>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d109      	bne.n	8003e80 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e0b2      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1c7      	bne.n	8003e1a <HAL_SPI_Transmit+0x118>
 8003e8a:	e083      	b.n	8003f94 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <HAL_SPI_Transmit+0x198>
 8003e94:	8b7b      	ldrh	r3, [r7, #26]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d177      	bne.n	8003f8a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d912      	bls.n	8003eca <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	881a      	ldrh	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb4:	1c9a      	adds	r2, r3, #2
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b02      	subs	r3, #2
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ec8:	e05f      	b.n	8003f8a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	330c      	adds	r3, #12
 8003ed4:	7812      	ldrb	r2, [r2, #0]
 8003ed6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003ef0:	e04b      	b.n	8003f8a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d12b      	bne.n	8003f58 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d912      	bls.n	8003f30 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	881a      	ldrh	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1a:	1c9a      	adds	r2, r3, #2
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b02      	subs	r3, #2
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f2e:	e02c      	b.n	8003f8a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	330c      	adds	r3, #12
 8003f3a:	7812      	ldrb	r2, [r2, #0]
 8003f3c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f56:	e018      	b.n	8003f8a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f58:	f7fd ff96 	bl	8001e88 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d803      	bhi.n	8003f70 <HAL_SPI_Transmit+0x26e>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f6e:	d102      	bne.n	8003f76 <HAL_SPI_Transmit+0x274>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d109      	bne.n	8003f8a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e02d      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1ae      	bne.n	8003ef2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f94:	69fa      	ldr	r2, [r7, #28]
 8003f96:	6839      	ldr	r1, [r7, #0]
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 f947 	bl	800422c <SPI_EndRxTxTransaction>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10a      	bne.n	8003fc8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	617b      	str	r3, [r7, #20]
 8003fc6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
  }
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3720      	adds	r7, #32
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004000:	f7fd ff42 	bl	8001e88 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004008:	1a9b      	subs	r3, r3, r2
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	4413      	add	r3, r2
 800400e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004010:	f7fd ff3a 	bl	8001e88 <HAL_GetTick>
 8004014:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004016:	4b39      	ldr	r3, [pc, #228]	@ (80040fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	015b      	lsls	r3, r3, #5
 800401c:	0d1b      	lsrs	r3, r3, #20
 800401e:	69fa      	ldr	r2, [r7, #28]
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004026:	e054      	b.n	80040d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800402e:	d050      	beq.n	80040d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004030:	f7fd ff2a 	bl	8001e88 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	69fa      	ldr	r2, [r7, #28]
 800403c:	429a      	cmp	r2, r3
 800403e:	d902      	bls.n	8004046 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d13d      	bne.n	80040c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800405e:	d111      	bne.n	8004084 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004068:	d004      	beq.n	8004074 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004072:	d107      	bne.n	8004084 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800408c:	d10f      	bne.n	80040ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800409c:	601a      	str	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e017      	b.n	80040f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	4013      	ands	r3, r2
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	429a      	cmp	r2, r3
 80040e0:	bf0c      	ite	eq
 80040e2:	2301      	moveq	r3, #1
 80040e4:	2300      	movne	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d19b      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3720      	adds	r7, #32
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000020 	.word	0x20000020

08004100 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08a      	sub	sp, #40	@ 0x28
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800410e:	2300      	movs	r3, #0
 8004110:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004112:	f7fd feb9 	bl	8001e88 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	4413      	add	r3, r2
 8004120:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004122:	f7fd feb1 	bl	8001e88 <HAL_GetTick>
 8004126:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	330c      	adds	r3, #12
 800412e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004130:	4b3d      	ldr	r3, [pc, #244]	@ (8004228 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00da      	lsls	r2, r3, #3
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	0d1b      	lsrs	r3, r3, #20
 8004140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004142:	fb02 f303 	mul.w	r3, r2, r3
 8004146:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004148:	e060      	b.n	800420c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004150:	d107      	bne.n	8004162 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d104      	bne.n	8004162 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	b2db      	uxtb	r3, r3
 800415e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004160:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004168:	d050      	beq.n	800420c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800416a:	f7fd fe8d 	bl	8001e88 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004176:	429a      	cmp	r2, r3
 8004178:	d902      	bls.n	8004180 <SPI_WaitFifoStateUntilTimeout+0x80>
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	2b00      	cmp	r3, #0
 800417e:	d13d      	bne.n	80041fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800418e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004198:	d111      	bne.n	80041be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041a2:	d004      	beq.n	80041ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ac:	d107      	bne.n	80041be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c6:	d10f      	bne.n	80041e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e010      	b.n	800421e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004202:	2300      	movs	r3, #0
 8004204:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	3b01      	subs	r3, #1
 800420a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	4013      	ands	r3, r2
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	429a      	cmp	r2, r3
 800421a:	d196      	bne.n	800414a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3728      	adds	r7, #40	@ 0x28
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000020 	.word	0x20000020

0800422c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2200      	movs	r2, #0
 8004240:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff ff5b 	bl	8004100 <SPI_WaitFifoStateUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d007      	beq.n	8004260 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004254:	f043 0220 	orr.w	r2, r3, #32
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e027      	b.n	80042b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	2200      	movs	r2, #0
 8004268:	2180      	movs	r1, #128	@ 0x80
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f7ff fec0 	bl	8003ff0 <SPI_WaitFlagStateUntilTimeout>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427a:	f043 0220 	orr.w	r2, r3, #32
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e014      	b.n	80042b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	2200      	movs	r2, #0
 800428e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f7ff ff34 	bl	8004100 <SPI_WaitFifoStateUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a2:	f043 0220 	orr.w	r2, r3, #32
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e000      	b.n	80042b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e049      	b.n	800435e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d106      	bne.n	80042e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f841 	bl	8004366 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3304      	adds	r3, #4
 80042f4:	4619      	mov	r1, r3
 80042f6:	4610      	mov	r0, r2
 80042f8:	f000 f9e0 	bl	80046bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr
	...

0800437c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b01      	cmp	r3, #1
 800438e:	d001      	beq.n	8004394 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e04f      	b.n	8004434 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0201 	orr.w	r2, r2, #1
 80043aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a23      	ldr	r2, [pc, #140]	@ (8004440 <HAL_TIM_Base_Start_IT+0xc4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d01d      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043be:	d018      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004444 <HAL_TIM_Base_Start_IT+0xc8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d013      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1e      	ldr	r2, [pc, #120]	@ (8004448 <HAL_TIM_Base_Start_IT+0xcc>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d00e      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a1c      	ldr	r2, [pc, #112]	@ (800444c <HAL_TIM_Base_Start_IT+0xd0>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d009      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004450 <HAL_TIM_Base_Start_IT+0xd4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d004      	beq.n	80043f2 <HAL_TIM_Base_Start_IT+0x76>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a19      	ldr	r2, [pc, #100]	@ (8004454 <HAL_TIM_Base_Start_IT+0xd8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d115      	bne.n	800441e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	4b17      	ldr	r3, [pc, #92]	@ (8004458 <HAL_TIM_Base_Start_IT+0xdc>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b06      	cmp	r3, #6
 8004402:	d015      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0xb4>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800440a:	d011      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	e008      	b.n	8004430 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	e000      	b.n	8004432 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004430:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800
 800444c:	40000c00 	.word	0x40000c00
 8004450:	40013400 	.word	0x40013400
 8004454:	40014000 	.word	0x40014000
 8004458:	00010007 	.word	0x00010007

0800445c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d020      	beq.n	80044c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01b      	beq.n	80044c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0202 	mvn.w	r2, #2
 8004490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f8e9 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 80044ac:	e005      	b.n	80044ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 f8db 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f8ec 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d020      	beq.n	800450c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d01b      	beq.n	800450c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0204 	mvn.w	r2, #4
 80044dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2202      	movs	r2, #2
 80044e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f8c3 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f8b5 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f8c6 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0308 	and.w	r3, r3, #8
 8004512:	2b00      	cmp	r3, #0
 8004514:	d020      	beq.n	8004558 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b00      	cmp	r3, #0
 800451e:	d01b      	beq.n	8004558 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0208 	mvn.w	r2, #8
 8004528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2204      	movs	r2, #4
 800452e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d003      	beq.n	8004546 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f89d 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004544:	e005      	b.n	8004552 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f88f 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f8a0 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f003 0310 	and.w	r3, r3, #16
 800455e:	2b00      	cmp	r3, #0
 8004560:	d020      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b00      	cmp	r3, #0
 800456a:	d01b      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0210 	mvn.w	r2, #16
 8004574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2208      	movs	r2, #8
 800457a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f877 	bl	800467e <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f869 	bl	800466a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f87a 	bl	8004692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00c      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d007      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0201 	mvn.w	r2, #1
 80045c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7fc fb1e 	bl	8000c04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d104      	bne.n	80045dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00c      	beq.n	80045f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d007      	beq.n	80045f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80045ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f913 	bl	800481c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00c      	beq.n	800461a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004606:	2b00      	cmp	r3, #0
 8004608:	d007      	beq.n	800461a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f90b 	bl	8004830 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00c      	beq.n	800463e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d007      	beq.n	800463e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f834 	bl	80046a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00c      	beq.n	8004662 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b00      	cmp	r3, #0
 8004650:	d007      	beq.n	8004662 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f06f 0220 	mvn.w	r2, #32
 800465a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f000 f8d3 	bl	8004808 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a46      	ldr	r2, [pc, #280]	@ (80047e8 <TIM_Base_SetConfig+0x12c>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d013      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046da:	d00f      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a43      	ldr	r2, [pc, #268]	@ (80047ec <TIM_Base_SetConfig+0x130>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00b      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a42      	ldr	r2, [pc, #264]	@ (80047f0 <TIM_Base_SetConfig+0x134>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d007      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a41      	ldr	r2, [pc, #260]	@ (80047f4 <TIM_Base_SetConfig+0x138>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a40      	ldr	r2, [pc, #256]	@ (80047f8 <TIM_Base_SetConfig+0x13c>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d108      	bne.n	800470e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a35      	ldr	r2, [pc, #212]	@ (80047e8 <TIM_Base_SetConfig+0x12c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d01f      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471c:	d01b      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a32      	ldr	r2, [pc, #200]	@ (80047ec <TIM_Base_SetConfig+0x130>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d017      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a31      	ldr	r2, [pc, #196]	@ (80047f0 <TIM_Base_SetConfig+0x134>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a30      	ldr	r2, [pc, #192]	@ (80047f4 <TIM_Base_SetConfig+0x138>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00f      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2f      	ldr	r2, [pc, #188]	@ (80047f8 <TIM_Base_SetConfig+0x13c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d00b      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a2e      	ldr	r2, [pc, #184]	@ (80047fc <TIM_Base_SetConfig+0x140>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d007      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a2d      	ldr	r2, [pc, #180]	@ (8004800 <TIM_Base_SetConfig+0x144>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d003      	beq.n	8004756 <TIM_Base_SetConfig+0x9a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a2c      	ldr	r2, [pc, #176]	@ (8004804 <TIM_Base_SetConfig+0x148>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d108      	bne.n	8004768 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a16      	ldr	r2, [pc, #88]	@ (80047e8 <TIM_Base_SetConfig+0x12c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d00f      	beq.n	80047b4 <TIM_Base_SetConfig+0xf8>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a18      	ldr	r2, [pc, #96]	@ (80047f8 <TIM_Base_SetConfig+0x13c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d00b      	beq.n	80047b4 <TIM_Base_SetConfig+0xf8>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a17      	ldr	r2, [pc, #92]	@ (80047fc <TIM_Base_SetConfig+0x140>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d007      	beq.n	80047b4 <TIM_Base_SetConfig+0xf8>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a16      	ldr	r2, [pc, #88]	@ (8004800 <TIM_Base_SetConfig+0x144>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d003      	beq.n	80047b4 <TIM_Base_SetConfig+0xf8>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a15      	ldr	r2, [pc, #84]	@ (8004804 <TIM_Base_SetConfig+0x148>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d103      	bne.n	80047bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	691a      	ldr	r2, [r3, #16]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d105      	bne.n	80047da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	f023 0201 	bic.w	r2, r3, #1
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	611a      	str	r2, [r3, #16]
  }
}
 80047da:	bf00      	nop
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	40012c00 	.word	0x40012c00
 80047ec:	40000400 	.word	0x40000400
 80047f0:	40000800 	.word	0x40000800
 80047f4:	40000c00 	.word	0x40000c00
 80047f8:	40013400 	.word	0x40013400
 80047fc:	40014000 	.word	0x40014000
 8004800:	40014400 	.word	0x40014400
 8004804:	40014800 	.word	0x40014800

08004808 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e040      	b.n	80048d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800485a:	2b00      	cmp	r3, #0
 800485c:	d106      	bne.n	800486c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7fd fa4c 	bl	8001d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2224      	movs	r2, #36	@ 0x24
 8004870:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0201 	bic.w	r2, r2, #1
 8004880:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fedc 	bl	8005648 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fc21 	bl	80050d8 <UART_SetConfig>
 8004896:	4603      	mov	r3, r0
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e01b      	b.n	80048d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689a      	ldr	r2, [r3, #8]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 ff5b 	bl	800578c <UART_CheckIdleState>
 80048d6:	4603      	mov	r3, r0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08a      	sub	sp, #40	@ 0x28
 80048e4:	af02      	add	r7, sp, #8
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	4613      	mov	r3, r2
 80048ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d177      	bne.n	80049e8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <HAL_UART_Transmit+0x24>
 80048fe:	88fb      	ldrh	r3, [r7, #6]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d101      	bne.n	8004908 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e070      	b.n	80049ea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2221      	movs	r2, #33	@ 0x21
 8004914:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004916:	f7fd fab7 	bl	8001e88 <HAL_GetTick>
 800491a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	88fa      	ldrh	r2, [r7, #6]
 8004920:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	88fa      	ldrh	r2, [r7, #6]
 8004928:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004934:	d108      	bne.n	8004948 <HAL_UART_Transmit+0x68>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d104      	bne.n	8004948 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	61bb      	str	r3, [r7, #24]
 8004946:	e003      	b.n	8004950 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800494c:	2300      	movs	r3, #0
 800494e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004950:	e02f      	b.n	80049b2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	2200      	movs	r2, #0
 800495a:	2180      	movs	r1, #128	@ 0x80
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 ffbd 	bl	80058dc <UART_WaitOnFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d004      	beq.n	8004972 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e03b      	b.n	80049ea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d10b      	bne.n	8004990 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	881a      	ldrh	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004984:	b292      	uxth	r2, r2
 8004986:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	3302      	adds	r3, #2
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	e007      	b.n	80049a0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	3301      	adds	r3, #1
 800499e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1c9      	bne.n	8004952 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2200      	movs	r2, #0
 80049c6:	2140      	movs	r1, #64	@ 0x40
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 ff87 	bl	80058dc <UART_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d004      	beq.n	80049de <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e005      	b.n	80049ea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80049e4:	2300      	movs	r3, #0
 80049e6:	e000      	b.n	80049ea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80049e8:	2302      	movs	r3, #2
  }
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b08a      	sub	sp, #40	@ 0x28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	4613      	mov	r3, r2
 8004a00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a08:	2b20      	cmp	r3, #32
 8004a0a:	d137      	bne.n	8004a7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <HAL_UART_Receive_IT+0x24>
 8004a12:	88fb      	ldrh	r3, [r7, #6]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e030      	b.n	8004a7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a18      	ldr	r2, [pc, #96]	@ (8004a88 <HAL_UART_Receive_IT+0x94>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d01f      	beq.n	8004a6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d018      	beq.n	8004a6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	e853 3f00 	ldrex	r3, [r3]
 8004a46:	613b      	str	r3, [r7, #16]
   return(result);
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	461a      	mov	r2, r3
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	623b      	str	r3, [r7, #32]
 8004a5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5c:	69f9      	ldr	r1, [r7, #28]
 8004a5e:	6a3a      	ldr	r2, [r7, #32]
 8004a60:	e841 2300 	strex	r3, r2, [r1]
 8004a64:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1e6      	bne.n	8004a3a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a6c:	88fb      	ldrh	r3, [r7, #6]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 ffa0 	bl	80059b8 <UART_Start_Receive_IT>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	e000      	b.n	8004a7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
  }
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3728      	adds	r7, #40	@ 0x28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40008000 	.word	0x40008000

08004a8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b0ba      	sub	sp, #232	@ 0xe8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004ab2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ab6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004aba:	4013      	ands	r3, r2
 8004abc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004ac0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d115      	bne.n	8004af4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00f      	beq.n	8004af4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d009      	beq.n	8004af4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 82ca 	beq.w	800507e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	4798      	blx	r3
      }
      return;
 8004af2:	e2c4      	b.n	800507e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004af4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 8117 	beq.w	8004d2c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004afe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004b0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004b0e:	4b85      	ldr	r3, [pc, #532]	@ (8004d24 <HAL_UART_IRQHandler+0x298>)
 8004b10:	4013      	ands	r3, r2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	f000 810a 	beq.w	8004d2c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d011      	beq.n	8004b48 <HAL_UART_IRQHandler+0xbc>
 8004b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00b      	beq.n	8004b48 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2201      	movs	r2, #1
 8004b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b3e:	f043 0201 	orr.w	r2, r3, #1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d011      	beq.n	8004b78 <HAL_UART_IRQHandler+0xec>
 8004b54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00b      	beq.n	8004b78 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2202      	movs	r2, #2
 8004b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b6e:	f043 0204 	orr.w	r2, r3, #4
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d011      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x11c>
 8004b84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00b      	beq.n	8004ba8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2204      	movs	r2, #4
 8004b96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b9e:	f043 0202 	orr.w	r2, r3, #2
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d017      	beq.n	8004be4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bb8:	f003 0320 	and.w	r3, r3, #32
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d105      	bne.n	8004bcc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004bc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bc4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00b      	beq.n	8004be4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bda:	f043 0208 	orr.w	r2, r3, #8
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d012      	beq.n	8004c16 <HAL_UART_IRQHandler+0x18a>
 8004bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bf4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00c      	beq.n	8004c16 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c0c:	f043 0220 	orr.w	r2, r3, #32
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 8230 	beq.w	8005082 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c26:	f003 0320 	and.w	r3, r3, #32
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c32:	f003 0320 	and.w	r3, r3, #32
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c5e:	2b40      	cmp	r3, #64	@ 0x40
 8004c60:	d005      	beq.n	8004c6e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d04f      	beq.n	8004d0e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 ff68 	bl	8005b44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7e:	2b40      	cmp	r3, #64	@ 0x40
 8004c80:	d141      	bne.n	8004d06 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	3308      	adds	r3, #8
 8004c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c90:	e853 3f00 	ldrex	r3, [r3]
 8004c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3308      	adds	r3, #8
 8004caa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cbe:	e841 2300 	strex	r3, r2, [r1]
 8004cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1d9      	bne.n	8004c82 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d013      	beq.n	8004cfe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cda:	4a13      	ldr	r2, [pc, #76]	@ (8004d28 <HAL_UART_IRQHandler+0x29c>)
 8004cdc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fd f9fc 	bl	80020e0 <HAL_DMA_Abort_IT>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d017      	beq.n	8004d1e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cfc:	e00f      	b.n	8004d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f9d4 	bl	80050ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d04:	e00b      	b.n	8004d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f9d0 	bl	80050ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d0c:	e007      	b.n	8004d1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f9cc 	bl	80050ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004d1c:	e1b1      	b.n	8005082 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d1e:	bf00      	nop
    return;
 8004d20:	e1af      	b.n	8005082 <HAL_UART_IRQHandler+0x5f6>
 8004d22:	bf00      	nop
 8004d24:	04000120 	.word	0x04000120
 8004d28:	08005c0d 	.word	0x08005c0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	f040 816a 	bne.w	800500a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3a:	f003 0310 	and.w	r3, r3, #16
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8163 	beq.w	800500a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 815c 	beq.w	800500a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2210      	movs	r2, #16
 8004d58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d64:	2b40      	cmp	r3, #64	@ 0x40
 8004d66:	f040 80d4 	bne.w	8004f12 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d76:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 80ad 	beq.w	8004eda <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004d86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	f080 80a5 	bcs.w	8004eda <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0320 	and.w	r3, r3, #32
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f040 8086 	bne.w	8004eb8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004db8:	e853 3f00 	ldrex	r3, [r3]
 8004dbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004dc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004dd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004dda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004de2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004de6:	e841 2300 	strex	r3, r2, [r1]
 8004dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004dee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1da      	bne.n	8004dac <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	3308      	adds	r3, #8
 8004dfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e00:	e853 3f00 	ldrex	r3, [r3]
 8004e04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e08:	f023 0301 	bic.w	r3, r3, #1
 8004e0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	3308      	adds	r3, #8
 8004e16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e26:	e841 2300 	strex	r3, r2, [r1]
 8004e2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1e1      	bne.n	8004df6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3308      	adds	r3, #8
 8004e38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e3c:	e853 3f00 	ldrex	r3, [r3]
 8004e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3308      	adds	r3, #8
 8004e52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e5e:	e841 2300 	strex	r3, r2, [r1]
 8004e62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1e3      	bne.n	8004e32 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e80:	e853 3f00 	ldrex	r3, [r3]
 8004e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e88:	f023 0310 	bic.w	r3, r3, #16
 8004e8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	461a      	mov	r2, r3
 8004e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ea2:	e841 2300 	strex	r3, r2, [r1]
 8004ea6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1e4      	bne.n	8004e78 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7fd f8d6 	bl	8002064 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f8f4 	bl	80050c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ed8:	e0d5      	b.n	8005086 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ee0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	f040 80ce 	bne.w	8005086 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b20      	cmp	r3, #32
 8004ef8:	f040 80c5 	bne.w	8005086 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f08:	4619      	mov	r1, r3
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f8d8 	bl	80050c0 <HAL_UARTEx_RxEventCallback>
      return;
 8004f10:	e0b9      	b.n	8005086 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 80ab 	beq.w	800508a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a6 	beq.w	800508a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f46:	e853 3f00 	ldrex	r3, [r3]
 8004f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f68:	e841 2300 	strex	r3, r2, [r1]
 8004f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1e4      	bne.n	8004f3e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	3308      	adds	r3, #8
 8004f7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	e853 3f00 	ldrex	r3, [r3]
 8004f82:	623b      	str	r3, [r7, #32]
   return(result);
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	f023 0301 	bic.w	r3, r3, #1
 8004f8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	3308      	adds	r3, #8
 8004f94:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004f98:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fa0:	e841 2300 	strex	r3, r2, [r1]
 8004fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e3      	bne.n	8004f74 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
 8004fcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f023 0310 	bic.w	r3, r3, #16
 8004fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	461a      	mov	r2, r3
 8004fde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fe2:	61fb      	str	r3, [r7, #28]
 8004fe4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe6:	69b9      	ldr	r1, [r7, #24]
 8004fe8:	69fa      	ldr	r2, [r7, #28]
 8004fea:	e841 2300 	strex	r3, r2, [r1]
 8004fee:	617b      	str	r3, [r7, #20]
   return(result);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1e4      	bne.n	8004fc0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2202      	movs	r2, #2
 8004ffa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ffc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005000:	4619      	mov	r1, r3
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f85c 	bl	80050c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005008:	e03f      	b.n	800508a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800500a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00e      	beq.n	8005034 <HAL_UART_IRQHandler+0x5a8>
 8005016:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800501a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800502a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 ffe9 	bl	8006004 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005032:	e02d      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00e      	beq.n	800505e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005048:	2b00      	cmp	r3, #0
 800504a:	d008      	beq.n	800505e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005050:	2b00      	cmp	r3, #0
 8005052:	d01c      	beq.n	800508e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	4798      	blx	r3
    }
    return;
 800505c:	e017      	b.n	800508e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800505e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005066:	2b00      	cmp	r3, #0
 8005068:	d012      	beq.n	8005090 <HAL_UART_IRQHandler+0x604>
 800506a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800506e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00c      	beq.n	8005090 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 fdde 	bl	8005c38 <UART_EndTransmit_IT>
    return;
 800507c:	e008      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
      return;
 800507e:	bf00      	nop
 8005080:	e006      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
    return;
 8005082:	bf00      	nop
 8005084:	e004      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
      return;
 8005086:	bf00      	nop
 8005088:	e002      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
      return;
 800508a:	bf00      	nop
 800508c:	e000      	b.n	8005090 <HAL_UART_IRQHandler+0x604>
    return;
 800508e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005090:	37e8      	adds	r7, #232	@ 0xe8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop

08005098 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80050b4:	bf00      	nop
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050dc:	b08a      	sub	sp, #40	@ 0x28
 80050de:	af00      	add	r7, sp, #0
 80050e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	689a      	ldr	r2, [r3, #8]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	431a      	orrs	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	4ba4      	ldr	r3, [pc, #656]	@ (8005398 <UART_SetConfig+0x2c0>)
 8005108:	4013      	ands	r3, r2
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	6812      	ldr	r2, [r2, #0]
 800510e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005110:	430b      	orrs	r3, r1
 8005112:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a99      	ldr	r2, [pc, #612]	@ (800539c <UART_SetConfig+0x2c4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d004      	beq.n	8005144 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005140:	4313      	orrs	r3, r2
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005154:	430a      	orrs	r2, r1
 8005156:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a90      	ldr	r2, [pc, #576]	@ (80053a0 <UART_SetConfig+0x2c8>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d126      	bne.n	80051b0 <UART_SetConfig+0xd8>
 8005162:	4b90      	ldr	r3, [pc, #576]	@ (80053a4 <UART_SetConfig+0x2cc>)
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005168:	f003 0303 	and.w	r3, r3, #3
 800516c:	2b03      	cmp	r3, #3
 800516e:	d81b      	bhi.n	80051a8 <UART_SetConfig+0xd0>
 8005170:	a201      	add	r2, pc, #4	@ (adr r2, 8005178 <UART_SetConfig+0xa0>)
 8005172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005176:	bf00      	nop
 8005178:	08005189 	.word	0x08005189
 800517c:	08005199 	.word	0x08005199
 8005180:	08005191 	.word	0x08005191
 8005184:	080051a1 	.word	0x080051a1
 8005188:	2301      	movs	r3, #1
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518e:	e116      	b.n	80053be <UART_SetConfig+0x2e6>
 8005190:	2302      	movs	r3, #2
 8005192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005196:	e112      	b.n	80053be <UART_SetConfig+0x2e6>
 8005198:	2304      	movs	r3, #4
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519e:	e10e      	b.n	80053be <UART_SetConfig+0x2e6>
 80051a0:	2308      	movs	r3, #8
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051a6:	e10a      	b.n	80053be <UART_SetConfig+0x2e6>
 80051a8:	2310      	movs	r3, #16
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ae:	e106      	b.n	80053be <UART_SetConfig+0x2e6>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a7c      	ldr	r2, [pc, #496]	@ (80053a8 <UART_SetConfig+0x2d0>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d138      	bne.n	800522c <UART_SetConfig+0x154>
 80051ba:	4b7a      	ldr	r3, [pc, #488]	@ (80053a4 <UART_SetConfig+0x2cc>)
 80051bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c0:	f003 030c 	and.w	r3, r3, #12
 80051c4:	2b0c      	cmp	r3, #12
 80051c6:	d82d      	bhi.n	8005224 <UART_SetConfig+0x14c>
 80051c8:	a201      	add	r2, pc, #4	@ (adr r2, 80051d0 <UART_SetConfig+0xf8>)
 80051ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ce:	bf00      	nop
 80051d0:	08005205 	.word	0x08005205
 80051d4:	08005225 	.word	0x08005225
 80051d8:	08005225 	.word	0x08005225
 80051dc:	08005225 	.word	0x08005225
 80051e0:	08005215 	.word	0x08005215
 80051e4:	08005225 	.word	0x08005225
 80051e8:	08005225 	.word	0x08005225
 80051ec:	08005225 	.word	0x08005225
 80051f0:	0800520d 	.word	0x0800520d
 80051f4:	08005225 	.word	0x08005225
 80051f8:	08005225 	.word	0x08005225
 80051fc:	08005225 	.word	0x08005225
 8005200:	0800521d 	.word	0x0800521d
 8005204:	2300      	movs	r3, #0
 8005206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800520a:	e0d8      	b.n	80053be <UART_SetConfig+0x2e6>
 800520c:	2302      	movs	r3, #2
 800520e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005212:	e0d4      	b.n	80053be <UART_SetConfig+0x2e6>
 8005214:	2304      	movs	r3, #4
 8005216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800521a:	e0d0      	b.n	80053be <UART_SetConfig+0x2e6>
 800521c:	2308      	movs	r3, #8
 800521e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005222:	e0cc      	b.n	80053be <UART_SetConfig+0x2e6>
 8005224:	2310      	movs	r3, #16
 8005226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800522a:	e0c8      	b.n	80053be <UART_SetConfig+0x2e6>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a5e      	ldr	r2, [pc, #376]	@ (80053ac <UART_SetConfig+0x2d4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d125      	bne.n	8005282 <UART_SetConfig+0x1aa>
 8005236:	4b5b      	ldr	r3, [pc, #364]	@ (80053a4 <UART_SetConfig+0x2cc>)
 8005238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005240:	2b30      	cmp	r3, #48	@ 0x30
 8005242:	d016      	beq.n	8005272 <UART_SetConfig+0x19a>
 8005244:	2b30      	cmp	r3, #48	@ 0x30
 8005246:	d818      	bhi.n	800527a <UART_SetConfig+0x1a2>
 8005248:	2b20      	cmp	r3, #32
 800524a:	d00a      	beq.n	8005262 <UART_SetConfig+0x18a>
 800524c:	2b20      	cmp	r3, #32
 800524e:	d814      	bhi.n	800527a <UART_SetConfig+0x1a2>
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <UART_SetConfig+0x182>
 8005254:	2b10      	cmp	r3, #16
 8005256:	d008      	beq.n	800526a <UART_SetConfig+0x192>
 8005258:	e00f      	b.n	800527a <UART_SetConfig+0x1a2>
 800525a:	2300      	movs	r3, #0
 800525c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005260:	e0ad      	b.n	80053be <UART_SetConfig+0x2e6>
 8005262:	2302      	movs	r3, #2
 8005264:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005268:	e0a9      	b.n	80053be <UART_SetConfig+0x2e6>
 800526a:	2304      	movs	r3, #4
 800526c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005270:	e0a5      	b.n	80053be <UART_SetConfig+0x2e6>
 8005272:	2308      	movs	r3, #8
 8005274:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005278:	e0a1      	b.n	80053be <UART_SetConfig+0x2e6>
 800527a:	2310      	movs	r3, #16
 800527c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005280:	e09d      	b.n	80053be <UART_SetConfig+0x2e6>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a4a      	ldr	r2, [pc, #296]	@ (80053b0 <UART_SetConfig+0x2d8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d125      	bne.n	80052d8 <UART_SetConfig+0x200>
 800528c:	4b45      	ldr	r3, [pc, #276]	@ (80053a4 <UART_SetConfig+0x2cc>)
 800528e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005292:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005296:	2bc0      	cmp	r3, #192	@ 0xc0
 8005298:	d016      	beq.n	80052c8 <UART_SetConfig+0x1f0>
 800529a:	2bc0      	cmp	r3, #192	@ 0xc0
 800529c:	d818      	bhi.n	80052d0 <UART_SetConfig+0x1f8>
 800529e:	2b80      	cmp	r3, #128	@ 0x80
 80052a0:	d00a      	beq.n	80052b8 <UART_SetConfig+0x1e0>
 80052a2:	2b80      	cmp	r3, #128	@ 0x80
 80052a4:	d814      	bhi.n	80052d0 <UART_SetConfig+0x1f8>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <UART_SetConfig+0x1d8>
 80052aa:	2b40      	cmp	r3, #64	@ 0x40
 80052ac:	d008      	beq.n	80052c0 <UART_SetConfig+0x1e8>
 80052ae:	e00f      	b.n	80052d0 <UART_SetConfig+0x1f8>
 80052b0:	2300      	movs	r3, #0
 80052b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b6:	e082      	b.n	80053be <UART_SetConfig+0x2e6>
 80052b8:	2302      	movs	r3, #2
 80052ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052be:	e07e      	b.n	80053be <UART_SetConfig+0x2e6>
 80052c0:	2304      	movs	r3, #4
 80052c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052c6:	e07a      	b.n	80053be <UART_SetConfig+0x2e6>
 80052c8:	2308      	movs	r3, #8
 80052ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ce:	e076      	b.n	80053be <UART_SetConfig+0x2e6>
 80052d0:	2310      	movs	r3, #16
 80052d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d6:	e072      	b.n	80053be <UART_SetConfig+0x2e6>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a35      	ldr	r2, [pc, #212]	@ (80053b4 <UART_SetConfig+0x2dc>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d12a      	bne.n	8005338 <UART_SetConfig+0x260>
 80052e2:	4b30      	ldr	r3, [pc, #192]	@ (80053a4 <UART_SetConfig+0x2cc>)
 80052e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052f0:	d01a      	beq.n	8005328 <UART_SetConfig+0x250>
 80052f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052f6:	d81b      	bhi.n	8005330 <UART_SetConfig+0x258>
 80052f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052fc:	d00c      	beq.n	8005318 <UART_SetConfig+0x240>
 80052fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005302:	d815      	bhi.n	8005330 <UART_SetConfig+0x258>
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <UART_SetConfig+0x238>
 8005308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800530c:	d008      	beq.n	8005320 <UART_SetConfig+0x248>
 800530e:	e00f      	b.n	8005330 <UART_SetConfig+0x258>
 8005310:	2300      	movs	r3, #0
 8005312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005316:	e052      	b.n	80053be <UART_SetConfig+0x2e6>
 8005318:	2302      	movs	r3, #2
 800531a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800531e:	e04e      	b.n	80053be <UART_SetConfig+0x2e6>
 8005320:	2304      	movs	r3, #4
 8005322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005326:	e04a      	b.n	80053be <UART_SetConfig+0x2e6>
 8005328:	2308      	movs	r3, #8
 800532a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800532e:	e046      	b.n	80053be <UART_SetConfig+0x2e6>
 8005330:	2310      	movs	r3, #16
 8005332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005336:	e042      	b.n	80053be <UART_SetConfig+0x2e6>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a17      	ldr	r2, [pc, #92]	@ (800539c <UART_SetConfig+0x2c4>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d13a      	bne.n	80053b8 <UART_SetConfig+0x2e0>
 8005342:	4b18      	ldr	r3, [pc, #96]	@ (80053a4 <UART_SetConfig+0x2cc>)
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005348:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800534c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005350:	d01a      	beq.n	8005388 <UART_SetConfig+0x2b0>
 8005352:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005356:	d81b      	bhi.n	8005390 <UART_SetConfig+0x2b8>
 8005358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800535c:	d00c      	beq.n	8005378 <UART_SetConfig+0x2a0>
 800535e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005362:	d815      	bhi.n	8005390 <UART_SetConfig+0x2b8>
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <UART_SetConfig+0x298>
 8005368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800536c:	d008      	beq.n	8005380 <UART_SetConfig+0x2a8>
 800536e:	e00f      	b.n	8005390 <UART_SetConfig+0x2b8>
 8005370:	2300      	movs	r3, #0
 8005372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005376:	e022      	b.n	80053be <UART_SetConfig+0x2e6>
 8005378:	2302      	movs	r3, #2
 800537a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800537e:	e01e      	b.n	80053be <UART_SetConfig+0x2e6>
 8005380:	2304      	movs	r3, #4
 8005382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005386:	e01a      	b.n	80053be <UART_SetConfig+0x2e6>
 8005388:	2308      	movs	r3, #8
 800538a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800538e:	e016      	b.n	80053be <UART_SetConfig+0x2e6>
 8005390:	2310      	movs	r3, #16
 8005392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005396:	e012      	b.n	80053be <UART_SetConfig+0x2e6>
 8005398:	efff69f3 	.word	0xefff69f3
 800539c:	40008000 	.word	0x40008000
 80053a0:	40013800 	.word	0x40013800
 80053a4:	40021000 	.word	0x40021000
 80053a8:	40004400 	.word	0x40004400
 80053ac:	40004800 	.word	0x40004800
 80053b0:	40004c00 	.word	0x40004c00
 80053b4:	40005000 	.word	0x40005000
 80053b8:	2310      	movs	r3, #16
 80053ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a9f      	ldr	r2, [pc, #636]	@ (8005640 <UART_SetConfig+0x568>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d17a      	bne.n	80054be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d824      	bhi.n	800541a <UART_SetConfig+0x342>
 80053d0:	a201      	add	r2, pc, #4	@ (adr r2, 80053d8 <UART_SetConfig+0x300>)
 80053d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d6:	bf00      	nop
 80053d8:	080053fd 	.word	0x080053fd
 80053dc:	0800541b 	.word	0x0800541b
 80053e0:	08005405 	.word	0x08005405
 80053e4:	0800541b 	.word	0x0800541b
 80053e8:	0800540b 	.word	0x0800540b
 80053ec:	0800541b 	.word	0x0800541b
 80053f0:	0800541b 	.word	0x0800541b
 80053f4:	0800541b 	.word	0x0800541b
 80053f8:	08005413 	.word	0x08005413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053fc:	f7fd fe64 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 8005400:	61f8      	str	r0, [r7, #28]
        break;
 8005402:	e010      	b.n	8005426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005404:	4b8f      	ldr	r3, [pc, #572]	@ (8005644 <UART_SetConfig+0x56c>)
 8005406:	61fb      	str	r3, [r7, #28]
        break;
 8005408:	e00d      	b.n	8005426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800540a:	f7fd fdc5 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 800540e:	61f8      	str	r0, [r7, #28]
        break;
 8005410:	e009      	b.n	8005426 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005416:	61fb      	str	r3, [r7, #28]
        break;
 8005418:	e005      	b.n	8005426 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800541a:	2300      	movs	r3, #0
 800541c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005424:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80fb 	beq.w	8005624 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	4613      	mov	r3, r2
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	4413      	add	r3, r2
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	429a      	cmp	r2, r3
 800543c:	d305      	bcc.n	800544a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005444:	69fa      	ldr	r2, [r7, #28]
 8005446:	429a      	cmp	r2, r3
 8005448:	d903      	bls.n	8005452 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005450:	e0e8      	b.n	8005624 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	2200      	movs	r2, #0
 8005456:	461c      	mov	r4, r3
 8005458:	4615      	mov	r5, r2
 800545a:	f04f 0200 	mov.w	r2, #0
 800545e:	f04f 0300 	mov.w	r3, #0
 8005462:	022b      	lsls	r3, r5, #8
 8005464:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005468:	0222      	lsls	r2, r4, #8
 800546a:	68f9      	ldr	r1, [r7, #12]
 800546c:	6849      	ldr	r1, [r1, #4]
 800546e:	0849      	lsrs	r1, r1, #1
 8005470:	2000      	movs	r0, #0
 8005472:	4688      	mov	r8, r1
 8005474:	4681      	mov	r9, r0
 8005476:	eb12 0a08 	adds.w	sl, r2, r8
 800547a:	eb43 0b09 	adc.w	fp, r3, r9
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	603b      	str	r3, [r7, #0]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800548c:	4650      	mov	r0, sl
 800548e:	4659      	mov	r1, fp
 8005490:	f7fa fe9e 	bl	80001d0 <__aeabi_uldivmod>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4613      	mov	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a2:	d308      	bcc.n	80054b6 <UART_SetConfig+0x3de>
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054aa:	d204      	bcs.n	80054b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69ba      	ldr	r2, [r7, #24]
 80054b2:	60da      	str	r2, [r3, #12]
 80054b4:	e0b6      	b.n	8005624 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054bc:	e0b2      	b.n	8005624 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054c6:	d15e      	bne.n	8005586 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d828      	bhi.n	8005522 <UART_SetConfig+0x44a>
 80054d0:	a201      	add	r2, pc, #4	@ (adr r2, 80054d8 <UART_SetConfig+0x400>)
 80054d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d6:	bf00      	nop
 80054d8:	080054fd 	.word	0x080054fd
 80054dc:	08005505 	.word	0x08005505
 80054e0:	0800550d 	.word	0x0800550d
 80054e4:	08005523 	.word	0x08005523
 80054e8:	08005513 	.word	0x08005513
 80054ec:	08005523 	.word	0x08005523
 80054f0:	08005523 	.word	0x08005523
 80054f4:	08005523 	.word	0x08005523
 80054f8:	0800551b 	.word	0x0800551b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054fc:	f7fd fde4 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 8005500:	61f8      	str	r0, [r7, #28]
        break;
 8005502:	e014      	b.n	800552e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005504:	f7fd fdf6 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 8005508:	61f8      	str	r0, [r7, #28]
        break;
 800550a:	e010      	b.n	800552e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800550c:	4b4d      	ldr	r3, [pc, #308]	@ (8005644 <UART_SetConfig+0x56c>)
 800550e:	61fb      	str	r3, [r7, #28]
        break;
 8005510:	e00d      	b.n	800552e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005512:	f7fd fd41 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 8005516:	61f8      	str	r0, [r7, #28]
        break;
 8005518:	e009      	b.n	800552e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800551a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800551e:	61fb      	str	r3, [r7, #28]
        break;
 8005520:	e005      	b.n	800552e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800552c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d077      	beq.n	8005624 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	005a      	lsls	r2, r3, #1
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	085b      	lsrs	r3, r3, #1
 800553e:	441a      	add	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	fbb2 f3f3 	udiv	r3, r2, r3
 8005548:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b0f      	cmp	r3, #15
 800554e:	d916      	bls.n	800557e <UART_SetConfig+0x4a6>
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005556:	d212      	bcs.n	800557e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	b29b      	uxth	r3, r3
 800555c:	f023 030f 	bic.w	r3, r3, #15
 8005560:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	085b      	lsrs	r3, r3, #1
 8005566:	b29b      	uxth	r3, r3
 8005568:	f003 0307 	and.w	r3, r3, #7
 800556c:	b29a      	uxth	r2, r3
 800556e:	8afb      	ldrh	r3, [r7, #22]
 8005570:	4313      	orrs	r3, r2
 8005572:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	8afa      	ldrh	r2, [r7, #22]
 800557a:	60da      	str	r2, [r3, #12]
 800557c:	e052      	b.n	8005624 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005584:	e04e      	b.n	8005624 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005586:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800558a:	2b08      	cmp	r3, #8
 800558c:	d827      	bhi.n	80055de <UART_SetConfig+0x506>
 800558e:	a201      	add	r2, pc, #4	@ (adr r2, 8005594 <UART_SetConfig+0x4bc>)
 8005590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005594:	080055b9 	.word	0x080055b9
 8005598:	080055c1 	.word	0x080055c1
 800559c:	080055c9 	.word	0x080055c9
 80055a0:	080055df 	.word	0x080055df
 80055a4:	080055cf 	.word	0x080055cf
 80055a8:	080055df 	.word	0x080055df
 80055ac:	080055df 	.word	0x080055df
 80055b0:	080055df 	.word	0x080055df
 80055b4:	080055d7 	.word	0x080055d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055b8:	f7fd fd86 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 80055bc:	61f8      	str	r0, [r7, #28]
        break;
 80055be:	e014      	b.n	80055ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7fd fd98 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 80055c4:	61f8      	str	r0, [r7, #28]
        break;
 80055c6:	e010      	b.n	80055ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005644 <UART_SetConfig+0x56c>)
 80055ca:	61fb      	str	r3, [r7, #28]
        break;
 80055cc:	e00d      	b.n	80055ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ce:	f7fd fce3 	bl	8002f98 <HAL_RCC_GetSysClockFreq>
 80055d2:	61f8      	str	r0, [r7, #28]
        break;
 80055d4:	e009      	b.n	80055ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055da:	61fb      	str	r3, [r7, #28]
        break;
 80055dc:	e005      	b.n	80055ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055e8:	bf00      	nop
    }

    if (pclk != 0U)
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d019      	beq.n	8005624 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	085a      	lsrs	r2, r3, #1
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	441a      	add	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005602:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	2b0f      	cmp	r3, #15
 8005608:	d909      	bls.n	800561e <UART_SetConfig+0x546>
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005610:	d205      	bcs.n	800561e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	60da      	str	r2, [r3, #12]
 800561c:	e002      	b.n	8005624 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005630:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005634:	4618      	mov	r0, r3
 8005636:	3728      	adds	r7, #40	@ 0x28
 8005638:	46bd      	mov	sp, r7
 800563a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563e:	bf00      	nop
 8005640:	40008000 	.word	0x40008000
 8005644:	00f42400 	.word	0x00f42400

08005648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005654:	f003 0308 	and.w	r3, r3, #8
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00a      	beq.n	8005672 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00a      	beq.n	80056d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	430a      	orrs	r2, r1
 80056d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00a      	beq.n	80056fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	f003 0320 	and.w	r3, r3, #32
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01a      	beq.n	800575e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	430a      	orrs	r2, r1
 800573c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005742:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005746:	d10a      	bne.n	800575e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	605a      	str	r2, [r3, #4]
  }
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b098      	sub	sp, #96	@ 0x60
 8005790:	af02      	add	r7, sp, #8
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800579c:	f7fc fb74 	bl	8001e88 <HAL_GetTick>
 80057a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0308 	and.w	r3, r3, #8
 80057ac:	2b08      	cmp	r3, #8
 80057ae:	d12e      	bne.n	800580e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057b8:	2200      	movs	r2, #0
 80057ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f88c 	bl	80058dc <UART_WaitOnFlagUntilTimeout>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d021      	beq.n	800580e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d2:	e853 3f00 	ldrex	r3, [r3]
 80057d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057de:	653b      	str	r3, [r7, #80]	@ 0x50
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	461a      	mov	r2, r3
 80057e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e6      	bne.n	80057ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2220      	movs	r2, #32
 8005800:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e062      	b.n	80058d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0304 	and.w	r3, r3, #4
 8005818:	2b04      	cmp	r3, #4
 800581a:	d149      	bne.n	80058b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800581c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005824:	2200      	movs	r2, #0
 8005826:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f856 	bl	80058dc <UART_WaitOnFlagUntilTimeout>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d03c      	beq.n	80058b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	e853 3f00 	ldrex	r3, [r3]
 8005842:	623b      	str	r3, [r7, #32]
   return(result);
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800584a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	461a      	mov	r2, r3
 8005852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005854:	633b      	str	r3, [r7, #48]	@ 0x30
 8005856:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005858:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800585a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800585c:	e841 2300 	strex	r3, r2, [r1]
 8005860:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1e6      	bne.n	8005836 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3308      	adds	r3, #8
 800586e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	e853 3f00 	ldrex	r3, [r3]
 8005876:	60fb      	str	r3, [r7, #12]
   return(result);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 0301 	bic.w	r3, r3, #1
 800587e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	3308      	adds	r3, #8
 8005886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005888:	61fa      	str	r2, [r7, #28]
 800588a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	69b9      	ldr	r1, [r7, #24]
 800588e:	69fa      	ldr	r2, [r7, #28]
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	617b      	str	r3, [r7, #20]
   return(result);
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e5      	bne.n	8005868 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e011      	b.n	80058d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2220      	movs	r2, #32
 80058ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3758      	adds	r7, #88	@ 0x58
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b084      	sub	sp, #16
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	4613      	mov	r3, r2
 80058ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ec:	e04f      	b.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058f4:	d04b      	beq.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f6:	f7fc fac7 	bl	8001e88 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	429a      	cmp	r2, r3
 8005904:	d302      	bcc.n	800590c <UART_WaitOnFlagUntilTimeout+0x30>
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e04e      	b.n	80059ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0304 	and.w	r3, r3, #4
 800591a:	2b00      	cmp	r3, #0
 800591c:	d037      	beq.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	2b80      	cmp	r3, #128	@ 0x80
 8005922:	d034      	beq.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2b40      	cmp	r3, #64	@ 0x40
 8005928:	d031      	beq.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	f003 0308 	and.w	r3, r3, #8
 8005934:	2b08      	cmp	r3, #8
 8005936:	d110      	bne.n	800595a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2208      	movs	r2, #8
 800593e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 f8ff 	bl	8005b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2208      	movs	r2, #8
 800594a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e029      	b.n	80059ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005968:	d111      	bne.n	800598e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005972:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	f000 f8e5 	bl	8005b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2220      	movs	r2, #32
 800597e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e00f      	b.n	80059ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69da      	ldr	r2, [r3, #28]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4013      	ands	r3, r2
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	429a      	cmp	r2, r3
 800599c:	bf0c      	ite	eq
 800599e:	2301      	moveq	r3, #1
 80059a0:	2300      	movne	r3, #0
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	79fb      	ldrb	r3, [r7, #7]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d0a0      	beq.n	80058ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
	...

080059b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b097      	sub	sp, #92	@ 0x5c
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	4613      	mov	r3, r2
 80059c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	88fa      	ldrh	r2, [r7, #6]
 80059d0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	88fa      	ldrh	r2, [r7, #6]
 80059d8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ea:	d10e      	bne.n	8005a0a <UART_Start_Receive_IT+0x52>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d105      	bne.n	8005a00 <UART_Start_Receive_IT+0x48>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80059fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80059fe:	e02d      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	22ff      	movs	r2, #255	@ 0xff
 8005a04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a08:	e028      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10d      	bne.n	8005a2e <UART_Start_Receive_IT+0x76>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <UART_Start_Receive_IT+0x6c>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	22ff      	movs	r2, #255	@ 0xff
 8005a1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a22:	e01b      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	227f      	movs	r2, #127	@ 0x7f
 8005a28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a2c:	e016      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a36:	d10d      	bne.n	8005a54 <UART_Start_Receive_IT+0x9c>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d104      	bne.n	8005a4a <UART_Start_Receive_IT+0x92>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	227f      	movs	r2, #127	@ 0x7f
 8005a44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a48:	e008      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	223f      	movs	r2, #63	@ 0x3f
 8005a4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a52:	e003      	b.n	8005a5c <UART_Start_Receive_IT+0xa4>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2222      	movs	r2, #34	@ 0x22
 8005a68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3308      	adds	r3, #8
 8005a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a76:	e853 3f00 	ldrex	r3, [r3]
 8005a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7e:	f043 0301 	orr.w	r3, r3, #1
 8005a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3308      	adds	r3, #8
 8005a8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005a8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a94:	e841 2300 	strex	r3, r2, [r1]
 8005a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1e5      	bne.n	8005a6c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aa8:	d107      	bne.n	8005aba <UART_Start_Receive_IT+0x102>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d103      	bne.n	8005aba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	4a21      	ldr	r2, [pc, #132]	@ (8005b3c <UART_Start_Receive_IT+0x184>)
 8005ab6:	669a      	str	r2, [r3, #104]	@ 0x68
 8005ab8:	e002      	b.n	8005ac0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4a20      	ldr	r2, [pc, #128]	@ (8005b40 <UART_Start_Receive_IT+0x188>)
 8005abe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d019      	beq.n	8005afc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005aec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005aee:	e841 2300 	strex	r3, r2, [r1]
 8005af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1e6      	bne.n	8005ac8 <UART_Start_Receive_IT+0x110>
 8005afa:	e018      	b.n	8005b2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	613b      	str	r3, [r7, #16]
   return(result);
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	f043 0320 	orr.w	r3, r3, #32
 8005b10:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b1a:	623b      	str	r3, [r7, #32]
 8005b1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	69f9      	ldr	r1, [r7, #28]
 8005b20:	6a3a      	ldr	r2, [r7, #32]
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e6      	bne.n	8005afc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	375c      	adds	r7, #92	@ 0x5c
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	08005e49 	.word	0x08005e49
 8005b40:	08005c8d 	.word	0x08005c8d

08005b44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b095      	sub	sp, #84	@ 0x54
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e6      	bne.n	8005b4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3308      	adds	r3, #8
 8005b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6a3b      	ldr	r3, [r7, #32]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3308      	adds	r3, #8
 8005b9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e5      	bne.n	8005b7e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d118      	bne.n	8005bec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f023 0310 	bic.w	r3, r3, #16
 8005bce:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bd8:	61bb      	str	r3, [r7, #24]
 8005bda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	6979      	ldr	r1, [r7, #20]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	613b      	str	r3, [r7, #16]
   return(result);
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e6      	bne.n	8005bba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c00:	bf00      	nop
 8005c02:	3754      	adds	r7, #84	@ 0x54
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f7ff fa3e 	bl	80050ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c30:	bf00      	nop
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b088      	sub	sp, #32
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	e853 3f00 	ldrex	r3, [r3]
 8005c4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c54:	61fb      	str	r3, [r7, #28]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	61bb      	str	r3, [r7, #24]
 8005c60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c62:	6979      	ldr	r1, [r7, #20]
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	e841 2300 	strex	r3, r2, [r1]
 8005c6a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1e6      	bne.n	8005c40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2220      	movs	r2, #32
 8005c76:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7ff fa0a 	bl	8005098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c84:	bf00      	nop
 8005c86:	3720      	adds	r7, #32
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b09c      	sub	sp, #112	@ 0x70
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ca4:	2b22      	cmp	r3, #34	@ 0x22
 8005ca6:	f040 80be 	bne.w	8005e26 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005cb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005cb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005cb8:	b2d9      	uxtb	r1, r3
 8005cba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc4:	400a      	ands	r2, r1
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f040 80a3 	bne.w	8005e3a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cfc:	e853 3f00 	ldrex	r3, [r3]
 8005d00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d1a:	e841 2300 	strex	r3, r2, [r1]
 8005d1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1e6      	bne.n	8005cf4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d38:	f023 0301 	bic.w	r3, r3, #1
 8005d3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3308      	adds	r3, #8
 8005d44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005d46:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e5      	bne.n	8005d26 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a34      	ldr	r2, [pc, #208]	@ (8005e44 <UART_RxISR_8BIT+0x1b8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d01f      	beq.n	8005db8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d018      	beq.n	8005db8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8e:	e853 3f00 	ldrex	r3, [r3]
 8005d92:	623b      	str	r3, [r7, #32]
   return(result);
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	461a      	mov	r2, r3
 8005da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005da6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e6      	bne.n	8005d86 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d12e      	bne.n	8005e1e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0310 	bic.w	r3, r3, #16
 8005dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	461a      	mov	r2, r3
 8005de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005de4:	61fb      	str	r3, [r7, #28]
 8005de6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	69b9      	ldr	r1, [r7, #24]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	617b      	str	r3, [r7, #20]
   return(result);
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e6      	bne.n	8005dc6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	69db      	ldr	r3, [r3, #28]
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	2b10      	cmp	r3, #16
 8005e04:	d103      	bne.n	8005e0e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2210      	movs	r2, #16
 8005e0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e14:	4619      	mov	r1, r3
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7ff f952 	bl	80050c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e1c:	e00d      	b.n	8005e3a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f7fa fcc0 	bl	80007a4 <HAL_UART_RxCpltCallback>
}
 8005e24:	e009      	b.n	8005e3a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	8b1b      	ldrh	r3, [r3, #24]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0208 	orr.w	r2, r2, #8
 8005e36:	b292      	uxth	r2, r2
 8005e38:	831a      	strh	r2, [r3, #24]
}
 8005e3a:	bf00      	nop
 8005e3c:	3770      	adds	r7, #112	@ 0x70
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	40008000 	.word	0x40008000

08005e48 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b09c      	sub	sp, #112	@ 0x70
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e56:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e60:	2b22      	cmp	r3, #34	@ 0x22
 8005e62:	f040 80be 	bne.w	8005fe2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e6c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e74:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e76:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005e7a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005e7e:	4013      	ands	r3, r2
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e84:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e8a:	1c9a      	adds	r2, r3, #2
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f040 80a3 	bne.w	8005ff6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eb8:	e853 3f00 	ldrex	r3, [r3]
 8005ebc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005ebe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ec0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ec4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ed0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ed4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ed6:	e841 2300 	strex	r3, r2, [r1]
 8005eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1e6      	bne.n	8005eb0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3308      	adds	r3, #8
 8005ee8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eec:	e853 3f00 	ldrex	r3, [r3]
 8005ef0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	f023 0301 	bic.w	r3, r3, #1
 8005ef8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	3308      	adds	r3, #8
 8005f00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005f02:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f0a:	e841 2300 	strex	r3, r2, [r1]
 8005f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1e5      	bne.n	8005ee2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a34      	ldr	r2, [pc, #208]	@ (8006000 <UART_RxISR_16BIT+0x1b8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d01f      	beq.n	8005f74 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d018      	beq.n	8005f74 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f62:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e6      	bne.n	8005f42 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d12e      	bne.n	8005fda <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	e853 3f00 	ldrex	r3, [r3]
 8005f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	f023 0310 	bic.w	r3, r3, #16
 8005f96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fa0:	61bb      	str	r3, [r7, #24]
 8005fa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa4:	6979      	ldr	r1, [r7, #20]
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	e841 2300 	strex	r3, r2, [r1]
 8005fac:	613b      	str	r3, [r7, #16]
   return(result);
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1e6      	bne.n	8005f82 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	f003 0310 	and.w	r3, r3, #16
 8005fbe:	2b10      	cmp	r3, #16
 8005fc0:	d103      	bne.n	8005fca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2210      	movs	r2, #16
 8005fc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7ff f874 	bl	80050c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005fd8:	e00d      	b.n	8005ff6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fa fbe2 	bl	80007a4 <HAL_UART_RxCpltCallback>
}
 8005fe0:	e009      	b.n	8005ff6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	8b1b      	ldrh	r3, [r3, #24]
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0208 	orr.w	r2, r2, #8
 8005ff2:	b292      	uxth	r2, r2
 8005ff4:	831a      	strh	r2, [r3, #24]
}
 8005ff6:	bf00      	nop
 8005ff8:	3770      	adds	r7, #112	@ 0x70
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	40008000 	.word	0x40008000

08006004 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <__NVIC_SetPriority>:
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	4603      	mov	r3, r0
 8006020:	6039      	str	r1, [r7, #0]
 8006022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006028:	2b00      	cmp	r3, #0
 800602a:	db0a      	blt.n	8006042 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	b2da      	uxtb	r2, r3
 8006030:	490c      	ldr	r1, [pc, #48]	@ (8006064 <__NVIC_SetPriority+0x4c>)
 8006032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006036:	0112      	lsls	r2, r2, #4
 8006038:	b2d2      	uxtb	r2, r2
 800603a:	440b      	add	r3, r1
 800603c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006040:	e00a      	b.n	8006058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	b2da      	uxtb	r2, r3
 8006046:	4908      	ldr	r1, [pc, #32]	@ (8006068 <__NVIC_SetPriority+0x50>)
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	f003 030f 	and.w	r3, r3, #15
 800604e:	3b04      	subs	r3, #4
 8006050:	0112      	lsls	r2, r2, #4
 8006052:	b2d2      	uxtb	r2, r2
 8006054:	440b      	add	r3, r1
 8006056:	761a      	strb	r2, [r3, #24]
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr
 8006064:	e000e100 	.word	0xe000e100
 8006068:	e000ed00 	.word	0xe000ed00

0800606c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800606c:	b580      	push	{r7, lr}
 800606e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006070:	4b05      	ldr	r3, [pc, #20]	@ (8006088 <SysTick_Handler+0x1c>)
 8006072:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006074:	f002 f880 	bl	8008178 <xTaskGetSchedulerState>
 8006078:	4603      	mov	r3, r0
 800607a:	2b01      	cmp	r3, #1
 800607c:	d001      	beq.n	8006082 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800607e:	f002 ff7b 	bl	8008f78 <xPortSysTickHandler>
  }
}
 8006082:	bf00      	nop
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	e000e010 	.word	0xe000e010

0800608c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006090:	2100      	movs	r1, #0
 8006092:	f06f 0004 	mvn.w	r0, #4
 8006096:	f7ff ffbf 	bl	8006018 <__NVIC_SetPriority>
#endif
}
 800609a:	bf00      	nop
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060a6:	f3ef 8305 	mrs	r3, IPSR
 80060aa:	603b      	str	r3, [r7, #0]
  return(result);
 80060ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80060b2:	f06f 0305 	mvn.w	r3, #5
 80060b6:	607b      	str	r3, [r7, #4]
 80060b8:	e00c      	b.n	80060d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80060ba:	4b0a      	ldr	r3, [pc, #40]	@ (80060e4 <osKernelInitialize+0x44>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d105      	bne.n	80060ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80060c2:	4b08      	ldr	r3, [pc, #32]	@ (80060e4 <osKernelInitialize+0x44>)
 80060c4:	2201      	movs	r2, #1
 80060c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	607b      	str	r3, [r7, #4]
 80060cc:	e002      	b.n	80060d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80060ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80060d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060d4:	687b      	ldr	r3, [r7, #4]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	20000208 	.word	0x20000208

080060e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060ee:	f3ef 8305 	mrs	r3, IPSR
 80060f2:	603b      	str	r3, [r7, #0]
  return(result);
 80060f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <osKernelStart+0x1a>
    stat = osErrorISR;
 80060fa:	f06f 0305 	mvn.w	r3, #5
 80060fe:	607b      	str	r3, [r7, #4]
 8006100:	e010      	b.n	8006124 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006102:	4b0b      	ldr	r3, [pc, #44]	@ (8006130 <osKernelStart+0x48>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d109      	bne.n	800611e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800610a:	f7ff ffbf 	bl	800608c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800610e:	4b08      	ldr	r3, [pc, #32]	@ (8006130 <osKernelStart+0x48>)
 8006110:	2202      	movs	r2, #2
 8006112:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006114:	f001 fbbc 	bl	8007890 <vTaskStartScheduler>
      stat = osOK;
 8006118:	2300      	movs	r3, #0
 800611a:	607b      	str	r3, [r7, #4]
 800611c:	e002      	b.n	8006124 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800611e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006122:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006124:	687b      	ldr	r3, [r7, #4]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3708      	adds	r7, #8
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	20000208 	.word	0x20000208

08006134 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006134:	b580      	push	{r7, lr}
 8006136:	b08e      	sub	sp, #56	@ 0x38
 8006138:	af04      	add	r7, sp, #16
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006140:	2300      	movs	r3, #0
 8006142:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006144:	f3ef 8305 	mrs	r3, IPSR
 8006148:	617b      	str	r3, [r7, #20]
  return(result);
 800614a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800614c:	2b00      	cmp	r3, #0
 800614e:	d17e      	bne.n	800624e <osThreadNew+0x11a>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d07b      	beq.n	800624e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006156:	2380      	movs	r3, #128	@ 0x80
 8006158:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800615a:	2318      	movs	r3, #24
 800615c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800615e:	2300      	movs	r3, #0
 8006160:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006162:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006166:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d045      	beq.n	80061fa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d002      	beq.n	800617c <osThreadNew+0x48>
        name = attr->name;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <osThreadNew+0x6e>
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	2b38      	cmp	r3, #56	@ 0x38
 8006194:	d805      	bhi.n	80061a2 <osThreadNew+0x6e>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <osThreadNew+0x72>
        return (NULL);
 80061a2:	2300      	movs	r3, #0
 80061a4:	e054      	b.n	8006250 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	089b      	lsrs	r3, r3, #2
 80061b4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00e      	beq.n	80061dc <osThreadNew+0xa8>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	2ba7      	cmp	r3, #167	@ 0xa7
 80061c4:	d90a      	bls.n	80061dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d006      	beq.n	80061dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <osThreadNew+0xa8>
        mem = 1;
 80061d6:	2301      	movs	r3, #1
 80061d8:	61bb      	str	r3, [r7, #24]
 80061da:	e010      	b.n	80061fe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10c      	bne.n	80061fe <osThreadNew+0xca>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d108      	bne.n	80061fe <osThreadNew+0xca>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d104      	bne.n	80061fe <osThreadNew+0xca>
          mem = 0;
 80061f4:	2300      	movs	r3, #0
 80061f6:	61bb      	str	r3, [r7, #24]
 80061f8:	e001      	b.n	80061fe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80061fa:	2300      	movs	r3, #0
 80061fc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d110      	bne.n	8006226 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800620c:	9202      	str	r2, [sp, #8]
 800620e:	9301      	str	r3, [sp, #4]
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	9300      	str	r3, [sp, #0]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	6a3a      	ldr	r2, [r7, #32]
 8006218:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f001 f944 	bl	80074a8 <xTaskCreateStatic>
 8006220:	4603      	mov	r3, r0
 8006222:	613b      	str	r3, [r7, #16]
 8006224:	e013      	b.n	800624e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d110      	bne.n	800624e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800622c:	6a3b      	ldr	r3, [r7, #32]
 800622e:	b29a      	uxth	r2, r3
 8006230:	f107 0310 	add.w	r3, r7, #16
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f001 f992 	bl	8007568 <xTaskCreate>
 8006244:	4603      	mov	r3, r0
 8006246:	2b01      	cmp	r3, #1
 8006248:	d001      	beq.n	800624e <osThreadNew+0x11a>
            hTask = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800624e:	693b      	ldr	r3, [r7, #16]
}
 8006250:	4618      	mov	r0, r3
 8006252:	3728      	adds	r7, #40	@ 0x28
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006260:	f3ef 8305 	mrs	r3, IPSR
 8006264:	60bb      	str	r3, [r7, #8]
  return(result);
 8006266:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <osDelay+0x1c>
    stat = osErrorISR;
 800626c:	f06f 0305 	mvn.w	r3, #5
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	e007      	b.n	8006284 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006274:	2300      	movs	r3, #0
 8006276:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <osDelay+0x2c>
      vTaskDelay(ticks);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f001 fad0 	bl	8007824 <vTaskDelay>
    }
  }

  return (stat);
 8006284:	68fb      	ldr	r3, [r7, #12]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800628e:	b580      	push	{r7, lr}
 8006290:	b088      	sub	sp, #32
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800629a:	f3ef 8305 	mrs	r3, IPSR
 800629e:	60bb      	str	r3, [r7, #8]
  return(result);
 80062a0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d174      	bne.n	8006390 <osMutexNew+0x102>
    if (attr != NULL) {
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	e001      	b.n	80062b8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80062b4:	2300      	movs	r3, #0
 80062b6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d002      	beq.n	80062c8 <osMutexNew+0x3a>
      rmtx = 1U;
 80062c2:	2301      	movs	r3, #1
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	e001      	b.n	80062cc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80062c8:	2300      	movs	r3, #0
 80062ca:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	f003 0308 	and.w	r3, r3, #8
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d15c      	bne.n	8006390 <osMutexNew+0x102>
      mem = -1;
 80062d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062da:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d015      	beq.n	800630e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d006      	beq.n	80062f8 <osMutexNew+0x6a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	2b4f      	cmp	r3, #79	@ 0x4f
 80062f0:	d902      	bls.n	80062f8 <osMutexNew+0x6a>
          mem = 1;
 80062f2:	2301      	movs	r3, #1
 80062f4:	613b      	str	r3, [r7, #16]
 80062f6:	e00c      	b.n	8006312 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d108      	bne.n	8006312 <osMutexNew+0x84>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d104      	bne.n	8006312 <osMutexNew+0x84>
            mem = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	e001      	b.n	8006312 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800630e:	2300      	movs	r3, #0
 8006310:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d112      	bne.n	800633e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d007      	beq.n	800632e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	4619      	mov	r1, r3
 8006324:	2004      	movs	r0, #4
 8006326:	f000 fb20 	bl	800696a <xQueueCreateMutexStatic>
 800632a:	61f8      	str	r0, [r7, #28]
 800632c:	e016      	b.n	800635c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	4619      	mov	r1, r3
 8006334:	2001      	movs	r0, #1
 8006336:	f000 fb18 	bl	800696a <xQueueCreateMutexStatic>
 800633a:	61f8      	str	r0, [r7, #28]
 800633c:	e00e      	b.n	800635c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10b      	bne.n	800635c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d004      	beq.n	8006354 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800634a:	2004      	movs	r0, #4
 800634c:	f000 faf5 	bl	800693a <xQueueCreateMutex>
 8006350:	61f8      	str	r0, [r7, #28]
 8006352:	e003      	b.n	800635c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006354:	2001      	movs	r0, #1
 8006356:	f000 faf0 	bl	800693a <xQueueCreateMutex>
 800635a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00c      	beq.n	800637c <osMutexNew+0xee>
        if (attr != NULL) {
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <osMutexNew+0xe2>
          name = attr->name;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	60fb      	str	r3, [r7, #12]
 800636e:	e001      	b.n	8006374 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006370:	2300      	movs	r3, #0
 8006372:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006374:	68f9      	ldr	r1, [r7, #12]
 8006376:	69f8      	ldr	r0, [r7, #28]
 8006378:	f001 f838 	bl	80073ec <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d006      	beq.n	8006390 <osMutexNew+0x102>
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d003      	beq.n	8006390 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	f043 0301 	orr.w	r3, r3, #1
 800638e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006390:	69fb      	ldr	r3, [r7, #28]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3720      	adds	r7, #32
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800639a:	b580      	push	{r7, lr}
 800639c:	b086      	sub	sp, #24
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f023 0301 	bic.w	r3, r3, #1
 80063aa:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063b8:	f3ef 8305 	mrs	r3, IPSR
 80063bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80063be:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <osMutexAcquire+0x32>
    stat = osErrorISR;
 80063c4:	f06f 0305 	mvn.w	r3, #5
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	e02c      	b.n	8006426 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d103      	bne.n	80063da <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80063d2:	f06f 0303 	mvn.w	r3, #3
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	e025      	b.n	8006426 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d011      	beq.n	8006404 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80063e0:	6839      	ldr	r1, [r7, #0]
 80063e2:	6938      	ldr	r0, [r7, #16]
 80063e4:	f000 fb11 	bl	8006a0a <xQueueTakeMutexRecursive>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d01b      	beq.n	8006426 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d003      	beq.n	80063fc <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80063f4:	f06f 0301 	mvn.w	r3, #1
 80063f8:	617b      	str	r3, [r7, #20]
 80063fa:	e014      	b.n	8006426 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80063fc:	f06f 0302 	mvn.w	r3, #2
 8006400:	617b      	str	r3, [r7, #20]
 8006402:	e010      	b.n	8006426 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006404:	6839      	ldr	r1, [r7, #0]
 8006406:	6938      	ldr	r0, [r7, #16]
 8006408:	f000 fdb8 	bl	8006f7c <xQueueSemaphoreTake>
 800640c:	4603      	mov	r3, r0
 800640e:	2b01      	cmp	r3, #1
 8006410:	d009      	beq.n	8006426 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d003      	beq.n	8006420 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006418:	f06f 0301 	mvn.w	r3, #1
 800641c:	617b      	str	r3, [r7, #20]
 800641e:	e002      	b.n	8006426 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006420:	f06f 0302 	mvn.w	r3, #2
 8006424:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006426:	697b      	ldr	r3, [r7, #20]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3718      	adds	r7, #24
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f023 0301 	bic.w	r3, r3, #1
 800643e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f003 0301 	and.w	r3, r3, #1
 8006446:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006448:	2300      	movs	r3, #0
 800644a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800644c:	f3ef 8305 	mrs	r3, IPSR
 8006450:	60bb      	str	r3, [r7, #8]
  return(result);
 8006452:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006454:	2b00      	cmp	r3, #0
 8006456:	d003      	beq.n	8006460 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006458:	f06f 0305 	mvn.w	r3, #5
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	e01f      	b.n	80064a0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006466:	f06f 0303 	mvn.w	r3, #3
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	e018      	b.n	80064a0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d009      	beq.n	8006488 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006474:	6938      	ldr	r0, [r7, #16]
 8006476:	f000 fa93 	bl	80069a0 <xQueueGiveMutexRecursive>
 800647a:	4603      	mov	r3, r0
 800647c:	2b01      	cmp	r3, #1
 800647e:	d00f      	beq.n	80064a0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006480:	f06f 0302 	mvn.w	r3, #2
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	e00b      	b.n	80064a0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006488:	2300      	movs	r3, #0
 800648a:	2200      	movs	r2, #0
 800648c:	2100      	movs	r1, #0
 800648e:	6938      	ldr	r0, [r7, #16]
 8006490:	f000 faf2 	bl	8006a78 <xQueueGenericSend>
 8006494:	4603      	mov	r3, r0
 8006496:	2b01      	cmp	r3, #1
 8006498:	d002      	beq.n	80064a0 <osMutexRelease+0x70>
        stat = osErrorResource;
 800649a:	f06f 0302 	mvn.w	r3, #2
 800649e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80064a0:	697b      	ldr	r3, [r7, #20]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3718      	adds	r7, #24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	4a07      	ldr	r2, [pc, #28]	@ (80064d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80064bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	4a06      	ldr	r2, [pc, #24]	@ (80064dc <vApplicationGetIdleTaskMemory+0x30>)
 80064c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2280      	movs	r2, #128	@ 0x80
 80064c8:	601a      	str	r2, [r3, #0]
}
 80064ca:	bf00      	nop
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	2000020c 	.word	0x2000020c
 80064dc:	200002b4 	.word	0x200002b4

080064e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	4a07      	ldr	r2, [pc, #28]	@ (800650c <vApplicationGetTimerTaskMemory+0x2c>)
 80064f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	4a06      	ldr	r2, [pc, #24]	@ (8006510 <vApplicationGetTimerTaskMemory+0x30>)
 80064f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064fe:	601a      	str	r2, [r3, #0]
}
 8006500:	bf00      	nop
 8006502:	3714      	adds	r7, #20
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	200004b4 	.word	0x200004b4
 8006510:	2000055c 	.word	0x2000055c

08006514 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f103 0208 	add.w	r2, r3, #8
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800652c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f103 0208 	add.w	r2, r3, #8
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f103 0208 	add.w	r2, r3, #8
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800656e:	b480      	push	{r7}
 8006570:	b085      	sub	sp, #20
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	689a      	ldr	r2, [r3, #8]
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	601a      	str	r2, [r3, #0]
}
 80065aa:	bf00      	nop
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065cc:	d103      	bne.n	80065d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	e00c      	b.n	80065f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	3308      	adds	r3, #8
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	e002      	b.n	80065e4 <vListInsert+0x2e>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68ba      	ldr	r2, [r7, #8]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d2f6      	bcs.n	80065de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	685a      	ldr	r2, [r3, #4]
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	601a      	str	r2, [r3, #0]
}
 800661c:	bf00      	nop
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	6892      	ldr	r2, [r2, #8]
 800663e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6852      	ldr	r2, [r2, #4]
 8006648:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	429a      	cmp	r2, r3
 8006652:	d103      	bne.n	800665c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689a      	ldr	r2, [r3, #8]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	1e5a      	subs	r2, r3, #1
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3714      	adds	r7, #20
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
 80066a6:	e7fd      	b.n	80066a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80066a8:	f002 fbd6 	bl	8008e58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b4:	68f9      	ldr	r1, [r7, #12]
 80066b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066b8:	fb01 f303 	mul.w	r3, r1, r3
 80066bc:	441a      	add	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d8:	3b01      	subs	r3, #1
 80066da:	68f9      	ldr	r1, [r7, #12]
 80066dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066de:	fb01 f303 	mul.w	r3, r1, r3
 80066e2:	441a      	add	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	22ff      	movs	r2, #255	@ 0xff
 80066ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	22ff      	movs	r2, #255	@ 0xff
 80066f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d114      	bne.n	8006728 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d01a      	beq.n	800673c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	3310      	adds	r3, #16
 800670a:	4618      	mov	r0, r3
 800670c:	f001 fb5e 	bl	8007dcc <xTaskRemoveFromEventList>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d012      	beq.n	800673c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006716:	4b0d      	ldr	r3, [pc, #52]	@ (800674c <xQueueGenericReset+0xd0>)
 8006718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	e009      	b.n	800673c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3310      	adds	r3, #16
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff fef1 	bl	8006514 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3324      	adds	r3, #36	@ 0x24
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff feec 	bl	8006514 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800673c:	f002 fbbe 	bl	8008ebc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006740:	2301      	movs	r3, #1
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	e000ed04 	.word	0xe000ed04

08006750 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006750:	b580      	push	{r7, lr}
 8006752:	b08e      	sub	sp, #56	@ 0x38
 8006754:	af02      	add	r7, sp, #8
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006776:	bf00      	nop
 8006778:	bf00      	nop
 800677a:	e7fd      	b.n	8006778 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10b      	bne.n	800679a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	e7fd      	b.n	8006796 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d002      	beq.n	80067a6 <xQueueGenericCreateStatic+0x56>
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <xQueueGenericCreateStatic+0x5a>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e000      	b.n	80067ac <xQueueGenericCreateStatic+0x5c>
 80067aa:	2300      	movs	r3, #0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10b      	bne.n	80067c8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	623b      	str	r3, [r7, #32]
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d102      	bne.n	80067d4 <xQueueGenericCreateStatic+0x84>
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <xQueueGenericCreateStatic+0x88>
 80067d4:	2301      	movs	r3, #1
 80067d6:	e000      	b.n	80067da <xQueueGenericCreateStatic+0x8a>
 80067d8:	2300      	movs	r3, #0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10b      	bne.n	80067f6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80067de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e2:	f383 8811 	msr	BASEPRI, r3
 80067e6:	f3bf 8f6f 	isb	sy
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	61fb      	str	r3, [r7, #28]
}
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
 80067f4:	e7fd      	b.n	80067f2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80067f6:	2350      	movs	r3, #80	@ 0x50
 80067f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	2b50      	cmp	r3, #80	@ 0x50
 80067fe:	d00b      	beq.n	8006818 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	61bb      	str	r3, [r7, #24]
}
 8006812:	bf00      	nop
 8006814:	bf00      	nop
 8006816:	e7fd      	b.n	8006814 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006818:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800681e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00d      	beq.n	8006840 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006826:	2201      	movs	r2, #1
 8006828:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800682c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	68b9      	ldr	r1, [r7, #8]
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 f840 	bl	80068c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006842:	4618      	mov	r0, r3
 8006844:	3730      	adds	r7, #48	@ 0x30
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800684a:	b580      	push	{r7, lr}
 800684c:	b08a      	sub	sp, #40	@ 0x28
 800684e:	af02      	add	r7, sp, #8
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	4613      	mov	r3, r2
 8006856:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10b      	bne.n	8006876 <xQueueGenericCreate+0x2c>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	613b      	str	r3, [r7, #16]
}
 8006870:	bf00      	nop
 8006872:	bf00      	nop
 8006874:	e7fd      	b.n	8006872 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	68ba      	ldr	r2, [r7, #8]
 800687a:	fb02 f303 	mul.w	r3, r2, r3
 800687e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006880:	69fb      	ldr	r3, [r7, #28]
 8006882:	3350      	adds	r3, #80	@ 0x50
 8006884:	4618      	mov	r0, r3
 8006886:	f002 fc09 	bl	800909c <pvPortMalloc>
 800688a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d011      	beq.n	80068b6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	3350      	adds	r3, #80	@ 0x50
 800689a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068a4:	79fa      	ldrb	r2, [r7, #7]
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	4613      	mov	r3, r2
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f000 f805 	bl	80068c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068b6:	69bb      	ldr	r3, [r7, #24]
	}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3720      	adds	r7, #32
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
 80068cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d103      	bne.n	80068dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	601a      	str	r2, [r3, #0]
 80068da:	e002      	b.n	80068e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80068ee:	2101      	movs	r1, #1
 80068f0:	69b8      	ldr	r0, [r7, #24]
 80068f2:	f7ff fec3 	bl	800667c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	78fa      	ldrb	r2, [r7, #3]
 80068fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80068fe:	bf00      	nop
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006906:	b580      	push	{r7, lr}
 8006908:	b082      	sub	sp, #8
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00e      	beq.n	8006932 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006926:	2300      	movs	r3, #0
 8006928:	2200      	movs	r2, #0
 800692a:	2100      	movs	r1, #0
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f8a3 	bl	8006a78 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006932:	bf00      	nop
 8006934:	3708      	adds	r7, #8
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800693a:	b580      	push	{r7, lr}
 800693c:	b086      	sub	sp, #24
 800693e:	af00      	add	r7, sp, #0
 8006940:	4603      	mov	r3, r0
 8006942:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006944:	2301      	movs	r3, #1
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	2300      	movs	r3, #0
 800694a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800694c:	79fb      	ldrb	r3, [r7, #7]
 800694e:	461a      	mov	r2, r3
 8006950:	6939      	ldr	r1, [r7, #16]
 8006952:	6978      	ldr	r0, [r7, #20]
 8006954:	f7ff ff79 	bl	800684a <xQueueGenericCreate>
 8006958:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f7ff ffd3 	bl	8006906 <prvInitialiseMutex>

		return xNewQueue;
 8006960:	68fb      	ldr	r3, [r7, #12]
	}
 8006962:	4618      	mov	r0, r3
 8006964:	3718      	adds	r7, #24
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800696a:	b580      	push	{r7, lr}
 800696c:	b088      	sub	sp, #32
 800696e:	af02      	add	r7, sp, #8
 8006970:	4603      	mov	r3, r0
 8006972:	6039      	str	r1, [r7, #0]
 8006974:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006976:	2301      	movs	r3, #1
 8006978:	617b      	str	r3, [r7, #20]
 800697a:	2300      	movs	r3, #0
 800697c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800697e:	79fb      	ldrb	r3, [r7, #7]
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	2200      	movs	r2, #0
 8006986:	6939      	ldr	r1, [r7, #16]
 8006988:	6978      	ldr	r0, [r7, #20]
 800698a:	f7ff fee1 	bl	8006750 <xQueueGenericCreateStatic>
 800698e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7ff ffb8 	bl	8006906 <prvInitialiseMutex>

		return xNewQueue;
 8006996:	68fb      	ldr	r3, [r7, #12]
	}
 8006998:	4618      	mov	r0, r3
 800699a:	3718      	adds	r7, #24
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80069a0:	b590      	push	{r4, r7, lr}
 80069a2:	b087      	sub	sp, #28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10b      	bne.n	80069ca <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	60fb      	str	r3, [r7, #12]
}
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop
 80069c8:	e7fd      	b.n	80069c6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	689c      	ldr	r4, [r3, #8]
 80069ce:	f001 fbc3 	bl	8008158 <xTaskGetCurrentTaskHandle>
 80069d2:	4603      	mov	r3, r0
 80069d4:	429c      	cmp	r4, r3
 80069d6:	d111      	bne.n	80069fc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	1e5a      	subs	r2, r3, #1
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d105      	bne.n	80069f6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80069ea:	2300      	movs	r3, #0
 80069ec:	2200      	movs	r2, #0
 80069ee:	2100      	movs	r1, #0
 80069f0:	6938      	ldr	r0, [r7, #16]
 80069f2:	f000 f841 	bl	8006a78 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80069f6:	2301      	movs	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	e001      	b.n	8006a00 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80069fc:	2300      	movs	r3, #0
 80069fe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006a00:	697b      	ldr	r3, [r7, #20]
	}
 8006a02:	4618      	mov	r0, r3
 8006a04:	371c      	adds	r7, #28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd90      	pop	{r4, r7, pc}

08006a0a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006a0a:	b590      	push	{r4, r7, lr}
 8006a0c:	b087      	sub	sp, #28
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10b      	bne.n	8006a36 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	60fb      	str	r3, [r7, #12]
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	e7fd      	b.n	8006a32 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	689c      	ldr	r4, [r3, #8]
 8006a3a:	f001 fb8d 	bl	8008158 <xTaskGetCurrentTaskHandle>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	429c      	cmp	r4, r3
 8006a42:	d107      	bne.n	8006a54 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	1c5a      	adds	r2, r3, #1
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	617b      	str	r3, [r7, #20]
 8006a52:	e00c      	b.n	8006a6e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	6938      	ldr	r0, [r7, #16]
 8006a58:	f000 fa90 	bl	8006f7c <xQueueSemaphoreTake>
 8006a5c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d004      	beq.n	8006a6e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006a6e:	697b      	ldr	r3, [r7, #20]
	}
 8006a70:	4618      	mov	r0, r3
 8006a72:	371c      	adds	r7, #28
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd90      	pop	{r4, r7, pc}

08006a78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08e      	sub	sp, #56	@ 0x38
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a86:	2300      	movs	r3, #0
 8006a88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d10b      	bne.n	8006aac <xQueueGenericSend+0x34>
	__asm volatile
 8006a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a98:	f383 8811 	msr	BASEPRI, r3
 8006a9c:	f3bf 8f6f 	isb	sy
 8006aa0:	f3bf 8f4f 	dsb	sy
 8006aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006aa6:	bf00      	nop
 8006aa8:	bf00      	nop
 8006aaa:	e7fd      	b.n	8006aa8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d103      	bne.n	8006aba <xQueueGenericSend+0x42>
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <xQueueGenericSend+0x46>
 8006aba:	2301      	movs	r3, #1
 8006abc:	e000      	b.n	8006ac0 <xQueueGenericSend+0x48>
 8006abe:	2300      	movs	r3, #0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10b      	bne.n	8006adc <xQueueGenericSend+0x64>
	__asm volatile
 8006ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac8:	f383 8811 	msr	BASEPRI, r3
 8006acc:	f3bf 8f6f 	isb	sy
 8006ad0:	f3bf 8f4f 	dsb	sy
 8006ad4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ad6:	bf00      	nop
 8006ad8:	bf00      	nop
 8006ada:	e7fd      	b.n	8006ad8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d103      	bne.n	8006aea <xQueueGenericSend+0x72>
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d101      	bne.n	8006aee <xQueueGenericSend+0x76>
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <xQueueGenericSend+0x78>
 8006aee:	2300      	movs	r3, #0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10b      	bne.n	8006b0c <xQueueGenericSend+0x94>
	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	623b      	str	r3, [r7, #32]
}
 8006b06:	bf00      	nop
 8006b08:	bf00      	nop
 8006b0a:	e7fd      	b.n	8006b08 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b0c:	f001 fb34 	bl	8008178 <xTaskGetSchedulerState>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d102      	bne.n	8006b1c <xQueueGenericSend+0xa4>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <xQueueGenericSend+0xa8>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e000      	b.n	8006b22 <xQueueGenericSend+0xaa>
 8006b20:	2300      	movs	r3, #0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10b      	bne.n	8006b3e <xQueueGenericSend+0xc6>
	__asm volatile
 8006b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2a:	f383 8811 	msr	BASEPRI, r3
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	61fb      	str	r3, [r7, #28]
}
 8006b38:	bf00      	nop
 8006b3a:	bf00      	nop
 8006b3c:	e7fd      	b.n	8006b3a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b3e:	f002 f98b 	bl	8008e58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d302      	bcc.n	8006b54 <xQueueGenericSend+0xdc>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d129      	bne.n	8006ba8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	68b9      	ldr	r1, [r7, #8]
 8006b58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b5a:	f000 fb37 	bl	80071cc <prvCopyDataToQueue>
 8006b5e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d010      	beq.n	8006b8a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6a:	3324      	adds	r3, #36	@ 0x24
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f001 f92d 	bl	8007dcc <xTaskRemoveFromEventList>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d013      	beq.n	8006ba0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b78:	4b3f      	ldr	r3, [pc, #252]	@ (8006c78 <xQueueGenericSend+0x200>)
 8006b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	e00a      	b.n	8006ba0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d007      	beq.n	8006ba0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b90:	4b39      	ldr	r3, [pc, #228]	@ (8006c78 <xQueueGenericSend+0x200>)
 8006b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b96:	601a      	str	r2, [r3, #0]
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ba0:	f002 f98c 	bl	8008ebc <vPortExitCritical>
				return pdPASS;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e063      	b.n	8006c70 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d103      	bne.n	8006bb6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bae:	f002 f985 	bl	8008ebc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	e05c      	b.n	8006c70 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bbc:	f107 0314 	add.w	r3, r7, #20
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f001 f967 	bl	8007e94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bca:	f002 f977 	bl	8008ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bce:	f000 fecf 	bl	8007970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bd2:	f002 f941 	bl	8008e58 <vPortEnterCritical>
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bdc:	b25b      	sxtb	r3, r3
 8006bde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006be2:	d103      	bne.n	8006bec <xQueueGenericSend+0x174>
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bf2:	b25b      	sxtb	r3, r3
 8006bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bf8:	d103      	bne.n	8006c02 <xQueueGenericSend+0x18a>
 8006bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c02:	f002 f95b 	bl	8008ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c06:	1d3a      	adds	r2, r7, #4
 8006c08:	f107 0314 	add.w	r3, r7, #20
 8006c0c:	4611      	mov	r1, r2
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 f956 	bl	8007ec0 <xTaskCheckForTimeOut>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d124      	bne.n	8006c64 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c1a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c1c:	f000 fbce 	bl	80073bc <prvIsQueueFull>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d018      	beq.n	8006c58 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	3310      	adds	r3, #16
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f001 f87a 	bl	8007d28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c36:	f000 fb59 	bl	80072ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c3a:	f000 fea7 	bl	800798c <xTaskResumeAll>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f47f af7c 	bne.w	8006b3e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006c46:	4b0c      	ldr	r3, [pc, #48]	@ (8006c78 <xQueueGenericSend+0x200>)
 8006c48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	e772      	b.n	8006b3e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c5a:	f000 fb47 	bl	80072ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c5e:	f000 fe95 	bl	800798c <xTaskResumeAll>
 8006c62:	e76c      	b.n	8006b3e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c66:	f000 fb41 	bl	80072ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c6a:	f000 fe8f 	bl	800798c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3738      	adds	r7, #56	@ 0x38
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	e000ed04 	.word	0xe000ed04

08006c7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b090      	sub	sp, #64	@ 0x40
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c98:	f383 8811 	msr	BASEPRI, r3
 8006c9c:	f3bf 8f6f 	isb	sy
 8006ca0:	f3bf 8f4f 	dsb	sy
 8006ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ca6:	bf00      	nop
 8006ca8:	bf00      	nop
 8006caa:	e7fd      	b.n	8006ca8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d103      	bne.n	8006cba <xQueueGenericSendFromISR+0x3e>
 8006cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <xQueueGenericSendFromISR+0x42>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <xQueueGenericSendFromISR+0x44>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10b      	bne.n	8006cdc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006cd6:	bf00      	nop
 8006cd8:	bf00      	nop
 8006cda:	e7fd      	b.n	8006cd8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d103      	bne.n	8006cea <xQueueGenericSendFromISR+0x6e>
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <xQueueGenericSendFromISR+0x72>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e000      	b.n	8006cf0 <xQueueGenericSendFromISR+0x74>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10b      	bne.n	8006d0c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf8:	f383 8811 	msr	BASEPRI, r3
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	623b      	str	r3, [r7, #32]
}
 8006d06:	bf00      	nop
 8006d08:	bf00      	nop
 8006d0a:	e7fd      	b.n	8006d08 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d0c:	f002 f984 	bl	8009018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d10:	f3ef 8211 	mrs	r2, BASEPRI
 8006d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	61fa      	str	r2, [r7, #28]
 8006d26:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d28:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d2a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d302      	bcc.n	8006d3e <xQueueGenericSendFromISR+0xc2>
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d12f      	bne.n	8006d9e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d54:	f000 fa3a 	bl	80071cc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d58:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d60:	d112      	bne.n	8006d88 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d016      	beq.n	8006d98 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6c:	3324      	adds	r3, #36	@ 0x24
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f001 f82c 	bl	8007dcc <xTaskRemoveFromEventList>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00e      	beq.n	8006d98 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00b      	beq.n	8006d98 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	601a      	str	r2, [r3, #0]
 8006d86:	e007      	b.n	8006d98 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	b25a      	sxtb	r2, r3
 8006d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006d9c:	e001      	b.n	8006da2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006dac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3740      	adds	r7, #64	@ 0x40
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b08c      	sub	sp, #48	@ 0x30
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10b      	bne.n	8006dea <xQueueReceive+0x32>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd6:	f383 8811 	msr	BASEPRI, r3
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	f3bf 8f4f 	dsb	sy
 8006de2:	623b      	str	r3, [r7, #32]
}
 8006de4:	bf00      	nop
 8006de6:	bf00      	nop
 8006de8:	e7fd      	b.n	8006de6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d103      	bne.n	8006df8 <xQueueReceive+0x40>
 8006df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d101      	bne.n	8006dfc <xQueueReceive+0x44>
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e000      	b.n	8006dfe <xQueueReceive+0x46>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10b      	bne.n	8006e1a <xQueueReceive+0x62>
	__asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	61fb      	str	r3, [r7, #28]
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop
 8006e18:	e7fd      	b.n	8006e16 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e1a:	f001 f9ad 	bl	8008178 <xTaskGetSchedulerState>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d102      	bne.n	8006e2a <xQueueReceive+0x72>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <xQueueReceive+0x76>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e000      	b.n	8006e30 <xQueueReceive+0x78>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10b      	bne.n	8006e4c <xQueueReceive+0x94>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	61bb      	str	r3, [r7, #24]
}
 8006e46:	bf00      	nop
 8006e48:	bf00      	nop
 8006e4a:	e7fd      	b.n	8006e48 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e4c:	f002 f804 	bl	8008e58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e54:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01f      	beq.n	8006e9c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e5c:	68b9      	ldr	r1, [r7, #8]
 8006e5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e60:	f000 fa1e 	bl	80072a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e66:	1e5a      	subs	r2, r3, #1
 8006e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d00f      	beq.n	8006e94 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e76:	3310      	adds	r3, #16
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f000 ffa7 	bl	8007dcc <xTaskRemoveFromEventList>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d007      	beq.n	8006e94 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e84:	4b3c      	ldr	r3, [pc, #240]	@ (8006f78 <xQueueReceive+0x1c0>)
 8006e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e94:	f002 f812 	bl	8008ebc <vPortExitCritical>
				return pdPASS;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e069      	b.n	8006f70 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d103      	bne.n	8006eaa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ea2:	f002 f80b 	bl	8008ebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	e062      	b.n	8006f70 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d106      	bne.n	8006ebe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006eb0:	f107 0310 	add.w	r3, r7, #16
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f000 ffed 	bl	8007e94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ebe:	f001 fffd 	bl	8008ebc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ec2:	f000 fd55 	bl	8007970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ec6:	f001 ffc7 	bl	8008e58 <vPortEnterCritical>
 8006eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ed0:	b25b      	sxtb	r3, r3
 8006ed2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ed6:	d103      	bne.n	8006ee0 <xQueueReceive+0x128>
 8006ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ee6:	b25b      	sxtb	r3, r3
 8006ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006eec:	d103      	bne.n	8006ef6 <xQueueReceive+0x13e>
 8006eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ef6:	f001 ffe1 	bl	8008ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006efa:	1d3a      	adds	r2, r7, #4
 8006efc:	f107 0310 	add.w	r3, r7, #16
 8006f00:	4611      	mov	r1, r2
 8006f02:	4618      	mov	r0, r3
 8006f04:	f000 ffdc 	bl	8007ec0 <xTaskCheckForTimeOut>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d123      	bne.n	8006f56 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f10:	f000 fa3e 	bl	8007390 <prvIsQueueEmpty>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d017      	beq.n	8006f4a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1c:	3324      	adds	r3, #36	@ 0x24
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	4611      	mov	r1, r2
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 ff00 	bl	8007d28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f2a:	f000 f9df 	bl	80072ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f2e:	f000 fd2d 	bl	800798c <xTaskResumeAll>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d189      	bne.n	8006e4c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006f38:	4b0f      	ldr	r3, [pc, #60]	@ (8006f78 <xQueueReceive+0x1c0>)
 8006f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	e780      	b.n	8006e4c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f4c:	f000 f9ce 	bl	80072ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f50:	f000 fd1c 	bl	800798c <xTaskResumeAll>
 8006f54:	e77a      	b.n	8006e4c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f58:	f000 f9c8 	bl	80072ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f5c:	f000 fd16 	bl	800798c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f62:	f000 fa15 	bl	8007390 <prvIsQueueEmpty>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f43f af6f 	beq.w	8006e4c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f6e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3730      	adds	r7, #48	@ 0x30
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b08e      	sub	sp, #56	@ 0x38
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006f86:	2300      	movs	r3, #0
 8006f88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10b      	bne.n	8006fb0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9c:	f383 8811 	msr	BASEPRI, r3
 8006fa0:	f3bf 8f6f 	isb	sy
 8006fa4:	f3bf 8f4f 	dsb	sy
 8006fa8:	623b      	str	r3, [r7, #32]
}
 8006faa:	bf00      	nop
 8006fac:	bf00      	nop
 8006fae:	e7fd      	b.n	8006fac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00b      	beq.n	8006fd0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	61fb      	str	r3, [r7, #28]
}
 8006fca:	bf00      	nop
 8006fcc:	bf00      	nop
 8006fce:	e7fd      	b.n	8006fcc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006fd0:	f001 f8d2 	bl	8008178 <xTaskGetSchedulerState>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d102      	bne.n	8006fe0 <xQueueSemaphoreTake+0x64>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <xQueueSemaphoreTake+0x68>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e000      	b.n	8006fe6 <xQueueSemaphoreTake+0x6a>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10b      	bne.n	8007002 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	61bb      	str	r3, [r7, #24]
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	e7fd      	b.n	8006ffe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007002:	f001 ff29 	bl	8008e58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800700c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700e:	2b00      	cmp	r3, #0
 8007010:	d024      	beq.n	800705c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007014:	1e5a      	subs	r2, r3, #1
 8007016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007018:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800701a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d104      	bne.n	800702c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007022:	f001 fa23 	bl	800846c <pvTaskIncrementMutexHeldCount>
 8007026:	4602      	mov	r2, r0
 8007028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800702c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00f      	beq.n	8007054 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007036:	3310      	adds	r3, #16
 8007038:	4618      	mov	r0, r3
 800703a:	f000 fec7 	bl	8007dcc <xTaskRemoveFromEventList>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d007      	beq.n	8007054 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007044:	4b54      	ldr	r3, [pc, #336]	@ (8007198 <xQueueSemaphoreTake+0x21c>)
 8007046:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800704a:	601a      	str	r2, [r3, #0]
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007054:	f001 ff32 	bl	8008ebc <vPortExitCritical>
				return pdPASS;
 8007058:	2301      	movs	r3, #1
 800705a:	e098      	b.n	800718e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d112      	bne.n	8007088 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00b      	beq.n	8007080 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	617b      	str	r3, [r7, #20]
}
 800707a:	bf00      	nop
 800707c:	bf00      	nop
 800707e:	e7fd      	b.n	800707c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007080:	f001 ff1c 	bl	8008ebc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007084:	2300      	movs	r3, #0
 8007086:	e082      	b.n	800718e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800708e:	f107 030c 	add.w	r3, r7, #12
 8007092:	4618      	mov	r0, r3
 8007094:	f000 fefe 	bl	8007e94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007098:	2301      	movs	r3, #1
 800709a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800709c:	f001 ff0e 	bl	8008ebc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070a0:	f000 fc66 	bl	8007970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070a4:	f001 fed8 	bl	8008e58 <vPortEnterCritical>
 80070a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070ae:	b25b      	sxtb	r3, r3
 80070b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070b4:	d103      	bne.n	80070be <xQueueSemaphoreTake+0x142>
 80070b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070c4:	b25b      	sxtb	r3, r3
 80070c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ca:	d103      	bne.n	80070d4 <xQueueSemaphoreTake+0x158>
 80070cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070d4:	f001 fef2 	bl	8008ebc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070d8:	463a      	mov	r2, r7
 80070da:	f107 030c 	add.w	r3, r7, #12
 80070de:	4611      	mov	r1, r2
 80070e0:	4618      	mov	r0, r3
 80070e2:	f000 feed 	bl	8007ec0 <xTaskCheckForTimeOut>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d132      	bne.n	8007152 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80070ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070ee:	f000 f94f 	bl	8007390 <prvIsQueueEmpty>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d026      	beq.n	8007146 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80070f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d109      	bne.n	8007114 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007100:	f001 feaa 	bl	8008e58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	4618      	mov	r0, r3
 800710a:	f001 f853 	bl	80081b4 <xTaskPriorityInherit>
 800710e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007110:	f001 fed4 	bl	8008ebc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007116:	3324      	adds	r3, #36	@ 0x24
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	4611      	mov	r1, r2
 800711c:	4618      	mov	r0, r3
 800711e:	f000 fe03 	bl	8007d28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007122:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007124:	f000 f8e2 	bl	80072ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007128:	f000 fc30 	bl	800798c <xTaskResumeAll>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	f47f af67 	bne.w	8007002 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007134:	4b18      	ldr	r3, [pc, #96]	@ (8007198 <xQueueSemaphoreTake+0x21c>)
 8007136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800713a:	601a      	str	r2, [r3, #0]
 800713c:	f3bf 8f4f 	dsb	sy
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	e75d      	b.n	8007002 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007146:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007148:	f000 f8d0 	bl	80072ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800714c:	f000 fc1e 	bl	800798c <xTaskResumeAll>
 8007150:	e757      	b.n	8007002 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007152:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007154:	f000 f8ca 	bl	80072ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007158:	f000 fc18 	bl	800798c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800715c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800715e:	f000 f917 	bl	8007390 <prvIsQueueEmpty>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	f43f af4c 	beq.w	8007002 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800716a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00d      	beq.n	800718c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007170:	f001 fe72 	bl	8008e58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007174:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007176:	f000 f811 	bl	800719c <prvGetDisinheritPriorityAfterTimeout>
 800717a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007182:	4618      	mov	r0, r3
 8007184:	f001 f8ee 	bl	8008364 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007188:	f001 fe98 	bl	8008ebc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800718c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800718e:	4618      	mov	r0, r3
 8007190:	3738      	adds	r7, #56	@ 0x38
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	e000ed04 	.word	0xe000ed04

0800719c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d006      	beq.n	80071ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80071b6:	60fb      	str	r3, [r7, #12]
 80071b8:	e001      	b.n	80071be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80071ba:	2300      	movs	r3, #0
 80071bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80071be:	68fb      	ldr	r3, [r7, #12]
	}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3714      	adds	r7, #20
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d10d      	bne.n	8007206 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d14d      	bne.n	800728e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f001 f844 	bl	8008284 <xTaskPriorityDisinherit>
 80071fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	609a      	str	r2, [r3, #8]
 8007204:	e043      	b.n	800728e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d119      	bne.n	8007240 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6858      	ldr	r0, [r3, #4]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007214:	461a      	mov	r2, r3
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	f002 f9ba 	bl	8009590 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007224:	441a      	add	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	685a      	ldr	r2, [r3, #4]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	429a      	cmp	r2, r3
 8007234:	d32b      	bcc.n	800728e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	605a      	str	r2, [r3, #4]
 800723e:	e026      	b.n	800728e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	68d8      	ldr	r0, [r3, #12]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007248:	461a      	mov	r2, r3
 800724a:	68b9      	ldr	r1, [r7, #8]
 800724c:	f002 f9a0 	bl	8009590 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007258:	425b      	negs	r3, r3
 800725a:	441a      	add	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	68da      	ldr	r2, [r3, #12]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	429a      	cmp	r2, r3
 800726a:	d207      	bcs.n	800727c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007274:	425b      	negs	r3, r3
 8007276:	441a      	add	r2, r3
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b02      	cmp	r3, #2
 8007280:	d105      	bne.n	800728e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	3b01      	subs	r3, #1
 800728c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007296:	697b      	ldr	r3, [r7, #20]
}
 8007298:	4618      	mov	r0, r3
 800729a:	3718      	adds	r7, #24
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d018      	beq.n	80072e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68da      	ldr	r2, [r3, #12]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ba:	441a      	add	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68da      	ldr	r2, [r3, #12]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d303      	bcc.n	80072d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68d9      	ldr	r1, [r3, #12]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072dc:	461a      	mov	r2, r3
 80072de:	6838      	ldr	r0, [r7, #0]
 80072e0:	f002 f956 	bl	8009590 <memcpy>
	}
}
 80072e4:	bf00      	nop
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80072f4:	f001 fdb0 	bl	8008e58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007300:	e011      	b.n	8007326 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007306:	2b00      	cmp	r3, #0
 8007308:	d012      	beq.n	8007330 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	3324      	adds	r3, #36	@ 0x24
 800730e:	4618      	mov	r0, r3
 8007310:	f000 fd5c 	bl	8007dcc <xTaskRemoveFromEventList>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800731a:	f000 fe35 	bl	8007f88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800731e:	7bfb      	ldrb	r3, [r7, #15]
 8007320:	3b01      	subs	r3, #1
 8007322:	b2db      	uxtb	r3, r3
 8007324:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800732a:	2b00      	cmp	r3, #0
 800732c:	dce9      	bgt.n	8007302 <prvUnlockQueue+0x16>
 800732e:	e000      	b.n	8007332 <prvUnlockQueue+0x46>
					break;
 8007330:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	22ff      	movs	r2, #255	@ 0xff
 8007336:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800733a:	f001 fdbf 	bl	8008ebc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800733e:	f001 fd8b 	bl	8008e58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007348:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800734a:	e011      	b.n	8007370 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d012      	beq.n	800737a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3310      	adds	r3, #16
 8007358:	4618      	mov	r0, r3
 800735a:	f000 fd37 	bl	8007dcc <xTaskRemoveFromEventList>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	d001      	beq.n	8007368 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007364:	f000 fe10 	bl	8007f88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007368:	7bbb      	ldrb	r3, [r7, #14]
 800736a:	3b01      	subs	r3, #1
 800736c:	b2db      	uxtb	r3, r3
 800736e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007370:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007374:	2b00      	cmp	r3, #0
 8007376:	dce9      	bgt.n	800734c <prvUnlockQueue+0x60>
 8007378:	e000      	b.n	800737c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800737a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	22ff      	movs	r2, #255	@ 0xff
 8007380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007384:	f001 fd9a 	bl	8008ebc <vPortExitCritical>
}
 8007388:	bf00      	nop
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007398:	f001 fd5e 	bl	8008e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d102      	bne.n	80073aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80073a4:	2301      	movs	r3, #1
 80073a6:	60fb      	str	r3, [r7, #12]
 80073a8:	e001      	b.n	80073ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073ae:	f001 fd85 	bl	8008ebc <vPortExitCritical>

	return xReturn;
 80073b2:	68fb      	ldr	r3, [r7, #12]
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073c4:	f001 fd48 	bl	8008e58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d102      	bne.n	80073da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80073d4:	2301      	movs	r3, #1
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	e001      	b.n	80073de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80073da:	2300      	movs	r3, #0
 80073dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073de:	f001 fd6d 	bl	8008ebc <vPortExitCritical>

	return xReturn;
 80073e2:	68fb      	ldr	r3, [r7, #12]
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80073f6:	2300      	movs	r3, #0
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	e014      	b.n	8007426 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80073fc:	4a0f      	ldr	r2, [pc, #60]	@ (800743c <vQueueAddToRegistry+0x50>)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10b      	bne.n	8007420 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007408:	490c      	ldr	r1, [pc, #48]	@ (800743c <vQueueAddToRegistry+0x50>)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007412:	4a0a      	ldr	r2, [pc, #40]	@ (800743c <vQueueAddToRegistry+0x50>)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	4413      	add	r3, r2
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800741e:	e006      	b.n	800742e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	3301      	adds	r3, #1
 8007424:	60fb      	str	r3, [r7, #12]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2b07      	cmp	r3, #7
 800742a:	d9e7      	bls.n	80073fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800742c:	bf00      	nop
 800742e:	bf00      	nop
 8007430:	3714      	adds	r7, #20
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop
 800743c:	2000095c 	.word	0x2000095c

08007440 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007440:	b580      	push	{r7, lr}
 8007442:	b086      	sub	sp, #24
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007450:	f001 fd02 	bl	8008e58 <vPortEnterCritical>
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800745a:	b25b      	sxtb	r3, r3
 800745c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007460:	d103      	bne.n	800746a <vQueueWaitForMessageRestricted+0x2a>
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007470:	b25b      	sxtb	r3, r3
 8007472:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007476:	d103      	bne.n	8007480 <vQueueWaitForMessageRestricted+0x40>
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007480:	f001 fd1c 	bl	8008ebc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007488:	2b00      	cmp	r3, #0
 800748a:	d106      	bne.n	800749a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	3324      	adds	r3, #36	@ 0x24
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	68b9      	ldr	r1, [r7, #8]
 8007494:	4618      	mov	r0, r3
 8007496:	f000 fc6d 	bl	8007d74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800749a:	6978      	ldr	r0, [r7, #20]
 800749c:	f7ff ff26 	bl	80072ec <prvUnlockQueue>
	}
 80074a0:	bf00      	nop
 80074a2:	3718      	adds	r7, #24
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b08e      	sub	sp, #56	@ 0x38
 80074ac:	af04      	add	r7, sp, #16
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
 80074b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d10b      	bne.n	80074d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80074bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c0:	f383 8811 	msr	BASEPRI, r3
 80074c4:	f3bf 8f6f 	isb	sy
 80074c8:	f3bf 8f4f 	dsb	sy
 80074cc:	623b      	str	r3, [r7, #32]
}
 80074ce:	bf00      	nop
 80074d0:	bf00      	nop
 80074d2:	e7fd      	b.n	80074d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80074d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	61fb      	str	r3, [r7, #28]
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	e7fd      	b.n	80074ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074f2:	23a8      	movs	r3, #168	@ 0xa8
 80074f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	2ba8      	cmp	r3, #168	@ 0xa8
 80074fa:	d00b      	beq.n	8007514 <xTaskCreateStatic+0x6c>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	61bb      	str	r3, [r7, #24]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007514:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01e      	beq.n	800755a <xTaskCreateStatic+0xb2>
 800751c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800751e:	2b00      	cmp	r3, #0
 8007520:	d01b      	beq.n	800755a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007524:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007528:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800752a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	2202      	movs	r2, #2
 8007530:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007534:	2300      	movs	r3, #0
 8007536:	9303      	str	r3, [sp, #12]
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	9302      	str	r3, [sp, #8]
 800753c:	f107 0314 	add.w	r3, r7, #20
 8007540:	9301      	str	r3, [sp, #4]
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	68b9      	ldr	r1, [r7, #8]
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 f851 	bl	80075f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007552:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007554:	f000 f8f6 	bl	8007744 <prvAddNewTaskToReadyList>
 8007558:	e001      	b.n	800755e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800755a:	2300      	movs	r3, #0
 800755c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800755e:	697b      	ldr	r3, [r7, #20]
	}
 8007560:	4618      	mov	r0, r3
 8007562:	3728      	adds	r7, #40	@ 0x28
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007568:	b580      	push	{r7, lr}
 800756a:	b08c      	sub	sp, #48	@ 0x30
 800756c:	af04      	add	r7, sp, #16
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	603b      	str	r3, [r7, #0]
 8007574:	4613      	mov	r3, r2
 8007576:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007578:	88fb      	ldrh	r3, [r7, #6]
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4618      	mov	r0, r3
 800757e:	f001 fd8d 	bl	800909c <pvPortMalloc>
 8007582:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00e      	beq.n	80075a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800758a:	20a8      	movs	r0, #168	@ 0xa8
 800758c:	f001 fd86 	bl	800909c <pvPortMalloc>
 8007590:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d003      	beq.n	80075a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	631a      	str	r2, [r3, #48]	@ 0x30
 800759e:	e005      	b.n	80075ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80075a0:	6978      	ldr	r0, [r7, #20]
 80075a2:	f001 fe49 	bl	8009238 <vPortFree>
 80075a6:	e001      	b.n	80075ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80075a8:	2300      	movs	r3, #0
 80075aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d017      	beq.n	80075e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075ba:	88fa      	ldrh	r2, [r7, #6]
 80075bc:	2300      	movs	r3, #0
 80075be:	9303      	str	r3, [sp, #12]
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	9302      	str	r3, [sp, #8]
 80075c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c6:	9301      	str	r3, [sp, #4]
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	9300      	str	r3, [sp, #0]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	68b9      	ldr	r1, [r7, #8]
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f000 f80f 	bl	80075f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075d6:	69f8      	ldr	r0, [r7, #28]
 80075d8:	f000 f8b4 	bl	8007744 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075dc:	2301      	movs	r3, #1
 80075de:	61bb      	str	r3, [r7, #24]
 80075e0:	e002      	b.n	80075e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80075e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075e8:	69bb      	ldr	r3, [r7, #24]
	}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3720      	adds	r7, #32
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
	...

080075f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b088      	sub	sp, #32
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
 8007600:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	461a      	mov	r2, r3
 800760c:	21a5      	movs	r1, #165	@ 0xa5
 800760e:	f001 ff33 	bl	8009478 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007614:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800761c:	3b01      	subs	r3, #1
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	4413      	add	r3, r2
 8007622:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	f023 0307 	bic.w	r3, r3, #7
 800762a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00b      	beq.n	800764e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763a:	f383 8811 	msr	BASEPRI, r3
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f3bf 8f4f 	dsb	sy
 8007646:	617b      	str	r3, [r7, #20]
}
 8007648:	bf00      	nop
 800764a:	bf00      	nop
 800764c:	e7fd      	b.n	800764a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d01f      	beq.n	8007694 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007654:	2300      	movs	r3, #0
 8007656:	61fb      	str	r3, [r7, #28]
 8007658:	e012      	b.n	8007680 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800765a:	68ba      	ldr	r2, [r7, #8]
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	4413      	add	r3, r2
 8007660:	7819      	ldrb	r1, [r3, #0]
 8007662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	4413      	add	r3, r2
 8007668:	3334      	adds	r3, #52	@ 0x34
 800766a:	460a      	mov	r2, r1
 800766c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	4413      	add	r3, r2
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d006      	beq.n	8007688 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	3301      	adds	r3, #1
 800767e:	61fb      	str	r3, [r7, #28]
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	2b0f      	cmp	r3, #15
 8007684:	d9e9      	bls.n	800765a <prvInitialiseNewTask+0x66>
 8007686:	e000      	b.n	800768a <prvInitialiseNewTask+0x96>
			{
				break;
 8007688:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768c:	2200      	movs	r2, #0
 800768e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007692:	e003      	b.n	800769c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007696:	2200      	movs	r2, #0
 8007698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800769c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769e:	2b37      	cmp	r3, #55	@ 0x37
 80076a0:	d901      	bls.n	80076a6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80076a2:	2337      	movs	r3, #55	@ 0x37
 80076a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80076ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076b0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80076b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b4:	2200      	movs	r2, #0
 80076b6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	3304      	adds	r3, #4
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fe ff49 	bl	8006554 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80076c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c4:	3318      	adds	r3, #24
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fe ff44 	bl	8006554 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80076d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076e0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	2200      	movs	r2, #0
 80076e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80076f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f4:	3354      	adds	r3, #84	@ 0x54
 80076f6:	224c      	movs	r2, #76	@ 0x4c
 80076f8:	2100      	movs	r1, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f001 febc 	bl	8009478 <memset>
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	4a0d      	ldr	r2, [pc, #52]	@ (8007738 <prvInitialiseNewTask+0x144>)
 8007704:	659a      	str	r2, [r3, #88]	@ 0x58
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	4a0c      	ldr	r2, [pc, #48]	@ (800773c <prvInitialiseNewTask+0x148>)
 800770a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800770c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770e:	4a0c      	ldr	r2, [pc, #48]	@ (8007740 <prvInitialiseNewTask+0x14c>)
 8007710:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	68f9      	ldr	r1, [r7, #12]
 8007716:	69b8      	ldr	r0, [r7, #24]
 8007718:	f001 fa6a 	bl	8008bf0 <pxPortInitialiseStack>
 800771c:	4602      	mov	r2, r0
 800771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007720:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d002      	beq.n	800772e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800772a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800772c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800772e:	bf00      	nop
 8007730:	3720      	adds	r7, #32
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	20001ba8 	.word	0x20001ba8
 800773c:	20001c10 	.word	0x20001c10
 8007740:	20001c78 	.word	0x20001c78

08007744 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800774c:	f001 fb84 	bl	8008e58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007750:	4b2d      	ldr	r3, [pc, #180]	@ (8007808 <prvAddNewTaskToReadyList+0xc4>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3301      	adds	r3, #1
 8007756:	4a2c      	ldr	r2, [pc, #176]	@ (8007808 <prvAddNewTaskToReadyList+0xc4>)
 8007758:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800775a:	4b2c      	ldr	r3, [pc, #176]	@ (800780c <prvAddNewTaskToReadyList+0xc8>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d109      	bne.n	8007776 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007762:	4a2a      	ldr	r2, [pc, #168]	@ (800780c <prvAddNewTaskToReadyList+0xc8>)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007768:	4b27      	ldr	r3, [pc, #156]	@ (8007808 <prvAddNewTaskToReadyList+0xc4>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d110      	bne.n	8007792 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007770:	f000 fc2e 	bl	8007fd0 <prvInitialiseTaskLists>
 8007774:	e00d      	b.n	8007792 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007776:	4b26      	ldr	r3, [pc, #152]	@ (8007810 <prvAddNewTaskToReadyList+0xcc>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d109      	bne.n	8007792 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800777e:	4b23      	ldr	r3, [pc, #140]	@ (800780c <prvAddNewTaskToReadyList+0xc8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007788:	429a      	cmp	r2, r3
 800778a:	d802      	bhi.n	8007792 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800778c:	4a1f      	ldr	r2, [pc, #124]	@ (800780c <prvAddNewTaskToReadyList+0xc8>)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007792:	4b20      	ldr	r3, [pc, #128]	@ (8007814 <prvAddNewTaskToReadyList+0xd0>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3301      	adds	r3, #1
 8007798:	4a1e      	ldr	r2, [pc, #120]	@ (8007814 <prvAddNewTaskToReadyList+0xd0>)
 800779a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800779c:	4b1d      	ldr	r3, [pc, #116]	@ (8007814 <prvAddNewTaskToReadyList+0xd0>)
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007818 <prvAddNewTaskToReadyList+0xd4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d903      	bls.n	80077b8 <prvAddNewTaskToReadyList+0x74>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b4:	4a18      	ldr	r2, [pc, #96]	@ (8007818 <prvAddNewTaskToReadyList+0xd4>)
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077bc:	4613      	mov	r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4413      	add	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4a15      	ldr	r2, [pc, #84]	@ (800781c <prvAddNewTaskToReadyList+0xd8>)
 80077c6:	441a      	add	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	3304      	adds	r3, #4
 80077cc:	4619      	mov	r1, r3
 80077ce:	4610      	mov	r0, r2
 80077d0:	f7fe fecd 	bl	800656e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80077d4:	f001 fb72 	bl	8008ebc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80077d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007810 <prvAddNewTaskToReadyList+0xcc>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00e      	beq.n	80077fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80077e0:	4b0a      	ldr	r3, [pc, #40]	@ (800780c <prvAddNewTaskToReadyList+0xc8>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d207      	bcs.n	80077fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80077ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <prvAddNewTaskToReadyList+0xdc>)
 80077f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077fe:	bf00      	nop
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20000e70 	.word	0x20000e70
 800780c:	2000099c 	.word	0x2000099c
 8007810:	20000e7c 	.word	0x20000e7c
 8007814:	20000e8c 	.word	0x20000e8c
 8007818:	20000e78 	.word	0x20000e78
 800781c:	200009a0 	.word	0x200009a0
 8007820:	e000ed04 	.word	0xe000ed04

08007824 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800782c:	2300      	movs	r3, #0
 800782e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d018      	beq.n	8007868 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007836:	4b14      	ldr	r3, [pc, #80]	@ (8007888 <vTaskDelay+0x64>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00b      	beq.n	8007856 <vTaskDelay+0x32>
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	60bb      	str	r3, [r7, #8]
}
 8007850:	bf00      	nop
 8007852:	bf00      	nop
 8007854:	e7fd      	b.n	8007852 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007856:	f000 f88b 	bl	8007970 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800785a:	2100      	movs	r1, #0
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fe19 	bl	8008494 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007862:	f000 f893 	bl	800798c <xTaskResumeAll>
 8007866:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d107      	bne.n	800787e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800786e:	4b07      	ldr	r3, [pc, #28]	@ (800788c <vTaskDelay+0x68>)
 8007870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007874:	601a      	str	r2, [r3, #0]
 8007876:	f3bf 8f4f 	dsb	sy
 800787a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800787e:	bf00      	nop
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20000e98 	.word	0x20000e98
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08a      	sub	sp, #40	@ 0x28
 8007894:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007896:	2300      	movs	r3, #0
 8007898:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800789a:	2300      	movs	r3, #0
 800789c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800789e:	463a      	mov	r2, r7
 80078a0:	1d39      	adds	r1, r7, #4
 80078a2:	f107 0308 	add.w	r3, r7, #8
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7fe fe00 	bl	80064ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80078ac:	6839      	ldr	r1, [r7, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	9202      	str	r2, [sp, #8]
 80078b4:	9301      	str	r3, [sp, #4]
 80078b6:	2300      	movs	r3, #0
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	2300      	movs	r3, #0
 80078bc:	460a      	mov	r2, r1
 80078be:	4924      	ldr	r1, [pc, #144]	@ (8007950 <vTaskStartScheduler+0xc0>)
 80078c0:	4824      	ldr	r0, [pc, #144]	@ (8007954 <vTaskStartScheduler+0xc4>)
 80078c2:	f7ff fdf1 	bl	80074a8 <xTaskCreateStatic>
 80078c6:	4603      	mov	r3, r0
 80078c8:	4a23      	ldr	r2, [pc, #140]	@ (8007958 <vTaskStartScheduler+0xc8>)
 80078ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80078cc:	4b22      	ldr	r3, [pc, #136]	@ (8007958 <vTaskStartScheduler+0xc8>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d002      	beq.n	80078da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80078d4:	2301      	movs	r3, #1
 80078d6:	617b      	str	r3, [r7, #20]
 80078d8:	e001      	b.n	80078de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80078da:	2300      	movs	r3, #0
 80078dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d102      	bne.n	80078ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80078e4:	f000 fe2a 	bl	800853c <xTimerCreateTimerTask>
 80078e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d11b      	bne.n	8007928 <vTaskStartScheduler+0x98>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	613b      	str	r3, [r7, #16]
}
 8007902:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007904:	4b15      	ldr	r3, [pc, #84]	@ (800795c <vTaskStartScheduler+0xcc>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3354      	adds	r3, #84	@ 0x54
 800790a:	4a15      	ldr	r2, [pc, #84]	@ (8007960 <vTaskStartScheduler+0xd0>)
 800790c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800790e:	4b15      	ldr	r3, [pc, #84]	@ (8007964 <vTaskStartScheduler+0xd4>)
 8007910:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007914:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007916:	4b14      	ldr	r3, [pc, #80]	@ (8007968 <vTaskStartScheduler+0xd8>)
 8007918:	2201      	movs	r2, #1
 800791a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800791c:	4b13      	ldr	r3, [pc, #76]	@ (800796c <vTaskStartScheduler+0xdc>)
 800791e:	2200      	movs	r2, #0
 8007920:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007922:	f001 f9f5 	bl	8008d10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007926:	e00f      	b.n	8007948 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800792e:	d10b      	bne.n	8007948 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <vTaskStartScheduler+0xb4>
}
 8007948:	bf00      	nop
 800794a:	3718      	adds	r7, #24
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	080096a4 	.word	0x080096a4
 8007954:	08007fa1 	.word	0x08007fa1
 8007958:	20000e94 	.word	0x20000e94
 800795c:	2000099c 	.word	0x2000099c
 8007960:	20000030 	.word	0x20000030
 8007964:	20000e90 	.word	0x20000e90
 8007968:	20000e7c 	.word	0x20000e7c
 800796c:	20000e74 	.word	0x20000e74

08007970 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007974:	4b04      	ldr	r3, [pc, #16]	@ (8007988 <vTaskSuspendAll+0x18>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	3301      	adds	r3, #1
 800797a:	4a03      	ldr	r2, [pc, #12]	@ (8007988 <vTaskSuspendAll+0x18>)
 800797c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800797e:	bf00      	nop
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr
 8007988:	20000e98 	.word	0x20000e98

0800798c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007992:	2300      	movs	r3, #0
 8007994:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007996:	2300      	movs	r3, #0
 8007998:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800799a:	4b42      	ldr	r3, [pc, #264]	@ (8007aa4 <xTaskResumeAll+0x118>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <xTaskResumeAll+0x2e>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	603b      	str	r3, [r7, #0]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80079ba:	f001 fa4d 	bl	8008e58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80079be:	4b39      	ldr	r3, [pc, #228]	@ (8007aa4 <xTaskResumeAll+0x118>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	4a37      	ldr	r2, [pc, #220]	@ (8007aa4 <xTaskResumeAll+0x118>)
 80079c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079c8:	4b36      	ldr	r3, [pc, #216]	@ (8007aa4 <xTaskResumeAll+0x118>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d162      	bne.n	8007a96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80079d0:	4b35      	ldr	r3, [pc, #212]	@ (8007aa8 <xTaskResumeAll+0x11c>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d05e      	beq.n	8007a96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079d8:	e02f      	b.n	8007a3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079da:	4b34      	ldr	r3, [pc, #208]	@ (8007aac <xTaskResumeAll+0x120>)
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3318      	adds	r3, #24
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7fe fe1e 	bl	8006628 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	3304      	adds	r3, #4
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7fe fe19 	bl	8006628 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079fa:	4b2d      	ldr	r3, [pc, #180]	@ (8007ab0 <xTaskResumeAll+0x124>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d903      	bls.n	8007a0a <xTaskResumeAll+0x7e>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a06:	4a2a      	ldr	r2, [pc, #168]	@ (8007ab0 <xTaskResumeAll+0x124>)
 8007a08:	6013      	str	r3, [r2, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a0e:	4613      	mov	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4413      	add	r3, r2
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4a27      	ldr	r2, [pc, #156]	@ (8007ab4 <xTaskResumeAll+0x128>)
 8007a18:	441a      	add	r2, r3
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	3304      	adds	r3, #4
 8007a1e:	4619      	mov	r1, r3
 8007a20:	4610      	mov	r0, r2
 8007a22:	f7fe fda4 	bl	800656e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2a:	4b23      	ldr	r3, [pc, #140]	@ (8007ab8 <xTaskResumeAll+0x12c>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d302      	bcc.n	8007a3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007a34:	4b21      	ldr	r3, [pc, #132]	@ (8007abc <xTaskResumeAll+0x130>)
 8007a36:	2201      	movs	r2, #1
 8007a38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8007aac <xTaskResumeAll+0x120>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1cb      	bne.n	80079da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007a48:	f000 fb66 	bl	8008118 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ac0 <xTaskResumeAll+0x134>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d010      	beq.n	8007a7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007a58:	f000 f846 	bl	8007ae8 <xTaskIncrementTick>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d002      	beq.n	8007a68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007a62:	4b16      	ldr	r3, [pc, #88]	@ (8007abc <xTaskResumeAll+0x130>)
 8007a64:	2201      	movs	r2, #1
 8007a66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1f1      	bne.n	8007a58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007a74:	4b12      	ldr	r3, [pc, #72]	@ (8007ac0 <xTaskResumeAll+0x134>)
 8007a76:	2200      	movs	r2, #0
 8007a78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a7a:	4b10      	ldr	r3, [pc, #64]	@ (8007abc <xTaskResumeAll+0x130>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d009      	beq.n	8007a96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007a82:	2301      	movs	r3, #1
 8007a84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007a86:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac4 <xTaskResumeAll+0x138>)
 8007a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a96:	f001 fa11 	bl	8008ebc <vPortExitCritical>

	return xAlreadyYielded;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	20000e98 	.word	0x20000e98
 8007aa8:	20000e70 	.word	0x20000e70
 8007aac:	20000e30 	.word	0x20000e30
 8007ab0:	20000e78 	.word	0x20000e78
 8007ab4:	200009a0 	.word	0x200009a0
 8007ab8:	2000099c 	.word	0x2000099c
 8007abc:	20000e84 	.word	0x20000e84
 8007ac0:	20000e80 	.word	0x20000e80
 8007ac4:	e000ed04 	.word	0xe000ed04

08007ac8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007ace:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <xTaskGetTickCount+0x1c>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007ad4:	687b      	ldr	r3, [r7, #4]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	20000e74 	.word	0x20000e74

08007ae8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007aee:	2300      	movs	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007af2:	4b4f      	ldr	r3, [pc, #316]	@ (8007c30 <xTaskIncrementTick+0x148>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f040 8090 	bne.w	8007c1c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007afc:	4b4d      	ldr	r3, [pc, #308]	@ (8007c34 <xTaskIncrementTick+0x14c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3301      	adds	r3, #1
 8007b02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b04:	4a4b      	ldr	r2, [pc, #300]	@ (8007c34 <xTaskIncrementTick+0x14c>)
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d121      	bne.n	8007b54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b10:	4b49      	ldr	r3, [pc, #292]	@ (8007c38 <xTaskIncrementTick+0x150>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d00b      	beq.n	8007b32 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	603b      	str	r3, [r7, #0]
}
 8007b2c:	bf00      	nop
 8007b2e:	bf00      	nop
 8007b30:	e7fd      	b.n	8007b2e <xTaskIncrementTick+0x46>
 8007b32:	4b41      	ldr	r3, [pc, #260]	@ (8007c38 <xTaskIncrementTick+0x150>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	4b40      	ldr	r3, [pc, #256]	@ (8007c3c <xTaskIncrementTick+0x154>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c38 <xTaskIncrementTick+0x150>)
 8007b3e:	6013      	str	r3, [r2, #0]
 8007b40:	4a3e      	ldr	r2, [pc, #248]	@ (8007c3c <xTaskIncrementTick+0x154>)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6013      	str	r3, [r2, #0]
 8007b46:	4b3e      	ldr	r3, [pc, #248]	@ (8007c40 <xTaskIncrementTick+0x158>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	4a3c      	ldr	r2, [pc, #240]	@ (8007c40 <xTaskIncrementTick+0x158>)
 8007b4e:	6013      	str	r3, [r2, #0]
 8007b50:	f000 fae2 	bl	8008118 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b54:	4b3b      	ldr	r3, [pc, #236]	@ (8007c44 <xTaskIncrementTick+0x15c>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	693a      	ldr	r2, [r7, #16]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d349      	bcc.n	8007bf2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b5e:	4b36      	ldr	r3, [pc, #216]	@ (8007c38 <xTaskIncrementTick+0x150>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d104      	bne.n	8007b72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b68:	4b36      	ldr	r3, [pc, #216]	@ (8007c44 <xTaskIncrementTick+0x15c>)
 8007b6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b6e:	601a      	str	r2, [r3, #0]
					break;
 8007b70:	e03f      	b.n	8007bf2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b72:	4b31      	ldr	r3, [pc, #196]	@ (8007c38 <xTaskIncrementTick+0x150>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007b82:	693a      	ldr	r2, [r7, #16]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d203      	bcs.n	8007b92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007b8a:	4a2e      	ldr	r2, [pc, #184]	@ (8007c44 <xTaskIncrementTick+0x15c>)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007b90:	e02f      	b.n	8007bf2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	3304      	adds	r3, #4
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fe fd46 	bl	8006628 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d004      	beq.n	8007bae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	3318      	adds	r3, #24
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7fe fd3d 	bl	8006628 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb2:	4b25      	ldr	r3, [pc, #148]	@ (8007c48 <xTaskIncrementTick+0x160>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d903      	bls.n	8007bc2 <xTaskIncrementTick+0xda>
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbe:	4a22      	ldr	r2, [pc, #136]	@ (8007c48 <xTaskIncrementTick+0x160>)
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	4a1f      	ldr	r2, [pc, #124]	@ (8007c4c <xTaskIncrementTick+0x164>)
 8007bd0:	441a      	add	r2, r3
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	3304      	adds	r3, #4
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	4610      	mov	r0, r2
 8007bda:	f7fe fcc8 	bl	800656e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be2:	4b1b      	ldr	r3, [pc, #108]	@ (8007c50 <xTaskIncrementTick+0x168>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d3b8      	bcc.n	8007b5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007bec:	2301      	movs	r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bf0:	e7b5      	b.n	8007b5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007bf2:	4b17      	ldr	r3, [pc, #92]	@ (8007c50 <xTaskIncrementTick+0x168>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf8:	4914      	ldr	r1, [pc, #80]	@ (8007c4c <xTaskIncrementTick+0x164>)
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	4413      	add	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	440b      	add	r3, r1
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d901      	bls.n	8007c0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c0e:	4b11      	ldr	r3, [pc, #68]	@ (8007c54 <xTaskIncrementTick+0x16c>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d007      	beq.n	8007c26 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007c16:	2301      	movs	r3, #1
 8007c18:	617b      	str	r3, [r7, #20]
 8007c1a:	e004      	b.n	8007c26 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007c58 <xTaskIncrementTick+0x170>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	3301      	adds	r3, #1
 8007c22:	4a0d      	ldr	r2, [pc, #52]	@ (8007c58 <xTaskIncrementTick+0x170>)
 8007c24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c26:	697b      	ldr	r3, [r7, #20]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3718      	adds	r7, #24
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	20000e98 	.word	0x20000e98
 8007c34:	20000e74 	.word	0x20000e74
 8007c38:	20000e28 	.word	0x20000e28
 8007c3c:	20000e2c 	.word	0x20000e2c
 8007c40:	20000e88 	.word	0x20000e88
 8007c44:	20000e90 	.word	0x20000e90
 8007c48:	20000e78 	.word	0x20000e78
 8007c4c:	200009a0 	.word	0x200009a0
 8007c50:	2000099c 	.word	0x2000099c
 8007c54:	20000e84 	.word	0x20000e84
 8007c58:	20000e80 	.word	0x20000e80

08007c5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007c62:	4b2b      	ldr	r3, [pc, #172]	@ (8007d10 <vTaskSwitchContext+0xb4>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d003      	beq.n	8007c72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8007d14 <vTaskSwitchContext+0xb8>)
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c70:	e047      	b.n	8007d02 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007c72:	4b28      	ldr	r3, [pc, #160]	@ (8007d14 <vTaskSwitchContext+0xb8>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c78:	4b27      	ldr	r3, [pc, #156]	@ (8007d18 <vTaskSwitchContext+0xbc>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	60fb      	str	r3, [r7, #12]
 8007c7e:	e011      	b.n	8007ca4 <vTaskSwitchContext+0x48>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d10b      	bne.n	8007c9e <vTaskSwitchContext+0x42>
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	607b      	str	r3, [r7, #4]
}
 8007c98:	bf00      	nop
 8007c9a:	bf00      	nop
 8007c9c:	e7fd      	b.n	8007c9a <vTaskSwitchContext+0x3e>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	60fb      	str	r3, [r7, #12]
 8007ca4:	491d      	ldr	r1, [pc, #116]	@ (8007d1c <vTaskSwitchContext+0xc0>)
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	4613      	mov	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4413      	add	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	440b      	add	r3, r1
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d0e3      	beq.n	8007c80 <vTaskSwitchContext+0x24>
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	4613      	mov	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	4413      	add	r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4a16      	ldr	r2, [pc, #88]	@ (8007d1c <vTaskSwitchContext+0xc0>)
 8007cc4:	4413      	add	r3, r2
 8007cc6:	60bb      	str	r3, [r7, #8]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	605a      	str	r2, [r3, #4]
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	3308      	adds	r3, #8
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d104      	bne.n	8007ce8 <vTaskSwitchContext+0x8c>
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	605a      	str	r2, [r3, #4]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	4a0c      	ldr	r2, [pc, #48]	@ (8007d20 <vTaskSwitchContext+0xc4>)
 8007cf0:	6013      	str	r3, [r2, #0]
 8007cf2:	4a09      	ldr	r2, [pc, #36]	@ (8007d18 <vTaskSwitchContext+0xbc>)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007cf8:	4b09      	ldr	r3, [pc, #36]	@ (8007d20 <vTaskSwitchContext+0xc4>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3354      	adds	r3, #84	@ 0x54
 8007cfe:	4a09      	ldr	r2, [pc, #36]	@ (8007d24 <vTaskSwitchContext+0xc8>)
 8007d00:	6013      	str	r3, [r2, #0]
}
 8007d02:	bf00      	nop
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	20000e98 	.word	0x20000e98
 8007d14:	20000e84 	.word	0x20000e84
 8007d18:	20000e78 	.word	0x20000e78
 8007d1c:	200009a0 	.word	0x200009a0
 8007d20:	2000099c 	.word	0x2000099c
 8007d24:	20000030 	.word	0x20000030

08007d28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10b      	bne.n	8007d50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	60fb      	str	r3, [r7, #12]
}
 8007d4a:	bf00      	nop
 8007d4c:	bf00      	nop
 8007d4e:	e7fd      	b.n	8007d4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d50:	4b07      	ldr	r3, [pc, #28]	@ (8007d70 <vTaskPlaceOnEventList+0x48>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3318      	adds	r3, #24
 8007d56:	4619      	mov	r1, r3
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f7fe fc2c 	bl	80065b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d5e:	2101      	movs	r1, #1
 8007d60:	6838      	ldr	r0, [r7, #0]
 8007d62:	f000 fb97 	bl	8008494 <prvAddCurrentTaskToDelayedList>
}
 8007d66:	bf00      	nop
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	2000099c 	.word	0x2000099c

08007d74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10b      	bne.n	8007d9e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8a:	f383 8811 	msr	BASEPRI, r3
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	617b      	str	r3, [r7, #20]
}
 8007d98:	bf00      	nop
 8007d9a:	bf00      	nop
 8007d9c:	e7fd      	b.n	8007d9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	3318      	adds	r3, #24
 8007da4:	4619      	mov	r1, r3
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f7fe fbe1 	bl	800656e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d002      	beq.n	8007db8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007db2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007db6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007db8:	6879      	ldr	r1, [r7, #4]
 8007dba:	68b8      	ldr	r0, [r7, #8]
 8007dbc:	f000 fb6a 	bl	8008494 <prvAddCurrentTaskToDelayedList>
	}
 8007dc0:	bf00      	nop
 8007dc2:	3718      	adds	r7, #24
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	2000099c 	.word	0x2000099c

08007dcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	60fb      	str	r3, [r7, #12]
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop
 8007df8:	e7fd      	b.n	8007df6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	3318      	adds	r3, #24
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fe fc12 	bl	8006628 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e04:	4b1d      	ldr	r3, [pc, #116]	@ (8007e7c <xTaskRemoveFromEventList+0xb0>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d11d      	bne.n	8007e48 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7fe fc09 	bl	8006628 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e1a:	4b19      	ldr	r3, [pc, #100]	@ (8007e80 <xTaskRemoveFromEventList+0xb4>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d903      	bls.n	8007e2a <xTaskRemoveFromEventList+0x5e>
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e26:	4a16      	ldr	r2, [pc, #88]	@ (8007e80 <xTaskRemoveFromEventList+0xb4>)
 8007e28:	6013      	str	r3, [r2, #0]
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e2e:	4613      	mov	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	4a13      	ldr	r2, [pc, #76]	@ (8007e84 <xTaskRemoveFromEventList+0xb8>)
 8007e38:	441a      	add	r2, r3
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	3304      	adds	r3, #4
 8007e3e:	4619      	mov	r1, r3
 8007e40:	4610      	mov	r0, r2
 8007e42:	f7fe fb94 	bl	800656e <vListInsertEnd>
 8007e46:	e005      	b.n	8007e54 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	3318      	adds	r3, #24
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	480e      	ldr	r0, [pc, #56]	@ (8007e88 <xTaskRemoveFromEventList+0xbc>)
 8007e50:	f7fe fb8d 	bl	800656e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e58:	4b0c      	ldr	r3, [pc, #48]	@ (8007e8c <xTaskRemoveFromEventList+0xc0>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d905      	bls.n	8007e6e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007e62:	2301      	movs	r3, #1
 8007e64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007e66:	4b0a      	ldr	r3, [pc, #40]	@ (8007e90 <xTaskRemoveFromEventList+0xc4>)
 8007e68:	2201      	movs	r2, #1
 8007e6a:	601a      	str	r2, [r3, #0]
 8007e6c:	e001      	b.n	8007e72 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007e72:	697b      	ldr	r3, [r7, #20]
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3718      	adds	r7, #24
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}
 8007e7c:	20000e98 	.word	0x20000e98
 8007e80:	20000e78 	.word	0x20000e78
 8007e84:	200009a0 	.word	0x200009a0
 8007e88:	20000e30 	.word	0x20000e30
 8007e8c:	2000099c 	.word	0x2000099c
 8007e90:	20000e84 	.word	0x20000e84

08007e94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007e9c:	4b06      	ldr	r3, [pc, #24]	@ (8007eb8 <vTaskInternalSetTimeOutState+0x24>)
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ea4:	4b05      	ldr	r3, [pc, #20]	@ (8007ebc <vTaskInternalSetTimeOutState+0x28>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	605a      	str	r2, [r3, #4]
}
 8007eac:	bf00      	nop
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr
 8007eb8:	20000e88 	.word	0x20000e88
 8007ebc:	20000e74 	.word	0x20000e74

08007ec0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b088      	sub	sp, #32
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10b      	bne.n	8007ee8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	613b      	str	r3, [r7, #16]
}
 8007ee2:	bf00      	nop
 8007ee4:	bf00      	nop
 8007ee6:	e7fd      	b.n	8007ee4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d10b      	bne.n	8007f06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	60fb      	str	r3, [r7, #12]
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	e7fd      	b.n	8007f02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007f06:	f000 ffa7 	bl	8008e58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8007f80 <xTaskCheckForTimeOut+0xc0>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	69ba      	ldr	r2, [r7, #24]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f22:	d102      	bne.n	8007f2a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f24:	2300      	movs	r3, #0
 8007f26:	61fb      	str	r3, [r7, #28]
 8007f28:	e023      	b.n	8007f72 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	4b15      	ldr	r3, [pc, #84]	@ (8007f84 <xTaskCheckForTimeOut+0xc4>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d007      	beq.n	8007f46 <xTaskCheckForTimeOut+0x86>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	69ba      	ldr	r2, [r7, #24]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d302      	bcc.n	8007f46 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f40:	2301      	movs	r3, #1
 8007f42:	61fb      	str	r3, [r7, #28]
 8007f44:	e015      	b.n	8007f72 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	697a      	ldr	r2, [r7, #20]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d20b      	bcs.n	8007f68 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	1ad2      	subs	r2, r2, r3
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7ff ff99 	bl	8007e94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007f62:	2300      	movs	r3, #0
 8007f64:	61fb      	str	r3, [r7, #28]
 8007f66:	e004      	b.n	8007f72 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007f72:	f000 ffa3 	bl	8008ebc <vPortExitCritical>

	return xReturn;
 8007f76:	69fb      	ldr	r3, [r7, #28]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3720      	adds	r7, #32
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	20000e74 	.word	0x20000e74
 8007f84:	20000e88 	.word	0x20000e88

08007f88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007f88:	b480      	push	{r7}
 8007f8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007f8c:	4b03      	ldr	r3, [pc, #12]	@ (8007f9c <vTaskMissedYield+0x14>)
 8007f8e:	2201      	movs	r2, #1
 8007f90:	601a      	str	r2, [r3, #0]
}
 8007f92:	bf00      	nop
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	20000e84 	.word	0x20000e84

08007fa0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007fa8:	f000 f852 	bl	8008050 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007fac:	4b06      	ldr	r3, [pc, #24]	@ (8007fc8 <prvIdleTask+0x28>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d9f9      	bls.n	8007fa8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007fb4:	4b05      	ldr	r3, [pc, #20]	@ (8007fcc <prvIdleTask+0x2c>)
 8007fb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007fc4:	e7f0      	b.n	8007fa8 <prvIdleTask+0x8>
 8007fc6:	bf00      	nop
 8007fc8:	200009a0 	.word	0x200009a0
 8007fcc:	e000ed04 	.word	0xe000ed04

08007fd0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	607b      	str	r3, [r7, #4]
 8007fda:	e00c      	b.n	8007ff6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	4413      	add	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4a12      	ldr	r2, [pc, #72]	@ (8008030 <prvInitialiseTaskLists+0x60>)
 8007fe8:	4413      	add	r3, r2
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe fa92 	bl	8006514 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	607b      	str	r3, [r7, #4]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b37      	cmp	r3, #55	@ 0x37
 8007ffa:	d9ef      	bls.n	8007fdc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ffc:	480d      	ldr	r0, [pc, #52]	@ (8008034 <prvInitialiseTaskLists+0x64>)
 8007ffe:	f7fe fa89 	bl	8006514 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008002:	480d      	ldr	r0, [pc, #52]	@ (8008038 <prvInitialiseTaskLists+0x68>)
 8008004:	f7fe fa86 	bl	8006514 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008008:	480c      	ldr	r0, [pc, #48]	@ (800803c <prvInitialiseTaskLists+0x6c>)
 800800a:	f7fe fa83 	bl	8006514 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800800e:	480c      	ldr	r0, [pc, #48]	@ (8008040 <prvInitialiseTaskLists+0x70>)
 8008010:	f7fe fa80 	bl	8006514 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008014:	480b      	ldr	r0, [pc, #44]	@ (8008044 <prvInitialiseTaskLists+0x74>)
 8008016:	f7fe fa7d 	bl	8006514 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800801a:	4b0b      	ldr	r3, [pc, #44]	@ (8008048 <prvInitialiseTaskLists+0x78>)
 800801c:	4a05      	ldr	r2, [pc, #20]	@ (8008034 <prvInitialiseTaskLists+0x64>)
 800801e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008020:	4b0a      	ldr	r3, [pc, #40]	@ (800804c <prvInitialiseTaskLists+0x7c>)
 8008022:	4a05      	ldr	r2, [pc, #20]	@ (8008038 <prvInitialiseTaskLists+0x68>)
 8008024:	601a      	str	r2, [r3, #0]
}
 8008026:	bf00      	nop
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	200009a0 	.word	0x200009a0
 8008034:	20000e00 	.word	0x20000e00
 8008038:	20000e14 	.word	0x20000e14
 800803c:	20000e30 	.word	0x20000e30
 8008040:	20000e44 	.word	0x20000e44
 8008044:	20000e5c 	.word	0x20000e5c
 8008048:	20000e28 	.word	0x20000e28
 800804c:	20000e2c 	.word	0x20000e2c

08008050 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008056:	e019      	b.n	800808c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008058:	f000 fefe 	bl	8008e58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800805c:	4b10      	ldr	r3, [pc, #64]	@ (80080a0 <prvCheckTasksWaitingTermination+0x50>)
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	3304      	adds	r3, #4
 8008068:	4618      	mov	r0, r3
 800806a:	f7fe fadd 	bl	8006628 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800806e:	4b0d      	ldr	r3, [pc, #52]	@ (80080a4 <prvCheckTasksWaitingTermination+0x54>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3b01      	subs	r3, #1
 8008074:	4a0b      	ldr	r2, [pc, #44]	@ (80080a4 <prvCheckTasksWaitingTermination+0x54>)
 8008076:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008078:	4b0b      	ldr	r3, [pc, #44]	@ (80080a8 <prvCheckTasksWaitingTermination+0x58>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	3b01      	subs	r3, #1
 800807e:	4a0a      	ldr	r2, [pc, #40]	@ (80080a8 <prvCheckTasksWaitingTermination+0x58>)
 8008080:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008082:	f000 ff1b 	bl	8008ebc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f810 	bl	80080ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800808c:	4b06      	ldr	r3, [pc, #24]	@ (80080a8 <prvCheckTasksWaitingTermination+0x58>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1e1      	bne.n	8008058 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000e44 	.word	0x20000e44
 80080a4:	20000e70 	.word	0x20000e70
 80080a8:	20000e58 	.word	0x20000e58

080080ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3354      	adds	r3, #84	@ 0x54
 80080b8:	4618      	mov	r0, r3
 80080ba:	f001 fa0b 	bl	80094d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d108      	bne.n	80080da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080cc:	4618      	mov	r0, r3
 80080ce:	f001 f8b3 	bl	8009238 <vPortFree>
				vPortFree( pxTCB );
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f001 f8b0 	bl	8009238 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80080d8:	e019      	b.n	800810e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d103      	bne.n	80080ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f001 f8a7 	bl	8009238 <vPortFree>
	}
 80080ea:	e010      	b.n	800810e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	d00b      	beq.n	800810e <prvDeleteTCB+0x62>
	__asm volatile
 80080f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	60fb      	str	r3, [r7, #12]
}
 8008108:	bf00      	nop
 800810a:	bf00      	nop
 800810c:	e7fd      	b.n	800810a <prvDeleteTCB+0x5e>
	}
 800810e:	bf00      	nop
 8008110:	3710      	adds	r7, #16
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
	...

08008118 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800811e:	4b0c      	ldr	r3, [pc, #48]	@ (8008150 <prvResetNextTaskUnblockTime+0x38>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d104      	bne.n	8008132 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008128:	4b0a      	ldr	r3, [pc, #40]	@ (8008154 <prvResetNextTaskUnblockTime+0x3c>)
 800812a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800812e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008130:	e008      	b.n	8008144 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008132:	4b07      	ldr	r3, [pc, #28]	@ (8008150 <prvResetNextTaskUnblockTime+0x38>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	4a04      	ldr	r2, [pc, #16]	@ (8008154 <prvResetNextTaskUnblockTime+0x3c>)
 8008142:	6013      	str	r3, [r2, #0]
}
 8008144:	bf00      	nop
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	20000e28 	.word	0x20000e28
 8008154:	20000e90 	.word	0x20000e90

08008158 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800815e:	4b05      	ldr	r3, [pc, #20]	@ (8008174 <xTaskGetCurrentTaskHandle+0x1c>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008164:	687b      	ldr	r3, [r7, #4]
	}
 8008166:	4618      	mov	r0, r3
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	2000099c 	.word	0x2000099c

08008178 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800817e:	4b0b      	ldr	r3, [pc, #44]	@ (80081ac <xTaskGetSchedulerState+0x34>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d102      	bne.n	800818c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008186:	2301      	movs	r3, #1
 8008188:	607b      	str	r3, [r7, #4]
 800818a:	e008      	b.n	800819e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800818c:	4b08      	ldr	r3, [pc, #32]	@ (80081b0 <xTaskGetSchedulerState+0x38>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d102      	bne.n	800819a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008194:	2302      	movs	r3, #2
 8008196:	607b      	str	r3, [r7, #4]
 8008198:	e001      	b.n	800819e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800819a:	2300      	movs	r3, #0
 800819c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800819e:	687b      	ldr	r3, [r7, #4]
	}
 80081a0:	4618      	mov	r0, r3
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr
 80081ac:	20000e7c 	.word	0x20000e7c
 80081b0:	20000e98 	.word	0x20000e98

080081b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80081c0:	2300      	movs	r3, #0
 80081c2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d051      	beq.n	800826e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008278 <xTaskPriorityInherit+0xc4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d241      	bcs.n	800825c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	db06      	blt.n	80081ee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081e0:	4b25      	ldr	r3, [pc, #148]	@ (8008278 <xTaskPriorityInherit+0xc4>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	6959      	ldr	r1, [r3, #20]
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081f6:	4613      	mov	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	4413      	add	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4a1f      	ldr	r2, [pc, #124]	@ (800827c <xTaskPriorityInherit+0xc8>)
 8008200:	4413      	add	r3, r2
 8008202:	4299      	cmp	r1, r3
 8008204:	d122      	bne.n	800824c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	3304      	adds	r3, #4
 800820a:	4618      	mov	r0, r3
 800820c:	f7fe fa0c 	bl	8006628 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008210:	4b19      	ldr	r3, [pc, #100]	@ (8008278 <xTaskPriorityInherit+0xc4>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800821e:	4b18      	ldr	r3, [pc, #96]	@ (8008280 <xTaskPriorityInherit+0xcc>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	429a      	cmp	r2, r3
 8008224:	d903      	bls.n	800822e <xTaskPriorityInherit+0x7a>
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822a:	4a15      	ldr	r2, [pc, #84]	@ (8008280 <xTaskPriorityInherit+0xcc>)
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008232:	4613      	mov	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	4a10      	ldr	r2, [pc, #64]	@ (800827c <xTaskPriorityInherit+0xc8>)
 800823c:	441a      	add	r2, r3
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	3304      	adds	r3, #4
 8008242:	4619      	mov	r1, r3
 8008244:	4610      	mov	r0, r2
 8008246:	f7fe f992 	bl	800656e <vListInsertEnd>
 800824a:	e004      	b.n	8008256 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800824c:	4b0a      	ldr	r3, [pc, #40]	@ (8008278 <xTaskPriorityInherit+0xc4>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008256:	2301      	movs	r3, #1
 8008258:	60fb      	str	r3, [r7, #12]
 800825a:	e008      	b.n	800826e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008260:	4b05      	ldr	r3, [pc, #20]	@ (8008278 <xTaskPriorityInherit+0xc4>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008266:	429a      	cmp	r2, r3
 8008268:	d201      	bcs.n	800826e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800826a:	2301      	movs	r3, #1
 800826c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800826e:	68fb      	ldr	r3, [r7, #12]
	}
 8008270:	4618      	mov	r0, r3
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	2000099c 	.word	0x2000099c
 800827c:	200009a0 	.word	0x200009a0
 8008280:	20000e78 	.word	0x20000e78

08008284 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008290:	2300      	movs	r3, #0
 8008292:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d058      	beq.n	800834c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800829a:	4b2f      	ldr	r3, [pc, #188]	@ (8008358 <xTaskPriorityDisinherit+0xd4>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d00b      	beq.n	80082bc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80082a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	60fb      	str	r3, [r7, #12]
}
 80082b6:	bf00      	nop
 80082b8:	bf00      	nop
 80082ba:	e7fd      	b.n	80082b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10b      	bne.n	80082dc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	60bb      	str	r3, [r7, #8]
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	e7fd      	b.n	80082d8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082e0:	1e5a      	subs	r2, r3, #1
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d02c      	beq.n	800834c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d128      	bne.n	800834c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	3304      	adds	r3, #4
 80082fe:	4618      	mov	r0, r3
 8008300:	f7fe f992 	bl	8006628 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008310:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800831c:	4b0f      	ldr	r3, [pc, #60]	@ (800835c <xTaskPriorityDisinherit+0xd8>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	429a      	cmp	r2, r3
 8008322:	d903      	bls.n	800832c <xTaskPriorityDisinherit+0xa8>
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008328:	4a0c      	ldr	r2, [pc, #48]	@ (800835c <xTaskPriorityDisinherit+0xd8>)
 800832a:	6013      	str	r3, [r2, #0]
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008330:	4613      	mov	r3, r2
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	4413      	add	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	4a09      	ldr	r2, [pc, #36]	@ (8008360 <xTaskPriorityDisinherit+0xdc>)
 800833a:	441a      	add	r2, r3
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	3304      	adds	r3, #4
 8008340:	4619      	mov	r1, r3
 8008342:	4610      	mov	r0, r2
 8008344:	f7fe f913 	bl	800656e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008348:	2301      	movs	r3, #1
 800834a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800834c:	697b      	ldr	r3, [r7, #20]
	}
 800834e:	4618      	mov	r0, r3
 8008350:	3718      	adds	r7, #24
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	2000099c 	.word	0x2000099c
 800835c:	20000e78 	.word	0x20000e78
 8008360:	200009a0 	.word	0x200009a0

08008364 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008364:	b580      	push	{r7, lr}
 8008366:	b088      	sub	sp, #32
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008372:	2301      	movs	r3, #1
 8008374:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d06c      	beq.n	8008456 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008380:	2b00      	cmp	r3, #0
 8008382:	d10b      	bne.n	800839c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008388:	f383 8811 	msr	BASEPRI, r3
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	60fb      	str	r3, [r7, #12]
}
 8008396:	bf00      	nop
 8008398:	bf00      	nop
 800839a:	e7fd      	b.n	8008398 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d902      	bls.n	80083ac <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	61fb      	str	r3, [r7, #28]
 80083aa:	e002      	b.n	80083b2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083b0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b6:	69fa      	ldr	r2, [r7, #28]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d04c      	beq.n	8008456 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80083bc:	69bb      	ldr	r3, [r7, #24]
 80083be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d147      	bne.n	8008456 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80083c6:	4b26      	ldr	r3, [pc, #152]	@ (8008460 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	69ba      	ldr	r2, [r7, #24]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d10b      	bne.n	80083e8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80083d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d4:	f383 8811 	msr	BASEPRI, r3
 80083d8:	f3bf 8f6f 	isb	sy
 80083dc:	f3bf 8f4f 	dsb	sy
 80083e0:	60bb      	str	r3, [r7, #8]
}
 80083e2:	bf00      	nop
 80083e4:	bf00      	nop
 80083e6:	e7fd      	b.n	80083e4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80083e8:	69bb      	ldr	r3, [r7, #24]
 80083ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	69fa      	ldr	r2, [r7, #28]
 80083f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80083f4:	69bb      	ldr	r3, [r7, #24]
 80083f6:	699b      	ldr	r3, [r3, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	db04      	blt.n	8008406 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	6959      	ldr	r1, [r3, #20]
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	4613      	mov	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4a13      	ldr	r2, [pc, #76]	@ (8008464 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008416:	4413      	add	r3, r2
 8008418:	4299      	cmp	r1, r3
 800841a:	d11c      	bne.n	8008456 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	3304      	adds	r3, #4
 8008420:	4618      	mov	r0, r3
 8008422:	f7fe f901 	bl	8006628 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800842a:	4b0f      	ldr	r3, [pc, #60]	@ (8008468 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	429a      	cmp	r2, r3
 8008430:	d903      	bls.n	800843a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008436:	4a0c      	ldr	r2, [pc, #48]	@ (8008468 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008438:	6013      	str	r3, [r2, #0]
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800843e:	4613      	mov	r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	4413      	add	r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4a07      	ldr	r2, [pc, #28]	@ (8008464 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008448:	441a      	add	r2, r3
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	3304      	adds	r3, #4
 800844e:	4619      	mov	r1, r3
 8008450:	4610      	mov	r0, r2
 8008452:	f7fe f88c 	bl	800656e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008456:	bf00      	nop
 8008458:	3720      	adds	r7, #32
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	2000099c 	.word	0x2000099c
 8008464:	200009a0 	.word	0x200009a0
 8008468:	20000e78 	.word	0x20000e78

0800846c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800846c:	b480      	push	{r7}
 800846e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008470:	4b07      	ldr	r3, [pc, #28]	@ (8008490 <pvTaskIncrementMutexHeldCount+0x24>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d004      	beq.n	8008482 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008478:	4b05      	ldr	r3, [pc, #20]	@ (8008490 <pvTaskIncrementMutexHeldCount+0x24>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800847e:	3201      	adds	r2, #1
 8008480:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008482:	4b03      	ldr	r3, [pc, #12]	@ (8008490 <pvTaskIncrementMutexHeldCount+0x24>)
 8008484:	681b      	ldr	r3, [r3, #0]
	}
 8008486:	4618      	mov	r0, r3
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	2000099c 	.word	0x2000099c

08008494 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800849e:	4b21      	ldr	r3, [pc, #132]	@ (8008524 <prvAddCurrentTaskToDelayedList+0x90>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084a4:	4b20      	ldr	r3, [pc, #128]	@ (8008528 <prvAddCurrentTaskToDelayedList+0x94>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3304      	adds	r3, #4
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe f8bc 	bl	8006628 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084b6:	d10a      	bne.n	80084ce <prvAddCurrentTaskToDelayedList+0x3a>
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d007      	beq.n	80084ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084be:	4b1a      	ldr	r3, [pc, #104]	@ (8008528 <prvAddCurrentTaskToDelayedList+0x94>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	3304      	adds	r3, #4
 80084c4:	4619      	mov	r1, r3
 80084c6:	4819      	ldr	r0, [pc, #100]	@ (800852c <prvAddCurrentTaskToDelayedList+0x98>)
 80084c8:	f7fe f851 	bl	800656e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80084cc:	e026      	b.n	800851c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4413      	add	r3, r2
 80084d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084d6:	4b14      	ldr	r3, [pc, #80]	@ (8008528 <prvAddCurrentTaskToDelayedList+0x94>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d209      	bcs.n	80084fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084e6:	4b12      	ldr	r3, [pc, #72]	@ (8008530 <prvAddCurrentTaskToDelayedList+0x9c>)
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008528 <prvAddCurrentTaskToDelayedList+0x94>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3304      	adds	r3, #4
 80084f0:	4619      	mov	r1, r3
 80084f2:	4610      	mov	r0, r2
 80084f4:	f7fe f85f 	bl	80065b6 <vListInsert>
}
 80084f8:	e010      	b.n	800851c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008534 <prvAddCurrentTaskToDelayedList+0xa0>)
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008528 <prvAddCurrentTaskToDelayedList+0x94>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3304      	adds	r3, #4
 8008504:	4619      	mov	r1, r3
 8008506:	4610      	mov	r0, r2
 8008508:	f7fe f855 	bl	80065b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800850c:	4b0a      	ldr	r3, [pc, #40]	@ (8008538 <prvAddCurrentTaskToDelayedList+0xa4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	429a      	cmp	r2, r3
 8008514:	d202      	bcs.n	800851c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008516:	4a08      	ldr	r2, [pc, #32]	@ (8008538 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	6013      	str	r3, [r2, #0]
}
 800851c:	bf00      	nop
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	20000e74 	.word	0x20000e74
 8008528:	2000099c 	.word	0x2000099c
 800852c:	20000e5c 	.word	0x20000e5c
 8008530:	20000e2c 	.word	0x20000e2c
 8008534:	20000e28 	.word	0x20000e28
 8008538:	20000e90 	.word	0x20000e90

0800853c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b08a      	sub	sp, #40	@ 0x28
 8008540:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008542:	2300      	movs	r3, #0
 8008544:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008546:	f000 fb13 	bl	8008b70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800854a:	4b1d      	ldr	r3, [pc, #116]	@ (80085c0 <xTimerCreateTimerTask+0x84>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d021      	beq.n	8008596 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008552:	2300      	movs	r3, #0
 8008554:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008556:	2300      	movs	r3, #0
 8008558:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800855a:	1d3a      	adds	r2, r7, #4
 800855c:	f107 0108 	add.w	r1, r7, #8
 8008560:	f107 030c 	add.w	r3, r7, #12
 8008564:	4618      	mov	r0, r3
 8008566:	f7fd ffbb 	bl	80064e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800856a:	6879      	ldr	r1, [r7, #4]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	9202      	str	r2, [sp, #8]
 8008572:	9301      	str	r3, [sp, #4]
 8008574:	2302      	movs	r3, #2
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	2300      	movs	r3, #0
 800857a:	460a      	mov	r2, r1
 800857c:	4911      	ldr	r1, [pc, #68]	@ (80085c4 <xTimerCreateTimerTask+0x88>)
 800857e:	4812      	ldr	r0, [pc, #72]	@ (80085c8 <xTimerCreateTimerTask+0x8c>)
 8008580:	f7fe ff92 	bl	80074a8 <xTaskCreateStatic>
 8008584:	4603      	mov	r3, r0
 8008586:	4a11      	ldr	r2, [pc, #68]	@ (80085cc <xTimerCreateTimerTask+0x90>)
 8008588:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800858a:	4b10      	ldr	r3, [pc, #64]	@ (80085cc <xTimerCreateTimerTask+0x90>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008592:	2301      	movs	r3, #1
 8008594:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10b      	bne.n	80085b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	613b      	str	r3, [r7, #16]
}
 80085ae:	bf00      	nop
 80085b0:	bf00      	nop
 80085b2:	e7fd      	b.n	80085b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80085b4:	697b      	ldr	r3, [r7, #20]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3718      	adds	r7, #24
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	20000ecc 	.word	0x20000ecc
 80085c4:	080096ac 	.word	0x080096ac
 80085c8:	08008709 	.word	0x08008709
 80085cc:	20000ed0 	.word	0x20000ed0

080085d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	@ 0x28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
 80085dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80085de:	2300      	movs	r3, #0
 80085e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10b      	bne.n	8008600 <xTimerGenericCommand+0x30>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	623b      	str	r3, [r7, #32]
}
 80085fa:	bf00      	nop
 80085fc:	bf00      	nop
 80085fe:	e7fd      	b.n	80085fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008600:	4b19      	ldr	r3, [pc, #100]	@ (8008668 <xTimerGenericCommand+0x98>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d02a      	beq.n	800865e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2b05      	cmp	r3, #5
 8008618:	dc18      	bgt.n	800864c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800861a:	f7ff fdad 	bl	8008178 <xTaskGetSchedulerState>
 800861e:	4603      	mov	r3, r0
 8008620:	2b02      	cmp	r3, #2
 8008622:	d109      	bne.n	8008638 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008624:	4b10      	ldr	r3, [pc, #64]	@ (8008668 <xTimerGenericCommand+0x98>)
 8008626:	6818      	ldr	r0, [r3, #0]
 8008628:	f107 0110 	add.w	r1, r7, #16
 800862c:	2300      	movs	r3, #0
 800862e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008630:	f7fe fa22 	bl	8006a78 <xQueueGenericSend>
 8008634:	6278      	str	r0, [r7, #36]	@ 0x24
 8008636:	e012      	b.n	800865e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008638:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <xTimerGenericCommand+0x98>)
 800863a:	6818      	ldr	r0, [r3, #0]
 800863c:	f107 0110 	add.w	r1, r7, #16
 8008640:	2300      	movs	r3, #0
 8008642:	2200      	movs	r2, #0
 8008644:	f7fe fa18 	bl	8006a78 <xQueueGenericSend>
 8008648:	6278      	str	r0, [r7, #36]	@ 0x24
 800864a:	e008      	b.n	800865e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800864c:	4b06      	ldr	r3, [pc, #24]	@ (8008668 <xTimerGenericCommand+0x98>)
 800864e:	6818      	ldr	r0, [r3, #0]
 8008650:	f107 0110 	add.w	r1, r7, #16
 8008654:	2300      	movs	r3, #0
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	f7fe fb10 	bl	8006c7c <xQueueGenericSendFromISR>
 800865c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800865e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008660:	4618      	mov	r0, r3
 8008662:	3728      	adds	r7, #40	@ 0x28
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}
 8008668:	20000ecc 	.word	0x20000ecc

0800866c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b088      	sub	sp, #32
 8008670:	af02      	add	r7, sp, #8
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008676:	4b23      	ldr	r3, [pc, #140]	@ (8008704 <prvProcessExpiredTimer+0x98>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	3304      	adds	r3, #4
 8008684:	4618      	mov	r0, r3
 8008686:	f7fd ffcf 	bl	8006628 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008690:	f003 0304 	and.w	r3, r3, #4
 8008694:	2b00      	cmp	r3, #0
 8008696:	d023      	beq.n	80086e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	699a      	ldr	r2, [r3, #24]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	18d1      	adds	r1, r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	683a      	ldr	r2, [r7, #0]
 80086a4:	6978      	ldr	r0, [r7, #20]
 80086a6:	f000 f8d5 	bl	8008854 <prvInsertTimerInActiveList>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d020      	beq.n	80086f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086b0:	2300      	movs	r3, #0
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	2300      	movs	r3, #0
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	2100      	movs	r1, #0
 80086ba:	6978      	ldr	r0, [r7, #20]
 80086bc:	f7ff ff88 	bl	80085d0 <xTimerGenericCommand>
 80086c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d114      	bne.n	80086f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80086c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
 80086d8:	60fb      	str	r3, [r7, #12]
}
 80086da:	bf00      	nop
 80086dc:	bf00      	nop
 80086de:	e7fd      	b.n	80086dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086e6:	f023 0301 	bic.w	r3, r3, #1
 80086ea:	b2da      	uxtb	r2, r3
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	6978      	ldr	r0, [r7, #20]
 80086f8:	4798      	blx	r3
}
 80086fa:	bf00      	nop
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	20000ec4 	.word	0x20000ec4

08008708 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008710:	f107 0308 	add.w	r3, r7, #8
 8008714:	4618      	mov	r0, r3
 8008716:	f000 f859 	bl	80087cc <prvGetNextExpireTime>
 800871a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	4619      	mov	r1, r3
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 f805 	bl	8008730 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008726:	f000 f8d7 	bl	80088d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800872a:	bf00      	nop
 800872c:	e7f0      	b.n	8008710 <prvTimerTask+0x8>
	...

08008730 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800873a:	f7ff f919 	bl	8007970 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800873e:	f107 0308 	add.w	r3, r7, #8
 8008742:	4618      	mov	r0, r3
 8008744:	f000 f866 	bl	8008814 <prvSampleTimeNow>
 8008748:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d130      	bne.n	80087b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d10a      	bne.n	800876c <prvProcessTimerOrBlockTask+0x3c>
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	429a      	cmp	r2, r3
 800875c:	d806      	bhi.n	800876c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800875e:	f7ff f915 	bl	800798c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008762:	68f9      	ldr	r1, [r7, #12]
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f7ff ff81 	bl	800866c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800876a:	e024      	b.n	80087b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d008      	beq.n	8008784 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008772:	4b13      	ldr	r3, [pc, #76]	@ (80087c0 <prvProcessTimerOrBlockTask+0x90>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d101      	bne.n	8008780 <prvProcessTimerOrBlockTask+0x50>
 800877c:	2301      	movs	r3, #1
 800877e:	e000      	b.n	8008782 <prvProcessTimerOrBlockTask+0x52>
 8008780:	2300      	movs	r3, #0
 8008782:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008784:	4b0f      	ldr	r3, [pc, #60]	@ (80087c4 <prvProcessTimerOrBlockTask+0x94>)
 8008786:	6818      	ldr	r0, [r3, #0]
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	683a      	ldr	r2, [r7, #0]
 8008790:	4619      	mov	r1, r3
 8008792:	f7fe fe55 	bl	8007440 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008796:	f7ff f8f9 	bl	800798c <xTaskResumeAll>
 800879a:	4603      	mov	r3, r0
 800879c:	2b00      	cmp	r3, #0
 800879e:	d10a      	bne.n	80087b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80087a0:	4b09      	ldr	r3, [pc, #36]	@ (80087c8 <prvProcessTimerOrBlockTask+0x98>)
 80087a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087a6:	601a      	str	r2, [r3, #0]
 80087a8:	f3bf 8f4f 	dsb	sy
 80087ac:	f3bf 8f6f 	isb	sy
}
 80087b0:	e001      	b.n	80087b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80087b2:	f7ff f8eb 	bl	800798c <xTaskResumeAll>
}
 80087b6:	bf00      	nop
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	20000ec8 	.word	0x20000ec8
 80087c4:	20000ecc 	.word	0x20000ecc
 80087c8:	e000ed04 	.word	0xe000ed04

080087cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80087d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008810 <prvGetNextExpireTime+0x44>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d101      	bne.n	80087e2 <prvGetNextExpireTime+0x16>
 80087de:	2201      	movs	r2, #1
 80087e0:	e000      	b.n	80087e4 <prvGetNextExpireTime+0x18>
 80087e2:	2200      	movs	r2, #0
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d105      	bne.n	80087fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087f0:	4b07      	ldr	r3, [pc, #28]	@ (8008810 <prvGetNextExpireTime+0x44>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	60fb      	str	r3, [r7, #12]
 80087fa:	e001      	b.n	8008800 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80087fc:	2300      	movs	r3, #0
 80087fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008800:	68fb      	ldr	r3, [r7, #12]
}
 8008802:	4618      	mov	r0, r3
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	20000ec4 	.word	0x20000ec4

08008814 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800881c:	f7ff f954 	bl	8007ac8 <xTaskGetTickCount>
 8008820:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008822:	4b0b      	ldr	r3, [pc, #44]	@ (8008850 <prvSampleTimeNow+0x3c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	429a      	cmp	r2, r3
 800882a:	d205      	bcs.n	8008838 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800882c:	f000 f93a 	bl	8008aa4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	601a      	str	r2, [r3, #0]
 8008836:	e002      	b.n	800883e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800883e:	4a04      	ldr	r2, [pc, #16]	@ (8008850 <prvSampleTimeNow+0x3c>)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008844:	68fb      	ldr	r3, [r7, #12]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000ed4 	.word	0x20000ed4

08008854 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
 8008860:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008862:	2300      	movs	r3, #0
 8008864:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	68ba      	ldr	r2, [r7, #8]
 800886a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	429a      	cmp	r2, r3
 8008878:	d812      	bhi.n	80088a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	1ad2      	subs	r2, r2, r3
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	429a      	cmp	r2, r3
 8008886:	d302      	bcc.n	800888e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008888:	2301      	movs	r3, #1
 800888a:	617b      	str	r3, [r7, #20]
 800888c:	e01b      	b.n	80088c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800888e:	4b10      	ldr	r3, [pc, #64]	@ (80088d0 <prvInsertTimerInActiveList+0x7c>)
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	3304      	adds	r3, #4
 8008896:	4619      	mov	r1, r3
 8008898:	4610      	mov	r0, r2
 800889a:	f7fd fe8c 	bl	80065b6 <vListInsert>
 800889e:	e012      	b.n	80088c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d206      	bcs.n	80088b6 <prvInsertTimerInActiveList+0x62>
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d302      	bcc.n	80088b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80088b0:	2301      	movs	r3, #1
 80088b2:	617b      	str	r3, [r7, #20]
 80088b4:	e007      	b.n	80088c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088b6:	4b07      	ldr	r3, [pc, #28]	@ (80088d4 <prvInsertTimerInActiveList+0x80>)
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	3304      	adds	r3, #4
 80088be:	4619      	mov	r1, r3
 80088c0:	4610      	mov	r0, r2
 80088c2:	f7fd fe78 	bl	80065b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80088c6:	697b      	ldr	r3, [r7, #20]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3718      	adds	r7, #24
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}
 80088d0:	20000ec8 	.word	0x20000ec8
 80088d4:	20000ec4 	.word	0x20000ec4

080088d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b08e      	sub	sp, #56	@ 0x38
 80088dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088de:	e0ce      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	da19      	bge.n	800891a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80088e6:	1d3b      	adds	r3, r7, #4
 80088e8:	3304      	adds	r3, #4
 80088ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80088ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10b      	bne.n	800890a <prvProcessReceivedCommands+0x32>
	__asm volatile
 80088f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f6:	f383 8811 	msr	BASEPRI, r3
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	61fb      	str	r3, [r7, #28]
}
 8008904:	bf00      	nop
 8008906:	bf00      	nop
 8008908:	e7fd      	b.n	8008906 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008910:	6850      	ldr	r0, [r2, #4]
 8008912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008914:	6892      	ldr	r2, [r2, #8]
 8008916:	4611      	mov	r1, r2
 8008918:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2b00      	cmp	r3, #0
 800891e:	f2c0 80ae 	blt.w	8008a7e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d004      	beq.n	8008938 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800892e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008930:	3304      	adds	r3, #4
 8008932:	4618      	mov	r0, r3
 8008934:	f7fd fe78 	bl	8006628 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008938:	463b      	mov	r3, r7
 800893a:	4618      	mov	r0, r3
 800893c:	f7ff ff6a 	bl	8008814 <prvSampleTimeNow>
 8008940:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2b09      	cmp	r3, #9
 8008946:	f200 8097 	bhi.w	8008a78 <prvProcessReceivedCommands+0x1a0>
 800894a:	a201      	add	r2, pc, #4	@ (adr r2, 8008950 <prvProcessReceivedCommands+0x78>)
 800894c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008950:	08008979 	.word	0x08008979
 8008954:	08008979 	.word	0x08008979
 8008958:	08008979 	.word	0x08008979
 800895c:	080089ef 	.word	0x080089ef
 8008960:	08008a03 	.word	0x08008a03
 8008964:	08008a4f 	.word	0x08008a4f
 8008968:	08008979 	.word	0x08008979
 800896c:	08008979 	.word	0x08008979
 8008970:	080089ef 	.word	0x080089ef
 8008974:	08008a03 	.word	0x08008a03
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800897e:	f043 0301 	orr.w	r3, r3, #1
 8008982:	b2da      	uxtb	r2, r3
 8008984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008986:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800898a:	68ba      	ldr	r2, [r7, #8]
 800898c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	18d1      	adds	r1, r2, r3
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008996:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008998:	f7ff ff5c 	bl	8008854 <prvInsertTimerInActiveList>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d06c      	beq.n	8008a7c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089b0:	f003 0304 	and.w	r3, r3, #4
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d061      	beq.n	8008a7c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089bc:	699b      	ldr	r3, [r3, #24]
 80089be:	441a      	add	r2, r3
 80089c0:	2300      	movs	r3, #0
 80089c2:	9300      	str	r3, [sp, #0]
 80089c4:	2300      	movs	r3, #0
 80089c6:	2100      	movs	r1, #0
 80089c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ca:	f7ff fe01 	bl	80085d0 <xTimerGenericCommand>
 80089ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d152      	bne.n	8008a7c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80089d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089da:	f383 8811 	msr	BASEPRI, r3
 80089de:	f3bf 8f6f 	isb	sy
 80089e2:	f3bf 8f4f 	dsb	sy
 80089e6:	61bb      	str	r3, [r7, #24]
}
 80089e8:	bf00      	nop
 80089ea:	bf00      	nop
 80089ec:	e7fd      	b.n	80089ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f4:	f023 0301 	bic.w	r3, r3, #1
 80089f8:	b2da      	uxtb	r2, r3
 80089fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a00:	e03d      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a08:	f043 0301 	orr.w	r3, r3, #1
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a14:	68ba      	ldr	r2, [r7, #8]
 8008a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a18:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1c:	699b      	ldr	r3, [r3, #24]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d10b      	bne.n	8008a3a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a26:	f383 8811 	msr	BASEPRI, r3
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	f3bf 8f4f 	dsb	sy
 8008a32:	617b      	str	r3, [r7, #20]
}
 8008a34:	bf00      	nop
 8008a36:	bf00      	nop
 8008a38:	e7fd      	b.n	8008a36 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3c:	699a      	ldr	r2, [r3, #24]
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	18d1      	adds	r1, r2, r3
 8008a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a48:	f7ff ff04 	bl	8008854 <prvInsertTimerInActiveList>
					break;
 8008a4c:	e017      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a54:	f003 0302 	and.w	r3, r3, #2
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d103      	bne.n	8008a64 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008a5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a5e:	f000 fbeb 	bl	8009238 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008a62:	e00c      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a6a:	f023 0301 	bic.w	r3, r3, #1
 8008a6e:	b2da      	uxtb	r2, r3
 8008a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a76:	e002      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008a78:	bf00      	nop
 8008a7a:	e000      	b.n	8008a7e <prvProcessReceivedCommands+0x1a6>
					break;
 8008a7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a7e:	4b08      	ldr	r3, [pc, #32]	@ (8008aa0 <prvProcessReceivedCommands+0x1c8>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	1d39      	adds	r1, r7, #4
 8008a84:	2200      	movs	r2, #0
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7fe f996 	bl	8006db8 <xQueueReceive>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f47f af26 	bne.w	80088e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop
 8008a98:	3730      	adds	r7, #48	@ 0x30
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	20000ecc 	.word	0x20000ecc

08008aa4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b088      	sub	sp, #32
 8008aa8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008aaa:	e049      	b.n	8008b40 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008aac:	4b2e      	ldr	r3, [pc, #184]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68db      	ldr	r3, [r3, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7fd fdaf 	bl	8006628 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	68f8      	ldr	r0, [r7, #12]
 8008ad0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ad8:	f003 0304 	and.w	r3, r3, #4
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d02f      	beq.n	8008b40 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	699b      	ldr	r3, [r3, #24]
 8008ae4:	693a      	ldr	r2, [r7, #16]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008aea:	68ba      	ldr	r2, [r7, #8]
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d90e      	bls.n	8008b10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	68ba      	ldr	r2, [r7, #8]
 8008af6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008afe:	4b1a      	ldr	r3, [pc, #104]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3304      	adds	r3, #4
 8008b06:	4619      	mov	r1, r3
 8008b08:	4610      	mov	r0, r2
 8008b0a:	f7fd fd54 	bl	80065b6 <vListInsert>
 8008b0e:	e017      	b.n	8008b40 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b10:	2300      	movs	r3, #0
 8008b12:	9300      	str	r3, [sp, #0]
 8008b14:	2300      	movs	r3, #0
 8008b16:	693a      	ldr	r2, [r7, #16]
 8008b18:	2100      	movs	r1, #0
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f7ff fd58 	bl	80085d0 <xTimerGenericCommand>
 8008b20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10b      	bne.n	8008b40 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2c:	f383 8811 	msr	BASEPRI, r3
 8008b30:	f3bf 8f6f 	isb	sy
 8008b34:	f3bf 8f4f 	dsb	sy
 8008b38:	603b      	str	r3, [r7, #0]
}
 8008b3a:	bf00      	nop
 8008b3c:	bf00      	nop
 8008b3e:	e7fd      	b.n	8008b3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b40:	4b09      	ldr	r3, [pc, #36]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1b0      	bne.n	8008aac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008b4a:	4b07      	ldr	r3, [pc, #28]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008b50:	4b06      	ldr	r3, [pc, #24]	@ (8008b6c <prvSwitchTimerLists+0xc8>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a04      	ldr	r2, [pc, #16]	@ (8008b68 <prvSwitchTimerLists+0xc4>)
 8008b56:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008b58:	4a04      	ldr	r2, [pc, #16]	@ (8008b6c <prvSwitchTimerLists+0xc8>)
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	6013      	str	r3, [r2, #0]
}
 8008b5e:	bf00      	nop
 8008b60:	3718      	adds	r7, #24
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20000ec4 	.word	0x20000ec4
 8008b6c:	20000ec8 	.word	0x20000ec8

08008b70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008b76:	f000 f96f 	bl	8008e58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008b7a:	4b15      	ldr	r3, [pc, #84]	@ (8008bd0 <prvCheckForValidListAndQueue+0x60>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d120      	bne.n	8008bc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008b82:	4814      	ldr	r0, [pc, #80]	@ (8008bd4 <prvCheckForValidListAndQueue+0x64>)
 8008b84:	f7fd fcc6 	bl	8006514 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008b88:	4813      	ldr	r0, [pc, #76]	@ (8008bd8 <prvCheckForValidListAndQueue+0x68>)
 8008b8a:	f7fd fcc3 	bl	8006514 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008b8e:	4b13      	ldr	r3, [pc, #76]	@ (8008bdc <prvCheckForValidListAndQueue+0x6c>)
 8008b90:	4a10      	ldr	r2, [pc, #64]	@ (8008bd4 <prvCheckForValidListAndQueue+0x64>)
 8008b92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008b94:	4b12      	ldr	r3, [pc, #72]	@ (8008be0 <prvCheckForValidListAndQueue+0x70>)
 8008b96:	4a10      	ldr	r2, [pc, #64]	@ (8008bd8 <prvCheckForValidListAndQueue+0x68>)
 8008b98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	4b11      	ldr	r3, [pc, #68]	@ (8008be4 <prvCheckForValidListAndQueue+0x74>)
 8008ba0:	4a11      	ldr	r2, [pc, #68]	@ (8008be8 <prvCheckForValidListAndQueue+0x78>)
 8008ba2:	2110      	movs	r1, #16
 8008ba4:	200a      	movs	r0, #10
 8008ba6:	f7fd fdd3 	bl	8006750 <xQueueGenericCreateStatic>
 8008baa:	4603      	mov	r3, r0
 8008bac:	4a08      	ldr	r2, [pc, #32]	@ (8008bd0 <prvCheckForValidListAndQueue+0x60>)
 8008bae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008bb0:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <prvCheckForValidListAndQueue+0x60>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d005      	beq.n	8008bc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008bb8:	4b05      	ldr	r3, [pc, #20]	@ (8008bd0 <prvCheckForValidListAndQueue+0x60>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	490b      	ldr	r1, [pc, #44]	@ (8008bec <prvCheckForValidListAndQueue+0x7c>)
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7fe fc14 	bl	80073ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bc4:	f000 f97a 	bl	8008ebc <vPortExitCritical>
}
 8008bc8:	bf00      	nop
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	20000ecc 	.word	0x20000ecc
 8008bd4:	20000e9c 	.word	0x20000e9c
 8008bd8:	20000eb0 	.word	0x20000eb0
 8008bdc:	20000ec4 	.word	0x20000ec4
 8008be0:	20000ec8 	.word	0x20000ec8
 8008be4:	20000f78 	.word	0x20000f78
 8008be8:	20000ed8 	.word	0x20000ed8
 8008bec:	080096b4 	.word	0x080096b4

08008bf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	60f8      	str	r0, [r7, #12]
 8008bf8:	60b9      	str	r1, [r7, #8]
 8008bfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	3b04      	subs	r3, #4
 8008c00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	3b04      	subs	r3, #4
 8008c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	f023 0201 	bic.w	r2, r3, #1
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3b04      	subs	r3, #4
 8008c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c20:	4a0c      	ldr	r2, [pc, #48]	@ (8008c54 <pxPortInitialiseStack+0x64>)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	3b14      	subs	r3, #20
 8008c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	3b04      	subs	r3, #4
 8008c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f06f 0202 	mvn.w	r2, #2
 8008c3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	3b20      	subs	r3, #32
 8008c44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c46:	68fb      	ldr	r3, [r7, #12]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	08008c59 	.word	0x08008c59

08008c58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c62:	4b13      	ldr	r3, [pc, #76]	@ (8008cb0 <prvTaskExitError+0x58>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c6a:	d00b      	beq.n	8008c84 <prvTaskExitError+0x2c>
	__asm volatile
 8008c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
 8008c7c:	60fb      	str	r3, [r7, #12]
}
 8008c7e:	bf00      	nop
 8008c80:	bf00      	nop
 8008c82:	e7fd      	b.n	8008c80 <prvTaskExitError+0x28>
	__asm volatile
 8008c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c88:	f383 8811 	msr	BASEPRI, r3
 8008c8c:	f3bf 8f6f 	isb	sy
 8008c90:	f3bf 8f4f 	dsb	sy
 8008c94:	60bb      	str	r3, [r7, #8]
}
 8008c96:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c98:	bf00      	nop
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0fc      	beq.n	8008c9a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ca0:	bf00      	nop
 8008ca2:	bf00      	nop
 8008ca4:	3714      	adds	r7, #20
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	2000002c 	.word	0x2000002c
	...

08008cc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008cc0:	4b07      	ldr	r3, [pc, #28]	@ (8008ce0 <pxCurrentTCBConst2>)
 8008cc2:	6819      	ldr	r1, [r3, #0]
 8008cc4:	6808      	ldr	r0, [r1, #0]
 8008cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cca:	f380 8809 	msr	PSP, r0
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	f04f 0000 	mov.w	r0, #0
 8008cd6:	f380 8811 	msr	BASEPRI, r0
 8008cda:	4770      	bx	lr
 8008cdc:	f3af 8000 	nop.w

08008ce0 <pxCurrentTCBConst2>:
 8008ce0:	2000099c 	.word	0x2000099c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ce4:	bf00      	nop
 8008ce6:	bf00      	nop

08008ce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ce8:	4808      	ldr	r0, [pc, #32]	@ (8008d0c <prvPortStartFirstTask+0x24>)
 8008cea:	6800      	ldr	r0, [r0, #0]
 8008cec:	6800      	ldr	r0, [r0, #0]
 8008cee:	f380 8808 	msr	MSP, r0
 8008cf2:	f04f 0000 	mov.w	r0, #0
 8008cf6:	f380 8814 	msr	CONTROL, r0
 8008cfa:	b662      	cpsie	i
 8008cfc:	b661      	cpsie	f
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	f3bf 8f6f 	isb	sy
 8008d06:	df00      	svc	0
 8008d08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d0a:	bf00      	nop
 8008d0c:	e000ed08 	.word	0xe000ed08

08008d10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d16:	4b47      	ldr	r3, [pc, #284]	@ (8008e34 <xPortStartScheduler+0x124>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a47      	ldr	r2, [pc, #284]	@ (8008e38 <xPortStartScheduler+0x128>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d10b      	bne.n	8008d38 <xPortStartScheduler+0x28>
	__asm volatile
 8008d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d24:	f383 8811 	msr	BASEPRI, r3
 8008d28:	f3bf 8f6f 	isb	sy
 8008d2c:	f3bf 8f4f 	dsb	sy
 8008d30:	60fb      	str	r3, [r7, #12]
}
 8008d32:	bf00      	nop
 8008d34:	bf00      	nop
 8008d36:	e7fd      	b.n	8008d34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d38:	4b3e      	ldr	r3, [pc, #248]	@ (8008e34 <xPortStartScheduler+0x124>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e3c <xPortStartScheduler+0x12c>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d10b      	bne.n	8008d5a <xPortStartScheduler+0x4a>
	__asm volatile
 8008d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	613b      	str	r3, [r7, #16]
}
 8008d54:	bf00      	nop
 8008d56:	bf00      	nop
 8008d58:	e7fd      	b.n	8008d56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d5a:	4b39      	ldr	r3, [pc, #228]	@ (8008e40 <xPortStartScheduler+0x130>)
 8008d5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	22ff      	movs	r2, #255	@ 0xff
 8008d6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	b2db      	uxtb	r3, r3
 8008d72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d74:	78fb      	ldrb	r3, [r7, #3]
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	4b31      	ldr	r3, [pc, #196]	@ (8008e44 <xPortStartScheduler+0x134>)
 8008d80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d82:	4b31      	ldr	r3, [pc, #196]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008d84:	2207      	movs	r2, #7
 8008d86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d88:	e009      	b.n	8008d9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	3b01      	subs	r3, #1
 8008d90:	4a2d      	ldr	r2, [pc, #180]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008d92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d94:	78fb      	ldrb	r3, [r7, #3]
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	005b      	lsls	r3, r3, #1
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d9e:	78fb      	ldrb	r3, [r7, #3]
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da6:	2b80      	cmp	r3, #128	@ 0x80
 8008da8:	d0ef      	beq.n	8008d8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008daa:	4b27      	ldr	r3, [pc, #156]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f1c3 0307 	rsb	r3, r3, #7
 8008db2:	2b04      	cmp	r3, #4
 8008db4:	d00b      	beq.n	8008dce <xPortStartScheduler+0xbe>
	__asm volatile
 8008db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dba:	f383 8811 	msr	BASEPRI, r3
 8008dbe:	f3bf 8f6f 	isb	sy
 8008dc2:	f3bf 8f4f 	dsb	sy
 8008dc6:	60bb      	str	r3, [r7, #8]
}
 8008dc8:	bf00      	nop
 8008dca:	bf00      	nop
 8008dcc:	e7fd      	b.n	8008dca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008dce:	4b1e      	ldr	r3, [pc, #120]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	021b      	lsls	r3, r3, #8
 8008dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008dd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008de0:	4a19      	ldr	r2, [pc, #100]	@ (8008e48 <xPortStartScheduler+0x138>)
 8008de2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	b2da      	uxtb	r2, r3
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008dec:	4b17      	ldr	r3, [pc, #92]	@ (8008e4c <xPortStartScheduler+0x13c>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a16      	ldr	r2, [pc, #88]	@ (8008e4c <xPortStartScheduler+0x13c>)
 8008df2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008df6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008df8:	4b14      	ldr	r3, [pc, #80]	@ (8008e4c <xPortStartScheduler+0x13c>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a13      	ldr	r2, [pc, #76]	@ (8008e4c <xPortStartScheduler+0x13c>)
 8008dfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e04:	f000 f8da 	bl	8008fbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e08:	4b11      	ldr	r3, [pc, #68]	@ (8008e50 <xPortStartScheduler+0x140>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e0e:	f000 f8f9 	bl	8009004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e12:	4b10      	ldr	r3, [pc, #64]	@ (8008e54 <xPortStartScheduler+0x144>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a0f      	ldr	r2, [pc, #60]	@ (8008e54 <xPortStartScheduler+0x144>)
 8008e18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e1e:	f7ff ff63 	bl	8008ce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e22:	f7fe ff1b 	bl	8007c5c <vTaskSwitchContext>
	prvTaskExitError();
 8008e26:	f7ff ff17 	bl	8008c58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	e000ed00 	.word	0xe000ed00
 8008e38:	410fc271 	.word	0x410fc271
 8008e3c:	410fc270 	.word	0x410fc270
 8008e40:	e000e400 	.word	0xe000e400
 8008e44:	20000fc8 	.word	0x20000fc8
 8008e48:	20000fcc 	.word	0x20000fcc
 8008e4c:	e000ed20 	.word	0xe000ed20
 8008e50:	2000002c 	.word	0x2000002c
 8008e54:	e000ef34 	.word	0xe000ef34

08008e58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e62:	f383 8811 	msr	BASEPRI, r3
 8008e66:	f3bf 8f6f 	isb	sy
 8008e6a:	f3bf 8f4f 	dsb	sy
 8008e6e:	607b      	str	r3, [r7, #4]
}
 8008e70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e72:	4b10      	ldr	r3, [pc, #64]	@ (8008eb4 <vPortEnterCritical+0x5c>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3301      	adds	r3, #1
 8008e78:	4a0e      	ldr	r2, [pc, #56]	@ (8008eb4 <vPortEnterCritical+0x5c>)
 8008e7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008eb4 <vPortEnterCritical+0x5c>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d110      	bne.n	8008ea6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e84:	4b0c      	ldr	r3, [pc, #48]	@ (8008eb8 <vPortEnterCritical+0x60>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00b      	beq.n	8008ea6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	603b      	str	r3, [r7, #0]
}
 8008ea0:	bf00      	nop
 8008ea2:	bf00      	nop
 8008ea4:	e7fd      	b.n	8008ea2 <vPortEnterCritical+0x4a>
	}
}
 8008ea6:	bf00      	nop
 8008ea8:	370c      	adds	r7, #12
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr
 8008eb2:	bf00      	nop
 8008eb4:	2000002c 	.word	0x2000002c
 8008eb8:	e000ed04 	.word	0xe000ed04

08008ebc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ec2:	4b12      	ldr	r3, [pc, #72]	@ (8008f0c <vPortExitCritical+0x50>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10b      	bne.n	8008ee2 <vPortExitCritical+0x26>
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	607b      	str	r3, [r7, #4]
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	e7fd      	b.n	8008ede <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8008f0c <vPortExitCritical+0x50>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	4a08      	ldr	r2, [pc, #32]	@ (8008f0c <vPortExitCritical+0x50>)
 8008eea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008eec:	4b07      	ldr	r3, [pc, #28]	@ (8008f0c <vPortExitCritical+0x50>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d105      	bne.n	8008f00 <vPortExitCritical+0x44>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	f383 8811 	msr	BASEPRI, r3
}
 8008efe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr
 8008f0c:	2000002c 	.word	0x2000002c

08008f10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f10:	f3ef 8009 	mrs	r0, PSP
 8008f14:	f3bf 8f6f 	isb	sy
 8008f18:	4b15      	ldr	r3, [pc, #84]	@ (8008f70 <pxCurrentTCBConst>)
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	f01e 0f10 	tst.w	lr, #16
 8008f20:	bf08      	it	eq
 8008f22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f2a:	6010      	str	r0, [r2, #0]
 8008f2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f34:	f380 8811 	msr	BASEPRI, r0
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	f3bf 8f6f 	isb	sy
 8008f40:	f7fe fe8c 	bl	8007c5c <vTaskSwitchContext>
 8008f44:	f04f 0000 	mov.w	r0, #0
 8008f48:	f380 8811 	msr	BASEPRI, r0
 8008f4c:	bc09      	pop	{r0, r3}
 8008f4e:	6819      	ldr	r1, [r3, #0]
 8008f50:	6808      	ldr	r0, [r1, #0]
 8008f52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f56:	f01e 0f10 	tst.w	lr, #16
 8008f5a:	bf08      	it	eq
 8008f5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008f60:	f380 8809 	msr	PSP, r0
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	f3af 8000 	nop.w

08008f70 <pxCurrentTCBConst>:
 8008f70:	2000099c 	.word	0x2000099c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop

08008f78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f82:	f383 8811 	msr	BASEPRI, r3
 8008f86:	f3bf 8f6f 	isb	sy
 8008f8a:	f3bf 8f4f 	dsb	sy
 8008f8e:	607b      	str	r3, [r7, #4]
}
 8008f90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f92:	f7fe fda9 	bl	8007ae8 <xTaskIncrementTick>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d003      	beq.n	8008fa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f9c:	4b06      	ldr	r3, [pc, #24]	@ (8008fb8 <xPortSysTickHandler+0x40>)
 8008f9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fa2:	601a      	str	r2, [r3, #0]
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	f383 8811 	msr	BASEPRI, r3
}
 8008fae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008fb0:	bf00      	nop
 8008fb2:	3708      	adds	r7, #8
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	e000ed04 	.word	0xe000ed04

08008fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff0 <vPortSetupTimerInterrupt+0x34>)
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ff4 <vPortSetupTimerInterrupt+0x38>)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ff8 <vPortSetupTimerInterrupt+0x3c>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8008ffc <vPortSetupTimerInterrupt+0x40>)
 8008fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd6:	099b      	lsrs	r3, r3, #6
 8008fd8:	4a09      	ldr	r2, [pc, #36]	@ (8009000 <vPortSetupTimerInterrupt+0x44>)
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008fde:	4b04      	ldr	r3, [pc, #16]	@ (8008ff0 <vPortSetupTimerInterrupt+0x34>)
 8008fe0:	2207      	movs	r2, #7
 8008fe2:	601a      	str	r2, [r3, #0]
}
 8008fe4:	bf00      	nop
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	e000e010 	.word	0xe000e010
 8008ff4:	e000e018 	.word	0xe000e018
 8008ff8:	20000020 	.word	0x20000020
 8008ffc:	10624dd3 	.word	0x10624dd3
 8009000:	e000e014 	.word	0xe000e014

08009004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009004:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009014 <vPortEnableVFP+0x10>
 8009008:	6801      	ldr	r1, [r0, #0]
 800900a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800900e:	6001      	str	r1, [r0, #0]
 8009010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009012:	bf00      	nop
 8009014:	e000ed88 	.word	0xe000ed88

08009018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800901e:	f3ef 8305 	mrs	r3, IPSR
 8009022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2b0f      	cmp	r3, #15
 8009028:	d915      	bls.n	8009056 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800902a:	4a18      	ldr	r2, [pc, #96]	@ (800908c <vPortValidateInterruptPriority+0x74>)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	4413      	add	r3, r2
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009034:	4b16      	ldr	r3, [pc, #88]	@ (8009090 <vPortValidateInterruptPriority+0x78>)
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	7afa      	ldrb	r2, [r7, #11]
 800903a:	429a      	cmp	r2, r3
 800903c:	d20b      	bcs.n	8009056 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800903e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009042:	f383 8811 	msr	BASEPRI, r3
 8009046:	f3bf 8f6f 	isb	sy
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	607b      	str	r3, [r7, #4]
}
 8009050:	bf00      	nop
 8009052:	bf00      	nop
 8009054:	e7fd      	b.n	8009052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009056:	4b0f      	ldr	r3, [pc, #60]	@ (8009094 <vPortValidateInterruptPriority+0x7c>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800905e:	4b0e      	ldr	r3, [pc, #56]	@ (8009098 <vPortValidateInterruptPriority+0x80>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	429a      	cmp	r2, r3
 8009064:	d90b      	bls.n	800907e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906a:	f383 8811 	msr	BASEPRI, r3
 800906e:	f3bf 8f6f 	isb	sy
 8009072:	f3bf 8f4f 	dsb	sy
 8009076:	603b      	str	r3, [r7, #0]
}
 8009078:	bf00      	nop
 800907a:	bf00      	nop
 800907c:	e7fd      	b.n	800907a <vPortValidateInterruptPriority+0x62>
	}
 800907e:	bf00      	nop
 8009080:	3714      	adds	r7, #20
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop
 800908c:	e000e3f0 	.word	0xe000e3f0
 8009090:	20000fc8 	.word	0x20000fc8
 8009094:	e000ed0c 	.word	0xe000ed0c
 8009098:	20000fcc 	.word	0x20000fcc

0800909c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b08a      	sub	sp, #40	@ 0x28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80090a4:	2300      	movs	r3, #0
 80090a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80090a8:	f7fe fc62 	bl	8007970 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80090ac:	4b5c      	ldr	r3, [pc, #368]	@ (8009220 <pvPortMalloc+0x184>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80090b4:	f000 f924 	bl	8009300 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090b8:	4b5a      	ldr	r3, [pc, #360]	@ (8009224 <pvPortMalloc+0x188>)
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4013      	ands	r3, r2
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f040 8095 	bne.w	80091f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01e      	beq.n	800910a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80090cc:	2208      	movs	r2, #8
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4413      	add	r3, r2
 80090d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f003 0307 	and.w	r3, r3, #7
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d015      	beq.n	800910a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f023 0307 	bic.w	r3, r3, #7
 80090e4:	3308      	adds	r3, #8
 80090e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f003 0307 	and.w	r3, r3, #7
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00b      	beq.n	800910a <pvPortMalloc+0x6e>
	__asm volatile
 80090f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f6:	f383 8811 	msr	BASEPRI, r3
 80090fa:	f3bf 8f6f 	isb	sy
 80090fe:	f3bf 8f4f 	dsb	sy
 8009102:	617b      	str	r3, [r7, #20]
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	e7fd      	b.n	8009106 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d06f      	beq.n	80091f0 <pvPortMalloc+0x154>
 8009110:	4b45      	ldr	r3, [pc, #276]	@ (8009228 <pvPortMalloc+0x18c>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	429a      	cmp	r2, r3
 8009118:	d86a      	bhi.n	80091f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800911a:	4b44      	ldr	r3, [pc, #272]	@ (800922c <pvPortMalloc+0x190>)
 800911c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800911e:	4b43      	ldr	r3, [pc, #268]	@ (800922c <pvPortMalloc+0x190>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009124:	e004      	b.n	8009130 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800912a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	429a      	cmp	r2, r3
 8009138:	d903      	bls.n	8009142 <pvPortMalloc+0xa6>
 800913a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d1f1      	bne.n	8009126 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009142:	4b37      	ldr	r3, [pc, #220]	@ (8009220 <pvPortMalloc+0x184>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009148:	429a      	cmp	r2, r3
 800914a:	d051      	beq.n	80091f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800914c:	6a3b      	ldr	r3, [r7, #32]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2208      	movs	r2, #8
 8009152:	4413      	add	r3, r2
 8009154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	6a3b      	ldr	r3, [r7, #32]
 800915c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800915e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009160:	685a      	ldr	r2, [r3, #4]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	1ad2      	subs	r2, r2, r3
 8009166:	2308      	movs	r3, #8
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	429a      	cmp	r2, r3
 800916c:	d920      	bls.n	80091b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800916e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4413      	add	r3, r2
 8009174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	f003 0307 	and.w	r3, r3, #7
 800917c:	2b00      	cmp	r3, #0
 800917e:	d00b      	beq.n	8009198 <pvPortMalloc+0xfc>
	__asm volatile
 8009180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	613b      	str	r3, [r7, #16]
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	e7fd      	b.n	8009194 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	1ad2      	subs	r2, r2, r3
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80091a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80091aa:	69b8      	ldr	r0, [r7, #24]
 80091ac:	f000 f90a 	bl	80093c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80091b0:	4b1d      	ldr	r3, [pc, #116]	@ (8009228 <pvPortMalloc+0x18c>)
 80091b2:	681a      	ldr	r2, [r3, #0]
 80091b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009228 <pvPortMalloc+0x18c>)
 80091bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80091be:	4b1a      	ldr	r3, [pc, #104]	@ (8009228 <pvPortMalloc+0x18c>)
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	4b1b      	ldr	r3, [pc, #108]	@ (8009230 <pvPortMalloc+0x194>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d203      	bcs.n	80091d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80091ca:	4b17      	ldr	r3, [pc, #92]	@ (8009228 <pvPortMalloc+0x18c>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a18      	ldr	r2, [pc, #96]	@ (8009230 <pvPortMalloc+0x194>)
 80091d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80091d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d4:	685a      	ldr	r2, [r3, #4]
 80091d6:	4b13      	ldr	r3, [pc, #76]	@ (8009224 <pvPortMalloc+0x188>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	431a      	orrs	r2, r3
 80091dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80091e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e2:	2200      	movs	r2, #0
 80091e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80091e6:	4b13      	ldr	r3, [pc, #76]	@ (8009234 <pvPortMalloc+0x198>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3301      	adds	r3, #1
 80091ec:	4a11      	ldr	r2, [pc, #68]	@ (8009234 <pvPortMalloc+0x198>)
 80091ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80091f0:	f7fe fbcc 	bl	800798c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	f003 0307 	and.w	r3, r3, #7
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00b      	beq.n	8009216 <pvPortMalloc+0x17a>
	__asm volatile
 80091fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009202:	f383 8811 	msr	BASEPRI, r3
 8009206:	f3bf 8f6f 	isb	sy
 800920a:	f3bf 8f4f 	dsb	sy
 800920e:	60fb      	str	r3, [r7, #12]
}
 8009210:	bf00      	nop
 8009212:	bf00      	nop
 8009214:	e7fd      	b.n	8009212 <pvPortMalloc+0x176>
	return pvReturn;
 8009216:	69fb      	ldr	r3, [r7, #28]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3728      	adds	r7, #40	@ 0x28
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	20001b90 	.word	0x20001b90
 8009224:	20001ba4 	.word	0x20001ba4
 8009228:	20001b94 	.word	0x20001b94
 800922c:	20001b88 	.word	0x20001b88
 8009230:	20001b98 	.word	0x20001b98
 8009234:	20001b9c 	.word	0x20001b9c

08009238 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b086      	sub	sp, #24
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d04f      	beq.n	80092ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800924a:	2308      	movs	r3, #8
 800924c:	425b      	negs	r3, r3
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	4413      	add	r3, r2
 8009252:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	685a      	ldr	r2, [r3, #4]
 800925c:	4b25      	ldr	r3, [pc, #148]	@ (80092f4 <vPortFree+0xbc>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4013      	ands	r3, r2
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10b      	bne.n	800927e <vPortFree+0x46>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60fb      	str	r3, [r7, #12]
}
 8009278:	bf00      	nop
 800927a:	bf00      	nop
 800927c:	e7fd      	b.n	800927a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d00b      	beq.n	800929e <vPortFree+0x66>
	__asm volatile
 8009286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928a:	f383 8811 	msr	BASEPRI, r3
 800928e:	f3bf 8f6f 	isb	sy
 8009292:	f3bf 8f4f 	dsb	sy
 8009296:	60bb      	str	r3, [r7, #8]
}
 8009298:	bf00      	nop
 800929a:	bf00      	nop
 800929c:	e7fd      	b.n	800929a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	685a      	ldr	r2, [r3, #4]
 80092a2:	4b14      	ldr	r3, [pc, #80]	@ (80092f4 <vPortFree+0xbc>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4013      	ands	r3, r2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d01e      	beq.n	80092ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d11a      	bne.n	80092ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	4b0e      	ldr	r3, [pc, #56]	@ (80092f4 <vPortFree+0xbc>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	43db      	mvns	r3, r3
 80092be:	401a      	ands	r2, r3
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80092c4:	f7fe fb54 	bl	8007970 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	4b0a      	ldr	r3, [pc, #40]	@ (80092f8 <vPortFree+0xc0>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4413      	add	r3, r2
 80092d2:	4a09      	ldr	r2, [pc, #36]	@ (80092f8 <vPortFree+0xc0>)
 80092d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092d6:	6938      	ldr	r0, [r7, #16]
 80092d8:	f000 f874 	bl	80093c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80092dc:	4b07      	ldr	r3, [pc, #28]	@ (80092fc <vPortFree+0xc4>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	3301      	adds	r3, #1
 80092e2:	4a06      	ldr	r2, [pc, #24]	@ (80092fc <vPortFree+0xc4>)
 80092e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80092e6:	f7fe fb51 	bl	800798c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80092ea:	bf00      	nop
 80092ec:	3718      	adds	r7, #24
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop
 80092f4:	20001ba4 	.word	0x20001ba4
 80092f8:	20001b94 	.word	0x20001b94
 80092fc:	20001ba0 	.word	0x20001ba0

08009300 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009300:	b480      	push	{r7}
 8009302:	b085      	sub	sp, #20
 8009304:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009306:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800930a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800930c:	4b27      	ldr	r3, [pc, #156]	@ (80093ac <prvHeapInit+0xac>)
 800930e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f003 0307 	and.w	r3, r3, #7
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00c      	beq.n	8009334 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	3307      	adds	r3, #7
 800931e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f023 0307 	bic.w	r3, r3, #7
 8009326:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009328:	68ba      	ldr	r2, [r7, #8]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	4a1f      	ldr	r2, [pc, #124]	@ (80093ac <prvHeapInit+0xac>)
 8009330:	4413      	add	r3, r2
 8009332:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009338:	4a1d      	ldr	r2, [pc, #116]	@ (80093b0 <prvHeapInit+0xb0>)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800933e:	4b1c      	ldr	r3, [pc, #112]	@ (80093b0 <prvHeapInit+0xb0>)
 8009340:	2200      	movs	r2, #0
 8009342:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	68ba      	ldr	r2, [r7, #8]
 8009348:	4413      	add	r3, r2
 800934a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800934c:	2208      	movs	r2, #8
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	1a9b      	subs	r3, r3, r2
 8009352:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f023 0307 	bic.w	r3, r3, #7
 800935a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	4a15      	ldr	r2, [pc, #84]	@ (80093b4 <prvHeapInit+0xb4>)
 8009360:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009362:	4b14      	ldr	r3, [pc, #80]	@ (80093b4 <prvHeapInit+0xb4>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2200      	movs	r2, #0
 8009368:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800936a:	4b12      	ldr	r3, [pc, #72]	@ (80093b4 <prvHeapInit+0xb4>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2200      	movs	r2, #0
 8009370:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	1ad2      	subs	r2, r2, r3
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009380:	4b0c      	ldr	r3, [pc, #48]	@ (80093b4 <prvHeapInit+0xb4>)
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	4a0a      	ldr	r2, [pc, #40]	@ (80093b8 <prvHeapInit+0xb8>)
 800938e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	4a09      	ldr	r2, [pc, #36]	@ (80093bc <prvHeapInit+0xbc>)
 8009396:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009398:	4b09      	ldr	r3, [pc, #36]	@ (80093c0 <prvHeapInit+0xc0>)
 800939a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800939e:	601a      	str	r2, [r3, #0]
}
 80093a0:	bf00      	nop
 80093a2:	3714      	adds	r7, #20
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr
 80093ac:	20000fd0 	.word	0x20000fd0
 80093b0:	20001b88 	.word	0x20001b88
 80093b4:	20001b90 	.word	0x20001b90
 80093b8:	20001b98 	.word	0x20001b98
 80093bc:	20001b94 	.word	0x20001b94
 80093c0:	20001ba4 	.word	0x20001ba4

080093c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80093cc:	4b28      	ldr	r3, [pc, #160]	@ (8009470 <prvInsertBlockIntoFreeList+0xac>)
 80093ce:	60fb      	str	r3, [r7, #12]
 80093d0:	e002      	b.n	80093d8 <prvInsertBlockIntoFreeList+0x14>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	60fb      	str	r3, [r7, #12]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d8f7      	bhi.n	80093d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	68ba      	ldr	r2, [r7, #8]
 80093ec:	4413      	add	r3, r2
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d108      	bne.n	8009406 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	685a      	ldr	r2, [r3, #4]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	441a      	add	r2, r3
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	441a      	add	r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	429a      	cmp	r2, r3
 8009418:	d118      	bne.n	800944c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	4b15      	ldr	r3, [pc, #84]	@ (8009474 <prvInsertBlockIntoFreeList+0xb0>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	429a      	cmp	r2, r3
 8009424:	d00d      	beq.n	8009442 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685a      	ldr	r2, [r3, #4]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	441a      	add	r2, r3
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	601a      	str	r2, [r3, #0]
 8009440:	e008      	b.n	8009454 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009442:	4b0c      	ldr	r3, [pc, #48]	@ (8009474 <prvInsertBlockIntoFreeList+0xb0>)
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	601a      	str	r2, [r3, #0]
 800944a:	e003      	b.n	8009454 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	429a      	cmp	r2, r3
 800945a:	d002      	beq.n	8009462 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009462:	bf00      	nop
 8009464:	3714      	adds	r7, #20
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr
 800946e:	bf00      	nop
 8009470:	20001b88 	.word	0x20001b88
 8009474:	20001b90 	.word	0x20001b90

08009478 <memset>:
 8009478:	4402      	add	r2, r0
 800947a:	4603      	mov	r3, r0
 800947c:	4293      	cmp	r3, r2
 800947e:	d100      	bne.n	8009482 <memset+0xa>
 8009480:	4770      	bx	lr
 8009482:	f803 1b01 	strb.w	r1, [r3], #1
 8009486:	e7f9      	b.n	800947c <memset+0x4>

08009488 <__libc_init_array>:
 8009488:	b570      	push	{r4, r5, r6, lr}
 800948a:	4d0d      	ldr	r5, [pc, #52]	@ (80094c0 <__libc_init_array+0x38>)
 800948c:	4c0d      	ldr	r4, [pc, #52]	@ (80094c4 <__libc_init_array+0x3c>)
 800948e:	1b64      	subs	r4, r4, r5
 8009490:	10a4      	asrs	r4, r4, #2
 8009492:	2600      	movs	r6, #0
 8009494:	42a6      	cmp	r6, r4
 8009496:	d109      	bne.n	80094ac <__libc_init_array+0x24>
 8009498:	4d0b      	ldr	r5, [pc, #44]	@ (80094c8 <__libc_init_array+0x40>)
 800949a:	4c0c      	ldr	r4, [pc, #48]	@ (80094cc <__libc_init_array+0x44>)
 800949c:	f000 f8dc 	bl	8009658 <_init>
 80094a0:	1b64      	subs	r4, r4, r5
 80094a2:	10a4      	asrs	r4, r4, #2
 80094a4:	2600      	movs	r6, #0
 80094a6:	42a6      	cmp	r6, r4
 80094a8:	d105      	bne.n	80094b6 <__libc_init_array+0x2e>
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80094b0:	4798      	blx	r3
 80094b2:	3601      	adds	r6, #1
 80094b4:	e7ee      	b.n	8009494 <__libc_init_array+0xc>
 80094b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80094ba:	4798      	blx	r3
 80094bc:	3601      	adds	r6, #1
 80094be:	e7f2      	b.n	80094a6 <__libc_init_array+0x1e>
 80094c0:	08009788 	.word	0x08009788
 80094c4:	08009788 	.word	0x08009788
 80094c8:	08009788 	.word	0x08009788
 80094cc:	0800978c 	.word	0x0800978c

080094d0 <__retarget_lock_acquire_recursive>:
 80094d0:	4770      	bx	lr

080094d2 <__retarget_lock_release_recursive>:
 80094d2:	4770      	bx	lr

080094d4 <_reclaim_reent>:
 80094d4:	4b2d      	ldr	r3, [pc, #180]	@ (800958c <_reclaim_reent+0xb8>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4283      	cmp	r3, r0
 80094da:	b570      	push	{r4, r5, r6, lr}
 80094dc:	4604      	mov	r4, r0
 80094de:	d053      	beq.n	8009588 <_reclaim_reent+0xb4>
 80094e0:	69c3      	ldr	r3, [r0, #28]
 80094e2:	b31b      	cbz	r3, 800952c <_reclaim_reent+0x58>
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	b163      	cbz	r3, 8009502 <_reclaim_reent+0x2e>
 80094e8:	2500      	movs	r5, #0
 80094ea:	69e3      	ldr	r3, [r4, #28]
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	5959      	ldr	r1, [r3, r5]
 80094f0:	b9b1      	cbnz	r1, 8009520 <_reclaim_reent+0x4c>
 80094f2:	3504      	adds	r5, #4
 80094f4:	2d80      	cmp	r5, #128	@ 0x80
 80094f6:	d1f8      	bne.n	80094ea <_reclaim_reent+0x16>
 80094f8:	69e3      	ldr	r3, [r4, #28]
 80094fa:	4620      	mov	r0, r4
 80094fc:	68d9      	ldr	r1, [r3, #12]
 80094fe:	f000 f855 	bl	80095ac <_free_r>
 8009502:	69e3      	ldr	r3, [r4, #28]
 8009504:	6819      	ldr	r1, [r3, #0]
 8009506:	b111      	cbz	r1, 800950e <_reclaim_reent+0x3a>
 8009508:	4620      	mov	r0, r4
 800950a:	f000 f84f 	bl	80095ac <_free_r>
 800950e:	69e3      	ldr	r3, [r4, #28]
 8009510:	689d      	ldr	r5, [r3, #8]
 8009512:	b15d      	cbz	r5, 800952c <_reclaim_reent+0x58>
 8009514:	4629      	mov	r1, r5
 8009516:	4620      	mov	r0, r4
 8009518:	682d      	ldr	r5, [r5, #0]
 800951a:	f000 f847 	bl	80095ac <_free_r>
 800951e:	e7f8      	b.n	8009512 <_reclaim_reent+0x3e>
 8009520:	680e      	ldr	r6, [r1, #0]
 8009522:	4620      	mov	r0, r4
 8009524:	f000 f842 	bl	80095ac <_free_r>
 8009528:	4631      	mov	r1, r6
 800952a:	e7e1      	b.n	80094f0 <_reclaim_reent+0x1c>
 800952c:	6961      	ldr	r1, [r4, #20]
 800952e:	b111      	cbz	r1, 8009536 <_reclaim_reent+0x62>
 8009530:	4620      	mov	r0, r4
 8009532:	f000 f83b 	bl	80095ac <_free_r>
 8009536:	69e1      	ldr	r1, [r4, #28]
 8009538:	b111      	cbz	r1, 8009540 <_reclaim_reent+0x6c>
 800953a:	4620      	mov	r0, r4
 800953c:	f000 f836 	bl	80095ac <_free_r>
 8009540:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009542:	b111      	cbz	r1, 800954a <_reclaim_reent+0x76>
 8009544:	4620      	mov	r0, r4
 8009546:	f000 f831 	bl	80095ac <_free_r>
 800954a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800954c:	b111      	cbz	r1, 8009554 <_reclaim_reent+0x80>
 800954e:	4620      	mov	r0, r4
 8009550:	f000 f82c 	bl	80095ac <_free_r>
 8009554:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009556:	b111      	cbz	r1, 800955e <_reclaim_reent+0x8a>
 8009558:	4620      	mov	r0, r4
 800955a:	f000 f827 	bl	80095ac <_free_r>
 800955e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009560:	b111      	cbz	r1, 8009568 <_reclaim_reent+0x94>
 8009562:	4620      	mov	r0, r4
 8009564:	f000 f822 	bl	80095ac <_free_r>
 8009568:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800956a:	b111      	cbz	r1, 8009572 <_reclaim_reent+0x9e>
 800956c:	4620      	mov	r0, r4
 800956e:	f000 f81d 	bl	80095ac <_free_r>
 8009572:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009574:	b111      	cbz	r1, 800957c <_reclaim_reent+0xa8>
 8009576:	4620      	mov	r0, r4
 8009578:	f000 f818 	bl	80095ac <_free_r>
 800957c:	6a23      	ldr	r3, [r4, #32]
 800957e:	b11b      	cbz	r3, 8009588 <_reclaim_reent+0xb4>
 8009580:	4620      	mov	r0, r4
 8009582:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009586:	4718      	bx	r3
 8009588:	bd70      	pop	{r4, r5, r6, pc}
 800958a:	bf00      	nop
 800958c:	20000030 	.word	0x20000030

08009590 <memcpy>:
 8009590:	440a      	add	r2, r1
 8009592:	4291      	cmp	r1, r2
 8009594:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009598:	d100      	bne.n	800959c <memcpy+0xc>
 800959a:	4770      	bx	lr
 800959c:	b510      	push	{r4, lr}
 800959e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095a6:	4291      	cmp	r1, r2
 80095a8:	d1f9      	bne.n	800959e <memcpy+0xe>
 80095aa:	bd10      	pop	{r4, pc}

080095ac <_free_r>:
 80095ac:	b538      	push	{r3, r4, r5, lr}
 80095ae:	4605      	mov	r5, r0
 80095b0:	2900      	cmp	r1, #0
 80095b2:	d041      	beq.n	8009638 <_free_r+0x8c>
 80095b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095b8:	1f0c      	subs	r4, r1, #4
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	bfb8      	it	lt
 80095be:	18e4      	addlt	r4, r4, r3
 80095c0:	f000 f83e 	bl	8009640 <__malloc_lock>
 80095c4:	4a1d      	ldr	r2, [pc, #116]	@ (800963c <_free_r+0x90>)
 80095c6:	6813      	ldr	r3, [r2, #0]
 80095c8:	b933      	cbnz	r3, 80095d8 <_free_r+0x2c>
 80095ca:	6063      	str	r3, [r4, #4]
 80095cc:	6014      	str	r4, [r2, #0]
 80095ce:	4628      	mov	r0, r5
 80095d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095d4:	f000 b83a 	b.w	800964c <__malloc_unlock>
 80095d8:	42a3      	cmp	r3, r4
 80095da:	d908      	bls.n	80095ee <_free_r+0x42>
 80095dc:	6820      	ldr	r0, [r4, #0]
 80095de:	1821      	adds	r1, r4, r0
 80095e0:	428b      	cmp	r3, r1
 80095e2:	bf01      	itttt	eq
 80095e4:	6819      	ldreq	r1, [r3, #0]
 80095e6:	685b      	ldreq	r3, [r3, #4]
 80095e8:	1809      	addeq	r1, r1, r0
 80095ea:	6021      	streq	r1, [r4, #0]
 80095ec:	e7ed      	b.n	80095ca <_free_r+0x1e>
 80095ee:	461a      	mov	r2, r3
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	b10b      	cbz	r3, 80095f8 <_free_r+0x4c>
 80095f4:	42a3      	cmp	r3, r4
 80095f6:	d9fa      	bls.n	80095ee <_free_r+0x42>
 80095f8:	6811      	ldr	r1, [r2, #0]
 80095fa:	1850      	adds	r0, r2, r1
 80095fc:	42a0      	cmp	r0, r4
 80095fe:	d10b      	bne.n	8009618 <_free_r+0x6c>
 8009600:	6820      	ldr	r0, [r4, #0]
 8009602:	4401      	add	r1, r0
 8009604:	1850      	adds	r0, r2, r1
 8009606:	4283      	cmp	r3, r0
 8009608:	6011      	str	r1, [r2, #0]
 800960a:	d1e0      	bne.n	80095ce <_free_r+0x22>
 800960c:	6818      	ldr	r0, [r3, #0]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	6053      	str	r3, [r2, #4]
 8009612:	4408      	add	r0, r1
 8009614:	6010      	str	r0, [r2, #0]
 8009616:	e7da      	b.n	80095ce <_free_r+0x22>
 8009618:	d902      	bls.n	8009620 <_free_r+0x74>
 800961a:	230c      	movs	r3, #12
 800961c:	602b      	str	r3, [r5, #0]
 800961e:	e7d6      	b.n	80095ce <_free_r+0x22>
 8009620:	6820      	ldr	r0, [r4, #0]
 8009622:	1821      	adds	r1, r4, r0
 8009624:	428b      	cmp	r3, r1
 8009626:	bf04      	itt	eq
 8009628:	6819      	ldreq	r1, [r3, #0]
 800962a:	685b      	ldreq	r3, [r3, #4]
 800962c:	6063      	str	r3, [r4, #4]
 800962e:	bf04      	itt	eq
 8009630:	1809      	addeq	r1, r1, r0
 8009632:	6021      	streq	r1, [r4, #0]
 8009634:	6054      	str	r4, [r2, #4]
 8009636:	e7ca      	b.n	80095ce <_free_r+0x22>
 8009638:	bd38      	pop	{r3, r4, r5, pc}
 800963a:	bf00      	nop
 800963c:	20001ce4 	.word	0x20001ce4

08009640 <__malloc_lock>:
 8009640:	4801      	ldr	r0, [pc, #4]	@ (8009648 <__malloc_lock+0x8>)
 8009642:	f7ff bf45 	b.w	80094d0 <__retarget_lock_acquire_recursive>
 8009646:	bf00      	nop
 8009648:	20001ce0 	.word	0x20001ce0

0800964c <__malloc_unlock>:
 800964c:	4801      	ldr	r0, [pc, #4]	@ (8009654 <__malloc_unlock+0x8>)
 800964e:	f7ff bf40 	b.w	80094d2 <__retarget_lock_release_recursive>
 8009652:	bf00      	nop
 8009654:	20001ce0 	.word	0x20001ce0

08009658 <_init>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr

08009664 <_fini>:
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	bf00      	nop
 8009668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800966a:	bc08      	pop	{r3}
 800966c:	469e      	mov	lr, r3
 800966e:	4770      	bx	lr
