# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.170   */2.553         */0.425         U0_ALU/\ALU_OUT_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.912    */4.190         */0.439         UART_TX_ClkDiv/New_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.001   */4.670         */0.432         UART_RX_ClkDiv/New_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.169   */5.324         */0.426         U0_ALU/\ALU_OUT_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */5.421         */0.409         RegFile/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.436/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	11.169   */5.444         */0.407         RegFile/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */5.453         */0.411         RegFile/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.171   */5.456         */0.406         RegFile/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.172   */5.464         */0.406         RegFile/\RdData_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.170   */5.465         */0.406         RegFile/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.171   */5.467         */0.406         RegFile/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.168   */5.504         */0.408         RegFile/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.568/*         2.000/*         SO[0]    1
DFTCLK(R)->DFTCLK(R)	11.266   5.642/*         0.297/*         UART_TX_ClkDiv/\Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.265   5.644/*         0.297/*         UART_TX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.267   5.652/*         0.295/*         UART_TX_ClkDiv/\Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.271   5.671/*         0.292/*         UART_TX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.674/*         2.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	11.272   5.675/*         0.291/*         UART_TX_ClkDiv/\Count_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.272   5.677/*         0.291/*         UART_TX_ClkDiv/\Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.271   5.677/*         0.291/*         UART_TX_ClkDiv/\Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.238   5.841/*         0.324/*         UART_RX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.278   5.860/*         0.284/*         UART_TX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.131   */5.892         */0.430         UART_RX/U2/\N_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */5.902         */0.409         UART_RX/U3/\Bit_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */5.947         */0.399         UART_RX/U2/\N_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.150   */5.976         */0.412         UART_RX_ClkDiv/\Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.152   */5.992         */0.410         UART_RX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.261   6.015/*         0.303/*         UART_RX/U3/\Bit_Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.142   */6.112         */0.422         UART_RX/U3/\Bit_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.151   */6.113         */0.414         UART_RX/U3/\Bit_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.105   */6.165         */0.457         UART_RX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.169   */6.181         */0.396         UART_RX/U3/\Edge_Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.169   */6.183         */0.396         UART_RX/U3/\Edge_Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.111   */6.183         */0.451         UART_RX/U2/\P_out_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.169   */6.183         */0.396         UART_RX/U3/\Edge_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.138   */6.186         */0.425         UART_RX/U4/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.170   */6.188         */0.395         UART_RX/U3/\Edge_Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.170   */6.188         */0.395         UART_RX/U3/\Edge_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.170   */6.189         */0.395         UART_RX/U3/\Edge_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.113   */6.195         */0.448         UART_RX/U2/\P_out_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.115   */6.208         */0.446         UART_RX/U2/\P_out_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.212         */0.445         UART_RX/U2/\P_out_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.215         */0.444         UART_RX/U2/\P_out_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.152   */6.217         */0.410         UART_RX/U2/\N_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.144   */6.218         */0.418         UART_RX/U1/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.235         */0.439         UART_RX/U2/\P_out_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.237         */0.441         UART_RX/U2/\P_out_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.151   */6.338         */0.420         RegFile/\memory_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.344         */0.420         RegFile/\memory_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */6.347         */0.429         UART_RX/U2/\N_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.350         */0.418         RegFile/\memory_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.353         */0.419         RegFile/\memory_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.151   */6.356         */0.424         RegFile/\memory_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.356         */0.415         RegFile/\memory_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.151   */6.358         */0.425         RegFile/\memory_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */6.362         */0.417         RegFile/\memory_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.152   */6.364         */0.419         RegFile/\memory_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.366         */0.418         RegFile/\memory_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.368         */0.415         RegFile/\memory_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.368         */0.413         RegFile/\memory_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.151   */6.369         */0.423         RegFile/\memory_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.152   */6.372         */0.422         RegFile/\memory_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.374         */0.414         RegFile/\memory_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */6.374         */0.421         RegFile/\memory_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.376         */0.415         RegFile/\memory_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.378         */0.420         RegFile/\memory_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.135   */6.379         */0.443         RegFile/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.380         */0.413         RegFile/\memory_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.381         */0.415         RegFile/\memory_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.381         */0.412         RegFile/\memory_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.152   */6.381         */0.422         RegFile/\memory_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.383         */0.416         RegFile/\memory_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */6.384         */0.419         RegFile/\memory_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.385         */0.420         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */6.387         */0.420         RegFile/\memory_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.388         */0.417         RegFile/\memory_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.391         */0.418         RegFile/\memory_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.391         */0.419         RegFile/\memory_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.392         */0.416         RegFile/\memory_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.394         */0.416         RegFile/\memory_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */6.394         */0.420         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.395         */0.417         RegFile/\memory_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.395         */0.418         RegFile/\memory_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.398         */0.418         RegFile/\memory_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.398         */0.418         RegFile/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */6.398         */0.423         RegFile/\memory_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.399         */0.416         RegFile/\memory_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.399         */0.418         RegFile/\memory_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.399         */0.413         RegFile/\memory_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.399         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.399         */0.417         RegFile/\memory_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.147   */6.399         */0.414         UART_RX/U2/\P_out_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.401         */0.413         RegFile/\memory_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.401         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.403         */0.414         RegFile/\memory_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.403         */0.417         RegFile/\memory_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.404         */0.417         RegFile/\memory_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.404         */0.416         RegFile/\memory_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.404         */0.416         RegFile/\memory_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.404         */0.414         RegFile/\memory_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.405         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.405         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.405         */0.420         RegFile/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.406         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.406         */0.418         RegFile/\memory_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.406         */0.418         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.406         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */6.406         */0.420         RegFile/\memory_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.407         */0.418         RegFile/\memory_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.409         */0.416         RegFile/\memory_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.410         */0.418         RegFile/\memory_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.411         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.411         */0.415         RegFile/\memory_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.411         */0.415         RegFile/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.412         */0.413         RegFile/\memory_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.412         */0.417         RegFile/\memory_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.132   */6.412         */0.445         RegFile/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.413         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.414         */0.416         RegFile/\memory_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.414         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.416         */0.416         RegFile/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.416         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.417         */0.419         RegFile/\memory_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.418         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.419         */0.418         RegFile/\memory_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.419         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.419         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.420         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.420         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.421         */0.417         RegFile/\memory_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.111   */6.421         */0.453         UART_RX/U6/Stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.421         */0.415         RegFile/\memory_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.422         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.423         */0.415         RegFile/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.424         */0.415         RegFile/\memory_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.426         */0.415         RegFile/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.426         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.426         */0.414         RegFile/\memory_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.427         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.428         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */6.428         */0.411         RegFile/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.430         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.431         */0.414         RegFile/\memory_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.432         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.432         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.432         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.432         */0.415         RegFile/\memory_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.434         */0.410         RegFile/\memory_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.434         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.435         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.436         */0.411         RegFile/\memory_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.442         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.443         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.444         */0.415         RegFile/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.445         */0.418         RegFile/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.445         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.445         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.181   */6.447         */0.408         UART_TX/U3_Serializer/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.145   */6.447         */0.418         UART_RX/U7/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.447         */0.415         RegFile/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.448         */0.416         RegFile/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.458         */0.414         RegFile/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.460         */0.411         RegFile/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.461         */0.410         RegFile/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.180   */6.484         */0.408         UART_TX/U3_Serializer/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.489         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.494         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.494         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.497         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.497         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.499         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.499         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.503         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.505         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.507         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.512         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.512         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.515         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.516         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */6.521         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */6.526         */0.409         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.546         */0.418         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.547         */0.418         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.549         */0.406         UART_RX/U7/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.550         */0.420         RegFile/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.558         */0.417         RegFile/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.561         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.563         */0.415         RegFile/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.564         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.564         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.564         */0.419         RegFile/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */6.564         */0.418         RegFile/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.564         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.564         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.565         */0.415         RegFile/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.566         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.567         */0.417         RegFile/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.567         */0.416         RegFile/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.569         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.570         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.570         */0.415         RegFile/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.572         */0.414         RegFile/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.574         */0.417         RegFile/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.574         */0.416         RegFile/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.575         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.576         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.577         */0.415         RegFile/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.578         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.579         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.149   */6.581         */0.414         UART_RX/U1/\Samples_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */6.581         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */6.582         */0.418         RegFile/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */6.583         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.585         */0.417         RegFile/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.585         */0.411         RegFile/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */6.585         */0.411         RegFile/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.588         */0.420         RegFile/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.588         */0.418         RegFile/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.589         */0.419         RegFile/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */6.590         */0.411         RegFile/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.591         */0.418         RegFile/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.595         */0.416         RegFile/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.597         */0.420         RegFile/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.598         */0.416         RegFile/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */6.604         */0.417         RegFile/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */6.607         */0.411         RegFile/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.607         */0.411         RegFile/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.609         */0.412         RegFile/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.609         */0.412         RegFile/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.610         */0.414         RegFile/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.611         */0.415         RegFile/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.613         */0.412         RegFile/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.613         */0.412         RegFile/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */6.614         */0.416         RegFile/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.615         */0.414         RegFile/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */6.618         */0.412         RegFile/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.618         */0.415         RegFile/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.619         */0.413         RegFile/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */6.624         */0.410         RegFile/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.226   6.638/*         0.339/*         UART_RX/U7/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.644         */0.417         RegFile/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */6.657         */0.416         RegFile/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.663         */0.413         RegFile/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.666         */0.415         RegFile/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */6.666         */0.415         RegFile/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.668         */0.414         RegFile/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.163   */6.668         */0.413         RegFile/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */6.674         */0.409         RegFile/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.181   */6.764         */0.407         UART_TX/U3_Serializer/\S_R_Data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.781         */0.400         UART_TX/U3_Serializer/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.297   6.804/*         0.268/*         UART_RX/U5/Str_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.189   */6.824         */0.399         UART_TX/U3_Serializer/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.181   */6.839         */0.407         UART_TX/U3_Serializer/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.146   */6.843         */0.418         UART_RX/U1/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.898         */0.401         UART_TX/U3_Serializer/\S_R_Data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.187   */6.899         */0.401         UART_TX/U3_Serializer/\S_R_Data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.902         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.908         */0.399         UART_TX/U3_Serializer/\S_R_Data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.910         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.187   */6.923         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */6.924         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.173   */6.985         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.184   */7.025         */0.404         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.185   */7.027         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.184   */7.028         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.186   */7.032         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.186   */7.034         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.186   */7.034         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.186   */7.036         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.186   */7.039         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.182   */7.112         */0.406         UART_TX/U2_Parity_Calc/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.176   */7.131         */0.400         UART_FIFO/U0_FIFO_W/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.171   */7.149         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.183   */7.255         */0.405         UART_FIFO/U2_FIFO_R/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.146   */7.289         */0.429         UART_FIFO/U0_FIFO_W/\Address_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.150   */7.313         */0.423         SYS_Cntroller/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.184   */7.420         */0.404         UART_FIFO/U2_FIFO_R/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.141   */7.429         */0.432         SYS_Cntroller/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.434         */0.429         UART_FIFO/U2_FIFO_R/\Address_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.172   */7.439         */0.417         UART_FIFO/U2_FIFO_R/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.172   */7.443         */0.405         RegFile/RdData_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.245   7.474/*         0.327/*         SYS_Cntroller/\Stored_Frame3_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.257   7.533/*         0.315/*         SYS_Cntroller/\Stored_Frame3_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.259   7.539/*         0.314/*         SYS_Cntroller/\Stored_Frame3_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.262   7.554/*         0.310/*         SYS_Cntroller/\Stored_Frame3_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.266   7.557/*         0.311/*         SYS_Cntroller/\Stored_Frame3_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.267   7.571/*         0.307/*         SYS_Cntroller/\Stored_Frame3_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.266   7.572/*         0.306/*         SYS_Cntroller/\Stored_Frame3_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.267   7.573/*         0.306/*         SYS_Cntroller/\Stored_Frame3_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.182   */7.610         */0.406         UART_TX/U4_FSM/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.157   */7.623         */0.416         SYS_Cntroller/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.170   */7.707         */0.407         SYS_Cntroller/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.257   7.719/*         0.315/*         SYS_Cntroller/\Stored_Frame2_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.262   7.736/*         0.311/*         SYS_Cntroller/\Stored_Frame2_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.262   7.737/*         0.311/*         SYS_Cntroller/\Stored_Frame2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.267   7.747/*         0.309/*         SYS_Cntroller/\Stored_Frame2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.819    */7.751         */0.532         UART_TX_ClkDiv/New_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.268   7.751/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.269   7.754/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.270   7.756/*         0.307/*         SYS_Cntroller/\Stored_Frame2_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.271   7.766/*         0.305/*         SYS_Cntroller/\Stored_Frame2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.265   7.850/*         0.297/*         UART_RX/U4/Calc_parity_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.901    */7.878         */0.533         UART_RX_ClkDiv/New_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.127   */7.906         */0.445         SYS_Cntroller/\Stored_Frame1_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */7.928         */0.441         SYS_Cntroller/\Stored_Frame1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */7.931         */0.420         SYS_Cntroller/\Stored_Frame1_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */7.935         */0.419         SYS_Cntroller/\Stored_Frame1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */7.936         */0.419         SYS_Cntroller/\Stored_Frame1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */7.939         */0.418         SYS_Cntroller/\Stored_Frame1_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.156   */7.945         */0.417         SYS_Cntroller/\Stored_Frame1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */7.959         */0.414         SYS_Cntroller/\Stored_Frame1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */7.982         */0.401         UART_RX/U1/Sampeld_Bit_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.170   */8.060         */0.428         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.251   8.215/*         0.314/*         UART_RX/U7/Data_Valid_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.285   8.345/*         0.278/*         UART_RX/U7/Parity_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.176   */8.350         */0.413         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.286   8.355/*         0.276/*         UART_RX/U7/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.154   */8.358         */0.435         UART_TX/U1_MUX_4x1/OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.180   */8.373         */0.409         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.164   */8.394         */0.409         Data_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */8.398         */0.409         Data_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.165   */8.399         */0.409         Data_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.169   */8.404         */0.408         Data_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */8.404         */0.408         Data_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */8.410         */0.407         Data_SYNC/\sync_bus_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.170   */8.412         */0.407         Data_SYNC/\sync_bus_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */8.414         */0.406         Data_SYNC/\sync_bus_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.166   */8.604         */0.423         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */8.679         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.189   */8.684         */0.399         UART_TX/U4_FSM/Basy_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.034   */8.688         */0.530         UART_RX/U3/\Edge_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.000   */8.703         */0.578         RegFile/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.000   */8.704         */0.578         RegFile/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.984   */8.708         */0.594         RegFile/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.168   */8.710         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.006   */8.725         */0.568         RegFile/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.726         */0.563         UART_FIFO/U2_FIFO_R/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.017   */8.729         */0.571         UART_FIFO/U2_FIFO_R/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.158   */8.733         */0.417         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.007   */8.737         */0.569         RegFile/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.009   */8.737         */0.569         RegFile/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.007   */8.741         */0.569         RegFile/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.008   */8.742         */0.568         RegFile/\memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.001   */8.743         */0.561         UART_RX/U7/Stop_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.008   */8.744         */0.568         RegFile/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.001   */8.744         */0.562         UART_RX/U7/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.191   */8.747         */0.398         UART_TX/U4_FSM/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.010   */8.751         */0.566         RegFile/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.013   */8.757         */0.565         RegFile/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.277   8.761/*         0.297/*         Data_SYNC/enable_pulse_d_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.013   */8.763         */0.564         RegFile/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.772         */0.560         RegFile/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.019   */8.784         */0.557         RegFile/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.804         */0.552         RegFile/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.805         */0.553         RegFile/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.809         */0.552         RegFile/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.812         */0.550         RegFile/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.029   */8.831         */0.546         RegFile/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */8.834         */0.546         RegFile/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */8.839         */0.545         RegFile/\memory_reg[1][7] /SI    1
@(R)->DFTCLK(R)	10.384   8.839/*         0.050/*         UART_RX_ClkDiv/New_clk_reg/SN    1
DFTCLK(R)->DFTCLK(R)	11.180   */8.846         */0.408         UART_TX/U4_FSM/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.849         */0.543         UART_RX/U4/Calc_parity_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.033   */8.849         */0.542         UART_FIFO/U0_FIFO_W/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.850         */0.543         UART_RX/U3/\Edge_Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.853         */0.542         UART_RX/U3/\Edge_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.855         */0.515         UART_RX/U3/\Bit_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.859         */0.541         UART_RX/U3/\Edge_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.010   */8.867         */0.552         UART_RX/U2/\N_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.037   */8.875         */0.539         UART_FIFO/U0_FIFO_W/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.878         */0.512         UART_RX/U2/\N_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */8.878         */0.532         UART_TX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.879         */0.537         UART_RX/U3/\Edge_Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.881         */0.516         SYS_Cntroller/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.035   */8.887         */0.528         UART_TX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.889         */0.512         UART_RX/U3/\Edge_Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.042   */8.895         */0.533         RegFile/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.895         */0.549         RegFile/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.047   */8.902         */0.514         UART_RX/U2/\N_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.903         */0.532         RegFile/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.909         */0.530         RegFile/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.910         */0.559         UART_FIFO/U0_FIFO_W/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.913         */0.512         UART_RX/U3/\Bit_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */8.914         */0.514         SYS_Cntroller/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */8.916         */0.529         RegFile/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */8.918         */0.525         RegFile/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.918         */0.513         SYS_Cntroller/\Stored_Frame1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */8.921         */0.528         RegFile/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.922         */0.528         RegFile/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */8.922         */0.528         UART_FIFO/U0_FIFO_W/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */8.927         */0.526         RegFile/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.051   */8.927         */0.523         SYS_Cntroller/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */8.935         */0.514         UART_RX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */8.937         */0.525         RegFile/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.937         */0.525         REF_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.055   */8.939         */0.509         UART_RX/U3/\Bit_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.040   */8.940         */0.524         UART_RX/U7/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */8.941         */0.524         Data_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */8.942         */0.510         UART_RX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.942         */0.524         RegFile/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.943         */0.514         UART_TX_ClkDiv/\Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.945         */0.524         SYS_Cntroller/\Stored_Frame1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.039   */8.949         */0.524         UART_TX_ClkDiv/\Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.006   */8.949         */0.555         UART_RX/U2/\P_out_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.051   */8.951         */0.522         Data_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.951         */0.522         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.011   */8.952         */0.554         UART_RX/U6/Stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.041   */8.952         */0.522         UART_RX/U1/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.955         */0.545         SYS_Cntroller/\Stored_Frame1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */8.955         */0.522         Data_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.956         */0.521         Data_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.014   */8.957         */0.548         UART_RX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.067   */8.958         */0.522         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.040   */8.958         */0.522         UART_TX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.043   */8.958         */0.521         UART_RX/U7/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */8.959         */0.510         SYS_Cntroller/\Stored_Frame1_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.067   */8.960         */0.521         UART_TX/U4_FSM/Basy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */8.961         */0.523         RegFile/\memory_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.079   */8.961         */0.509         UART_TX/U3_Serializer/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.963         */0.554         SYS_Cntroller/\Stored_Frame2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.075   */8.966         */0.513         UART_TX/U4_FSM/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.039   */8.966         */0.523         UART_RX/U1/Sampeld_Bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.042   */8.967         */0.521         UART_TX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.054   */8.968         */0.520         Data_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.968         */0.519         Data_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.969         */0.545         SYS_Cntroller/\Stored_Frame1_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.069   */8.969         */0.520         UART_TX/U3_Serializer/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.034   */8.969         */0.554         UART_FIFO/U2_FIFO_R/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.043   */8.971         */0.520         UART_TX_ClkDiv/\Count_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.044   */8.972         */0.518         UART_RX/U1/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.975         */0.518         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.055   */8.976         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.977         */0.517         RegFile/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.978         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.044   */8.979         */0.518         UART_RX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.979         */0.517         RegFile/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.979         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.980         */0.518         UART_RX/U1/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.056   */8.980         */0.517         RegFile/\memory_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.076   */8.981         */0.513         UART_TX/U4_FSM/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.981         */0.517         RegFile/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.071   */8.981         */0.518         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.981         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.982         */0.550         SYS_Cntroller/\Stored_Frame2_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.982         */0.549         SYS_Cntroller/\Stored_Frame2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.982         */0.517         RegFile/RdData_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */8.982         */0.517         UART_RX/U5/Str_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.982         */0.516         RegFile/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.983         */0.516         RegFile/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.983         */0.517         Data_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.983         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.983         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.056   */8.983         */0.517         SYS_Cntroller/\Stored_Frame1_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.984         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.984         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.984         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.984         */0.516         RegFile/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.984         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.984         */0.549         SYS_Cntroller/\Stored_Frame3_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.984         */0.516         RegFile/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.985         */0.549         SYS_Cntroller/\Stored_Frame3_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.071   */8.985         */0.517         UART_TX/U4_FSM/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.985         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */8.985         */0.549         SYS_Cntroller/\Stored_Frame2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.986         */0.516         UART_RX/U2/\N_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.986         */0.516         RegFile/\memory_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.986         */0.516         RegFile/\memory_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.987         */0.516         RegFile/\memory_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */8.987         */0.549         SYS_Cntroller/\Stored_Frame2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.987         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.987         */0.516         UART_RX/U4/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.987         */0.514         UART_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.987         */0.516         RegFile/\memory_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.987         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.988         */0.516         RegFile/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.988         */0.516         RegFile/\memory_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.988         */0.516         RegFile/\memory_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.988         */0.513         UART_RX/U7/Parity_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.071   */8.988         */0.517         UART_TX/U3_Serializer/\S_R_Data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.988         */0.515         RegFile/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.988         */0.516         RegFile/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.988         */0.516         RegFile/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.988         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.988         */0.516         RegFile/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.988         */0.515         RegFile/\memory_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.989         */0.516         RegFile/\memory_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.989         */0.548         SYS_Cntroller/\Stored_Frame2_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.989         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */8.989         */0.516         RegFile/\memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.989         */0.549         SYS_Cntroller/\Stored_Frame3_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.989         */0.515         RegFile/\memory_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.989         */0.517         UART_TX_ClkDiv/\Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.989         */0.515         RegFile/\memory_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.989         */0.516         RegFile/\memory_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.072   */8.989         */0.516         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.072   */8.990         */0.516         UART_TX/U2_Parity_Calc/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.990         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.990         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.072   */8.990         */0.516         UART_TX/U3_Serializer/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.079   */8.990         */0.510         UART_TX/U3_Serializer/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.990         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.990         */0.515         RegFile/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.991         */0.516         RegFile/\memory_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.991         */0.515         RegFile/\memory_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.991         */0.515         RegFile/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.991         */0.515         RegFile/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.991         */0.515         RegFile/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.991         */0.515         RegFile/\memory_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.992         */0.515         RegFile/\memory_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.992         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.992         */0.515         RegFile/\memory_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.072   */8.992         */0.516         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.992         */0.515         RegFile/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.072   */8.992         */0.516         UART_TX/U3_Serializer/\S_R_Data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */8.992         */0.515         RegFile/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.993         */0.515         RegFile/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */8.993         */0.512         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.993         */0.515         RegFile/\memory_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.994         */0.515         RegFile/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.994         */0.514         RegFile/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.994         */0.514         RegFile/\memory_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.994         */0.515         RegFile/\memory_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.994         */0.515         RegFile/\memory_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.995         */0.515         RegFile/\memory_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */8.995         */0.514         RegFile/\memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.995         */0.514         RegFile/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.995         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.995         */0.514         RegFile/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.995         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.995         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */8.996         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.996         */0.515         Data_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.996         */0.514         RegFile/\memory_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.996         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.029   */8.996         */0.548         SYS_Cntroller/\Stored_Frame3_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.996         */0.548         SYS_Cntroller/\Stored_Frame3_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.996         */0.515         RegFile/\memory_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.996         */0.514         SYS_Cntroller/\Stored_Frame1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.996         */0.515         Data_SYNC/Pulse_FF_Out_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */8.997         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.997         */0.548         SYS_Cntroller/\Stored_Frame3_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.997         */0.514         RegFile/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */8.997         */0.514         RegFile/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.997         */0.514         RegFile/\memory_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.997         */0.514         RegFile/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.997         */0.514         RegFile/\memory_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */8.998         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.998         */0.514         RegFile/\memory_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */8.998         */0.514         RegFile/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.998         */0.514         RegFile/\memory_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */8.998         */0.515         UART_TX/U3_Serializer/\S_R_Data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */8.998         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.998         */0.514         RegFile/\memory_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.998         */0.514         RegFile/\memory_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.998         */0.547         SYS_Cntroller/\Stored_Frame3_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.998         */0.514         RegFile/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */8.998         */0.514         RegFile/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.998         */0.514         RegFile/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.074   */8.998         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.057   */8.999         */0.514         RegFile/\memory_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.999         */0.514         RegFile/\memory_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.999         */0.514         RegFile/\memory_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */8.999         */0.547         SYS_Cntroller/\Stored_Frame2_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.000         */0.514         RegFile/\memory_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */9.000         */0.515         UART_TX/U3_Serializer/\S_R_Data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.000         */0.514         RegFile/\memory_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.073   */9.000         */0.515         UART_TX/U3_Serializer/\counter_reg[0] /SI    1
@(R)->DFTCLK(R)	11.201   9.000/*         0.371/*         RegFile/\memory_reg[15][1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.000         */0.514         RegFile/\memory_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.000         */0.514         RegFile/\memory_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.000         */0.514         RegFile/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /SI    1
@(R)->DFTCLK(R)	11.202   9.001/*         0.371/*         RegFile/\memory_reg[15][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.001         */0.547         SYS_Cntroller/\Stored_Frame3_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */9.001         */0.513         RegFile/\memory_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */9.001         */0.514         RegFile/\memory_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.001         */0.514         RegFile/\memory_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */9.001         */0.513         RegFile/\memory_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */9.002         */0.514         RegFile/\memory_reg[5][3] /SI    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[14][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[15][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[13][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[13][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[12][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.002/*         0.371/*         RegFile/\memory_reg[15][4] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.002         */0.513         RegFile/\memory_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */9.002         */0.514         RegFile/\memory_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */9.002         */0.514         RegFile/\memory_reg[11][4] /SI    1
@(R)->DFTCLK(R)	11.203   9.002/*         0.371/*         RegFile/\memory_reg[15][3] /RN    1
@(R)->DFTCLK(R)	11.203   9.002/*         0.371/*         RegFile/\memory_reg[12][4] /RN    1
@(R)->DFTCLK(R)	11.203   9.002/*         0.371/*         RegFile/\memory_reg[13][4] /RN    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.002         */0.513         RegFile/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */9.002         */0.547         SYS_Cntroller/\Stored_Frame2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.002         */0.513         RegFile/\memory_reg[5][6] /SI    1
@(R)->DFTCLK(R)	11.204   9.003/*         0.371/*         RegFile/\memory_reg[14][4] /RN    1
@(R)->DFTCLK(R)	11.203   9.003/*         0.371/*         RegFile/\memory_reg[14][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.003         */0.513         RegFile/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.003         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /SI    1
@(R)->DFTCLK(R)	11.203   9.003/*         0.371/*         RegFile/\memory_reg[12][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.003         */0.513         RegFile/\memory_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.059   */9.003         */0.513         RegFile/\memory_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.003         */0.514         RegFile/\memory_reg[13][2] /SI    1
@(R)->DFTCLK(R)	11.202   9.004/*         0.371/*         RegFile/\memory_reg[15][0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.004         */0.513         RegFile/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.004         */0.513         RegFile/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.004         */0.513         RegFile/\memory_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.004         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.060   */9.004         */0.513         RegFile/\memory_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.074   */9.004         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.004         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.005         */0.513         RegFile/\memory_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.005         */0.513         RegFile/\memory_reg[13][5] /SI    1
@(R)->DFTCLK(R)	11.202   9.005/*         0.371/*         RegFile/\memory_reg[14][1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.005         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.005         */0.513         RegFile/\memory_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.005         */0.513         Data_SYNC/enable_pulse_d_reg/SI    1
@(R)->DFTCLK(R)	11.204   9.005/*         0.371/*         RegFile/\memory_reg[13][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.077   */9.006         */0.512         UART_FIFO/U2_FIFO_R/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.006         */0.513         RegFile/\memory_reg[12][1] /SI    1
@(R)->DFTCLK(R)	11.204   9.006/*         0.371/*         RegFile/\memory_reg[14][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.006         */0.513         RegFile/\memory_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.006         */0.513         RegFile/\memory_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.006         */0.513         RegFile/\memory_reg[10][4] /SI    1
@(R)->DFTCLK(R)	11.203   9.006/*         0.371/*         RegFile/\memory_reg[5][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.006         */0.513         RegFile/\memory_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.058   */9.006         */0.513         RegFile/\memory_reg[15][7] /SI    1
@(R)->DFTCLK(R)	11.203   9.007/*         0.371/*         RegFile/\memory_reg[7][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.007         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.076   */9.007         */0.513         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /SI    1
@(R)->DFTCLK(R)	11.203   9.007/*         0.371/*         RegFile/\memory_reg[6][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.061   */9.007         */0.513         RegFile/\memory_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.007         */0.513         Data_SYNC/\en_sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.007         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.007         */0.513         RegFile/\memory_reg[7][6] /SI    1
@(R)->DFTCLK(R)	11.204   9.007/*         0.371/*         RegFile/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.007/*         0.371/*         RegFile/\memory_reg[13][2] /RN    1
@(R)->DFTCLK(R)	11.204   9.007/*         0.371/*         RegFile/\memory_reg[12][1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.074   */9.008         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[6] /SI    1
@(R)->DFTCLK(R)	11.204   9.008/*         0.371/*         RegFile/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.008/*         0.371/*         RegFile/\memory_reg[12][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.008         */0.513         RegFile/\memory_reg[14][4] /SI    1
@(R)->DFTCLK(R)	11.204   9.008/*         0.371/*         RegFile/\memory_reg[7][4] /RN    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.009         */0.512         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.009         */0.512         RegFile/\memory_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.062   */9.009         */0.513         RegFile/\memory_reg[14][2] /SI    1
@(R)->DFTCLK(R)	11.204   9.010/*         0.371/*         RegFile/\memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.011/*         0.371/*         RegFile/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	11.204   9.011/*         0.371/*         RegFile/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	11.204   9.011/*         0.371/*         RegFile/\memory_reg[5][5] /RN    1
DFTCLK(R)->DFTCLK(R)	11.064   */9.011         */0.512         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /SI    1
@(R)->DFTCLK(R)	11.203   9.011/*         0.371/*         RegFile/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	11.203   9.012/*         0.371/*         RegFile/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.012/*         0.371/*         RegFile/\memory_reg[4][6] /RN    1
DFTCLK(R)->DFTCLK(R)	11.075   */9.012         */0.513         UART_TX/U3_Serializer/\S_R_Data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.076   */9.012         */0.513         U0_PULSE_GEN/rcv_flop_reg/SI    1
@(R)->DFTCLK(R)	11.206   9.013/*         0.371/*         RegFile/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	11.204   9.013/*         0.371/*         RegFile/\memory_reg[4][5] /RN    1
DFTCLK(R)->DFTCLK(R)	11.076   */9.013         */0.513         UART_TX/U3_Serializer/\S_R_Data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.077   */9.013         */0.513         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.063   */9.014         */0.512         RegFile/\memory_reg[10][1] /SI    1
@(R)->DFTCLK(R)	11.205   9.016/*         0.371/*         RegFile/\memory_reg[4][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.077   */9.016         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.077   */9.016         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /SI    1
@(R)->DFTCLK(R)	11.203   9.016/*         0.371/*         RegFile/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	11.202   9.016/*         0.371/*         RegFile/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	11.203   9.016/*         0.371/*         RegFile/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.203   9.017/*         0.371/*         RegFile/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	11.205   9.018/*         0.371/*         RegFile/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	11.204   9.018/*         0.371/*         RegFile/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	11.204   9.018/*         0.371/*         RegFile/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	11.205   9.019/*         0.371/*         RegFile/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	11.205   9.019/*         0.371/*         RegFile/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.205   9.019/*         0.371/*         RegFile/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	11.206   9.019/*         0.371/*         RegFile/\memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	11.204   9.019/*         0.371/*         RegFile/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.201   9.020/*         0.370/*         RegFile/\memory_reg[15][6] /RN    1
@(R)->DFTCLK(R)	11.201   9.020/*         0.370/*         RegFile/\memory_reg[12][6] /RN    1
@(R)->DFTCLK(R)	11.201   9.021/*         0.370/*         RegFile/\memory_reg[12][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.021/*         0.371/*         RegFile/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	11.202   9.021/*         0.370/*         RegFile/\memory_reg[13][0] /RN    1
@(R)->DFTCLK(R)	11.202   9.021/*         0.370/*         RegFile/\memory_reg[12][0] /RN    1
@(R)->DFTCLK(R)	11.203   9.021/*         0.370/*         RegFile/\memory_reg[13][1] /RN    1
@(R)->DFTCLK(R)	11.201   9.021/*         0.370/*         RegFile/\memory_reg[15][7] /RN    1
@(R)->DFTCLK(R)	11.202   9.021/*         0.370/*         RegFile/\memory_reg[14][0] /RN    1
@(R)->DFTCLK(R)	11.203   9.022/*         0.370/*         RegFile/\memory_reg[11][0] /RN    1
@(R)->DFTCLK(R)	11.205   9.022/*         0.371/*         RegFile/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	11.202   9.022/*         0.370/*         RegFile/\memory_reg[14][7] /RN    1
@(R)->DFTCLK(R)	11.202   9.022/*         0.370/*         RegFile/\memory_reg[13][7] /RN    1
@(R)->DFTCLK(R)	11.203   9.022/*         0.370/*         RegFile/\memory_reg[11][6] /RN    1
@(R)->DFTCLK(R)	11.202   9.022/*         0.370/*         RegFile/\memory_reg[11][7] /RN    1
@(R)->DFTCLK(R)	11.203   9.022/*         0.370/*         RegFile/\memory_reg[11][5] /RN    1
@(R)->DFTCLK(R)	11.205   9.022/*         0.371/*         RegFile/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	11.205   9.022/*         0.371/*         RegFile/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	11.205   9.023/*         0.371/*         RegFile/\memory_reg[5][1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.078   */9.023         */0.511         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.068   */9.023         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /SI    1
@(R)->DFTCLK(R)	11.205   9.023/*         0.370/*         RegFile/\memory_reg[10][1] /RN    1
@(R)->DFTCLK(R)	11.205   9.023/*         0.370/*         RegFile/\memory_reg[10][0] /RN    1
@(R)->DFTCLK(R)	11.205   9.023/*         0.370/*         RegFile/\memory_reg[11][1] /RN    1
@(R)->DFTCLK(R)	11.203   9.023/*         0.370/*         RegFile/\memory_reg[10][6] /RN    1
@(R)->DFTCLK(R)	11.203   9.023/*         0.370/*         RegFile/\memory_reg[10][5] /RN    1
@(R)->DFTCLK(R)	11.203   9.024/*         0.370/*         RegFile/\memory_reg[9][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.024/*         0.371/*         RegFile/\memory_reg[14][6] /RN    1
@(R)->DFTCLK(R)	11.203   9.024/*         0.370/*         RegFile/\memory_reg[11][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.076   */9.024         */0.513         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /SI    1
@(R)->DFTCLK(R)	11.204   9.024/*         0.370/*         RegFile/\memory_reg[9][5] /RN    1
@(R)->DFTCLK(R)	11.205   9.025/*         0.370/*         RegFile/\memory_reg[8][5] /RN    1
@(R)->DFTCLK(R)	11.205   9.026/*         0.370/*         RegFile/\memory_reg[8][6] /RN    1
DFTCLK(R)->DFTCLK(R)	11.078   */9.026         */0.511         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /SI    1
@(R)->DFTCLK(R)	11.203   9.026/*         0.370/*         RegFile/\memory_reg[11][4] /RN    1
@(R)->DFTCLK(R)	11.207   9.026/*         0.371/*         RegFile/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	11.203   9.027/*         0.370/*         RegFile/\memory_reg[10][7] /RN    1
@(R)->DFTCLK(R)	11.203   9.027/*         0.370/*         RegFile/\memory_reg[9][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	11.203   9.028/*         0.370/*         RegFile/\memory_reg[9][4] /RN    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	11.205   9.028/*         0.370/*         RegFile/\memory_reg[0][4] /RN    1
DFTCLK(R)->DFTCLK(R)	11.066   */9.028         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.066   */9.028         */0.509         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /SI    1
@(R)->DFTCLK(R)	11.206   9.028/*         0.370/*         RegFile/\memory_reg[0][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.079   */9.028         */0.510         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /SI    1
@(R)->DFTCLK(R)	11.205   9.029/*         0.371/*         RegFile/\memory_reg[7][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.067   */9.029         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /SI    1
@(R)->DFTCLK(R)	11.203   9.029/*         0.370/*         RegFile/\memory_reg[10][4] /RN    1
@(R)->DFTCLK(R)	11.206   9.030/*         0.370/*         RegFile/\memory_reg[8][4] /RN    1
@(R)->DFTCLK(R)	11.205   9.030/*         0.371/*         RegFile/\memory_reg[6][3] /RN    1
DFTCLK(R)->DFTCLK(R)	11.068   */9.030         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.067   */9.031         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.079   */9.032         */0.510         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /SI    1
@(R)->DFTCLK(R)	11.204   9.032/*         0.370/*         RegFile/\memory_reg[10][3] /RN    1
@(R)->DFTCLK(R)	11.203   9.033/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	11.203   9.033/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /RN    1
DFTCLK(R)->DFTCLK(R)	11.066   */9.033         */0.509         REF_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.065   */9.034         */0.509         SYS_Cntroller/\current_state_reg[0] /SI    1
@(R)->DFTCLK(R)	11.204   9.034/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	11.203   9.034/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	11.205   9.034/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	11.206   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	11.206   9.035/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         RegFile/\memory_reg[10][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.068   */9.035         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.066   */9.035         */0.508         Data_SYNC/\en_sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.068   */9.035         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /SI    1
@(R)->DFTCLK(R)	11.204   9.035/*         0.370/*         RegFile/\memory_reg[11][2] /RN    1
@(R)->DFTCLK(R)	11.207   9.036/*         0.371/*         RegFile/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	11.207   9.036/*         0.371/*         RegFile/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	11.203   9.036/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	11.207   9.036/*         0.371/*         RegFile/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	11.203   9.036/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.080   */9.036         */0.509         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /SI    1
@(R)->DFTCLK(R)	11.203   9.037/*         0.370/*         RegFile/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.203   9.037/*         0.370/*         RegFile/\memory_reg[8][3] /RN    1
@(R)->DFTCLK(R)	11.204   9.037/*         0.370/*         RegFile/\memory_reg[9][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.055   */9.037         */0.506         UART_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.083   */9.037         */0.505         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /SI    1
@(R)->DFTCLK(R)	11.203   9.037/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	11.202   9.038/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.207   9.038/*         0.371/*         RegFile/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	11.204   9.038/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	11.206   9.038/*         0.368/*         RegFile/\memory_reg[8][0] /RN    1
@(R)->DFTCLK(R)	11.205   9.039/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	11.205   9.039/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	11.207   9.039/*         0.368/*         RegFile/\memory_reg[8][1] /RN    1
@(R)->DFTCLK(R)	11.202   9.039/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.039/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.204   9.039/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	11.204   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	11.203   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	11.202   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	11.203   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	11.207   9.040/*         0.368/*         RegFile/\memory_reg[9][0] /RN    1
@(R)->DFTCLK(R)	11.202   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	11.204   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.206   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	11.203   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	11.207   9.040/*         0.368/*         RegFile/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	11.207   9.040/*         0.368/*         RegFile/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	11.206   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	11.207   9.040/*         0.370/*         RegFile/\memory_reg[9][3] /RN    1
@(R)->DFTCLK(R)	11.207   9.040/*         0.368/*         RegFile/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	11.205   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	11.206   9.040/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	11.203   9.041/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.207   9.041/*         0.368/*         RegFile/\memory_reg[8][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.053   */9.041         */0.508         UART_RX/U2/\P_out_reg[0] /SI    1
@(R)->DFTCLK(R)	11.207   9.041/*         0.368/*         RegFile/\memory_reg[0][0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.066   */9.041         */0.507         SYS_Cntroller/\Stored_Frame1_reg[4] /SI    1
@(R)->DFTCLK(R)	11.207   9.042/*         0.371/*         RegFile/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	11.203   9.042/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.208   9.042/*         0.368/*         RegFile/\RdData_reg[7] /RN    1
@(R)->DFTCLK(R)	11.205   9.043/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	11.208   9.043/*         0.369/*         RegFile/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	11.205   9.043/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	11.206   9.043/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.043/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /RN    1
@(R)->DFTCLK(R)	11.203   9.043/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	11.203   9.044/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /RN    1
@(R)->DFTCLK(R)	11.208   9.044/*         0.368/*         RegFile/\RdData_reg[6] /RN    1
@(R)->DFTCLK(R)	11.204   9.044/*         0.370/*         RegFile/\memory_reg[9][1] /RN    1
@(R)->DFTCLK(R)	11.208   9.044/*         0.368/*         RegFile/\RdData_reg[3] /RN    1
@(R)->DFTCLK(R)	11.205   9.044/*         0.369/*         SYS_Cntroller/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	11.203   9.044/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	11.205   9.045/*         0.369/*         SYS_Cntroller/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.208   9.045/*         0.368/*         RegFile/\RdData_reg[4] /RN    1
@(R)->DFTCLK(R)	11.203   9.046/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	11.207   9.046/*         0.370/*         RegFile/\memory_reg[8][2] /RN    1
@(R)->DFTCLK(R)	11.209   9.047/*         0.369/*         RegFile/\RdData_reg[2] /RN    1
@(R)->DFTCLK(R)	11.203   9.047/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.048/*         0.370/*         RegFile/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.198   9.048/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[0] /RN    1
@(R)->DFTCLK(R)	11.195   9.048/*         0.381/*         SYS_Cntroller/\Stored_Frame2_reg[4] /RN    1
@(R)->DFTCLK(R)	11.195   9.048/*         0.381/*         SYS_Cntroller/\Stored_Frame2_reg[5] /RN    1
@(R)->DFTCLK(R)	11.193   9.049/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[0] /RN    1
@(R)->DFTCLK(R)	11.193   9.049/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[2] /RN    1
@(R)->DFTCLK(R)	11.197   9.049/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[1] /RN    1
@(R)->DFTCLK(R)	11.206   9.049/*         0.371/*         RegFile/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	11.209   9.049/*         0.369/*         SYS_Cntroller/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	11.203   9.049/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	11.206   9.050/*         0.370/*         RegFile/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	11.206   9.050/*         0.371/*         RegFile/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	11.207   9.050/*         0.370/*         RegFile/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	11.207   9.050/*         0.370/*         RegFile/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	11.197   9.050/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[2] /RN    1
@(R)->DFTCLK(R)	11.194   9.052/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[3] /RN    1
@(R)->DFTCLK(R)	11.206   9.052/*         0.371/*         RegFile/\memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	11.191   9.052/*         0.382/*         SYS_Cntroller/\Stored_Frame2_reg[3] /RN    1
@(R)->DFTCLK(R)	11.209   9.053/*         0.369/*         RegFile/\RdData_reg[1] /RN    1
@(R)->DFTCLK(R)	11.203   9.053/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	11.195   9.054/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[1] /RN    1
@(R)->DFTCLK(R)	11.209   9.054/*         0.369/*         RegFile/\RdData_reg[0] /RN    1
@(R)->DFTCLK(R)	11.209   9.055/*         0.369/*         RegFile/RdData_VLD_reg/RN    1
@(R)->DFTCLK(R)	11.203   9.055/*         0.370/*         SYS_Cntroller/\Stored_Frame1_reg[4] /RN    1
@(R)->DFTCLK(R)	11.193   9.055/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[6] /RN    1
@(R)->DFTCLK(R)	11.193   9.055/*         0.379/*         SYS_Cntroller/\Stored_Frame1_reg[7] /RN    1
@(R)->DFTCLK(R)	11.194   9.055/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[4] /RN    1
@(R)->DFTCLK(R)	11.193   9.055/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[6] /RN    1
@(R)->DFTCLK(R)	11.194   9.056/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[7] /RN    1
@(R)->DFTCLK(R)	11.193   9.058/*         0.379/*         SYS_Cntroller/\Stored_Frame2_reg[7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.162   */9.060         */0.414         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /D    1
@(R)->DFTCLK(R)	11.198   9.060/*         0.379/*         SYS_Cntroller/\Stored_Frame3_reg[5] /RN    1
@(R)->DFTCLK(R)	11.207   9.060/*         0.369/*         RegFile/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.207   9.060/*         0.369/*         RegFile/\memory_reg[2][2] /RN    1
DFTCLK(R)->DFTCLK(R)	11.175   */9.066         */0.414         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /D    1
@(R)->DFTCLK(R)	11.204   9.066/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[0] /RN    1
@(R)->DFTCLK(R)	11.205   9.066/*         0.369/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /RN    1
DFTCLK(R)->DFTCLK(R)	11.175   */9.070         */0.413         U0_PULSE_GEN/pls_flop_reg/D    1
@(R)->DFTCLK(R)	11.205   9.072/*         0.369/*         SYS_Cntroller/\current_state_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.180   */9.094         */0.409         U0_PULSE_GEN/rcv_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.000   */9.102         */0.561         UART_RX/U2/\P_out_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.173   */9.103         */0.404         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.167   */9.105         */0.407         Data_SYNC/\en_sync_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.001   */9.105         */0.561         UART_RX/U2/\P_out_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.001   */9.107         */0.561         UART_RX/U2/\P_out_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.001   */9.108         */0.560         UART_RX/U2/\P_out_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.002   */9.109         */0.560         UART_RX/U2/\P_out_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.036   */9.112         */0.528         UART_RX/U3/\Bit_Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.171   */9.115         */0.404         Data_SYNC/Pulse_FF_Out_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.175   */9.119         */0.402         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.004   */9.122         */0.557         UART_RX/U2/\P_out_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.176   */9.126         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.177   */9.132         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.185   */9.133         */0.404         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.185   */9.133         */0.404         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.187   */9.135         */0.402         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.177   */9.139         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.176   */9.140         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */9.141         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */9.142         */0.401         UART_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */9.142         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.175   */9.142         */0.400         REF_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.177   */9.144         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.177   */9.144         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.175   */9.144         */0.399         Data_SYNC/\en_sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.189   */9.145         */0.400         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.187   */9.149         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.188   */9.150         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.048   */9.170         */0.516         UART_RX/U7/Data_Valid_reg/SI    1
@(R)->DFTCLK(R)	11.526   9.359/*         0.052/*         RegFile/\memory_reg[2][7] /SN    1
@(R)->DFTCLK(R)	11.525   9.375/*         0.052/*         RegFile/\memory_reg[3][5] /SN    1
@(R)->DFTCLK(R)	10.296   9.461/*         0.055/*         UART_TX_ClkDiv/New_clk_reg/SN    1
@(R)->DFTCLK(R)	11.184   9.635/*         0.377/*         UART_RX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	11.189   9.637/*         0.376/*         UART_RX/U6/Stp_err_reg/RN    1
@(R)->DFTCLK(R)	11.199   9.640/*         0.366/*         UART_RX/U3/\Edge_Count_reg[4] /RN    1
@(R)->DFTCLK(R)	11.199   9.640/*         0.366/*         UART_RX/U3/\Edge_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.199   9.640/*         0.366/*         UART_RX/U3/\Edge_Count_reg[5] /RN    1
@(R)->DFTCLK(R)	11.198   9.640/*         0.366/*         UART_RX/U3/\Edge_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.198   9.641/*         0.366/*         UART_RX/U3/\Edge_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.198   9.641/*         0.366/*         UART_RX/U3/\Edge_Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.198   9.642/*         0.366/*         UART_RX/U3/\Bit_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.198   9.642/*         0.366/*         UART_RX/U3/\Bit_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.198   9.642/*         0.366/*         UART_RX/U3/\Bit_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.198   9.643/*         0.366/*         UART_RX/U3/\Bit_Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.198   9.643/*         0.366/*         UART_RX/U7/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	11.194   9.643/*         0.368/*         UART_RX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.194   9.644/*         0.368/*         UART_RX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.199   9.645/*         0.366/*         UART_RX/U7/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.194   9.645/*         0.368/*         UART_RX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.199   9.646/*         0.366/*         UART_RX/U5/Str_err_reg/RN    1
@(R)->DFTCLK(R)	11.214   9.660/*         0.375/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.222   9.667/*         0.367/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U2_FIFO_R/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.222   9.668/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[4] /RN    1
@(R)->DFTCLK(R)	11.221   9.668/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[3] /RN    1
@(R)->DFTCLK(R)	11.221   9.668/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[5] /RN    1
@(R)->DFTCLK(R)	11.221   9.669/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[6] /RN    1
@(R)->DFTCLK(R)	11.221   9.670/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[7] /RN    1
@(R)->DFTCLK(R)	11.221   9.670/*         0.367/*         UART_TX/U3_Serializer/\S_R_Data_reg[1] /RN    1
@(R)->DFTCLK(R)	11.221   9.670/*         0.367/*         UART_TX/U3_Serializer/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	11.221   9.671/*         0.367/*         UART_TX/U3_Serializer/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	11.222   9.673/*         0.367/*         UART_TX/U3_Serializer/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	11.222   9.673/*         0.367/*         UART_TX/U3_Serializer/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	11.221   9.678/*         0.367/*         UART_TX/U4_FSM/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	11.221   9.678/*         0.367/*         UART_TX/U3_Serializer/ser_done_reg/RN    1
DFTCLK(R)->DFTCLK(R)	11.086   */9.960         */0.502         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.070   */9.986         */0.518         UART_TX/U1_MUX_4x1/OUT_reg/SI    1
@(R)->DFTCLK(R)	11.172   10.340/*        0.390/*         UART_RX/U2/\P_out_reg[7] /RN    1
@(R)->DFTCLK(R)	11.172   10.340/*        0.390/*         UART_RX/U2/\P_out_reg[6] /RN    1
@(R)->DFTCLK(R)	11.172   10.341/*        0.390/*         UART_RX/U2/\P_out_reg[5] /RN    1
@(R)->DFTCLK(R)	11.172   10.341/*        0.390/*         UART_RX/U2/\P_out_reg[4] /RN    1
@(R)->DFTCLK(R)	11.172   10.342/*        0.390/*         UART_RX/U2/\P_out_reg[3] /RN    1
@(R)->DFTCLK(R)	11.172   10.343/*        0.390/*         UART_RX/U2/\P_out_reg[2] /RN    1
@(R)->DFTCLK(R)	11.172   10.344/*        0.390/*         UART_RX/U2/\P_out_reg[1] /RN    1
@(R)->DFTCLK(R)	11.183   10.346/*        0.380/*         UART_TX_ClkDiv/\Count_reg[4] /RN    1
@(R)->DFTCLK(R)	11.183   10.346/*        0.380/*         UART_TX_ClkDiv/\Count_reg[5] /RN    1
@(R)->DFTCLK(R)	11.183   10.346/*        0.380/*         UART_TX_ClkDiv/\Count_reg[6] /RN    1
@(R)->DFTCLK(R)	11.183   10.346/*        0.380/*         UART_TX_ClkDiv/\Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.183   10.347/*        0.380/*         UART_TX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.184   10.347/*        0.378/*         UART_RX/U1/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	11.183   10.347/*        0.380/*         UART_TX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.183   10.347/*        0.380/*         UART_TX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	11.182   10.347/*        0.380/*         UART_TX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.184   10.347/*        0.379/*         UART_RX/U4/par_err_reg/RN    1
@(R)->DFTCLK(R)	11.184   10.347/*        0.379/*         UART_RX/U7/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	11.184   10.347/*        0.379/*         UART_RX/U7/Parity_Error_reg/RN    1
@(R)->DFTCLK(R)	11.184   10.348/*        0.379/*         UART_RX/U1/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	11.185   10.348/*        0.378/*         UART_RX/U7/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	11.185   10.348/*        0.378/*         UART_RX/U1/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	11.184   10.348/*        0.379/*         UART_RX/U1/Sampeld_Bit_reg/RN    1
@(R)->DFTCLK(R)	11.183   10.349/*        0.379/*         UART_RX/U2/\N_reg[1] /RN    1
@(R)->DFTCLK(R)	11.183   10.349/*        0.379/*         UART_RX/U4/Calc_parity_reg/RN    1
@(R)->DFTCLK(R)	11.172   10.349/*        0.390/*         UART_RX/U2/\N_reg[3] /RN    1
@(R)->DFTCLK(R)	11.186   10.350/*        0.378/*         UART_RX/U7/Data_Valid_reg/RN    1
@(R)->DFTCLK(R)	11.183   10.350/*        0.379/*         UART_RX/U2/\N_reg[0] /RN    1
@(R)->DFTCLK(R)	11.182   10.357/*        0.379/*         UART_RX/U2/\P_out_reg[0] /RN    1
@(R)->DFTCLK(R)	11.183   10.360/*        0.379/*         UART_RX/U2/\N_reg[2] /RN    1
@(R)->DFTCLK(R)	11.198   10.374/*        0.390/*         UART_FIFO/U2_FIFO_R/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	11.209   10.385/*        0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.209   10.385/*        0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.209   10.385/*        0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.209   10.385/*        0.379/*         UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	11.209   10.385/*        0.379/*         UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	11.210   10.386/*        0.379/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.209   10.386/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN    1
@(R)->DFTCLK(R)	11.208   10.386/*        0.379/*         UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN    1
@(R)->DFTCLK(R)	11.209   10.386/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN    1
@(R)->DFTCLK(R)	11.209   10.387/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN    1
@(R)->DFTCLK(R)	11.209   10.388/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN    1
@(R)->DFTCLK(R)	11.208   10.388/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN    1
@(R)->DFTCLK(R)	11.209   10.388/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN    1
@(R)->DFTCLK(R)	11.208   10.389/*        0.379/*         UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN    1
@(R)->DFTCLK(R)	11.208   10.389/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN    1
@(R)->DFTCLK(R)	11.208   10.389/*        0.379/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN    1
@(R)->DFTCLK(R)	11.209   10.389/*        0.379/*         UART_TX/U4_FSM/Basy_reg/RN    1
@(R)->DFTCLK(R)	11.209   10.389/*        0.379/*         UART_TX/U4_FSM/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.209   10.390/*        0.379/*         UART_TX/U4_FSM/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	11.209   10.390/*        0.379/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->DFTCLK(R)	11.209   10.391/*        0.379/*         UART_TX/U2_Parity_Calc/par_bit_reg/RN    1
@(R)->DFTCLK(R)	11.209   10.392/*        0.379/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->DFTCLK(R)	11.191   10.452/*        0.384/*         UART_FIFO/U0_FIFO_W/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.203   10.458/*        0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	11.202   10.459/*        0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	11.203   10.459/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.203   10.459/*        0.374/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.202   10.459/*        0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	11.202   10.459/*        0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	11.202   10.460/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	11.201   10.460/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	11.201   10.461/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	11.202   10.461/*        0.374/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	11.201   10.461/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	11.201   10.462/*        0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	11.201   10.462/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	11.201   10.464/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	11.202   10.465/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	11.202   10.465/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.202   10.465/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	11.202   10.465/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	11.202   10.465/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	11.201   10.466/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.202   10.466/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	11.202   10.466/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	11.202   10.466/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	11.201   10.467/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.189   10.467/*        0.384/*         SYS_Cntroller/\Stored_Frame1_reg[3] /RN    1
@(R)->DFTCLK(R)	11.201   10.467/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	11.202   10.467/*        0.374/*         UART_FIFO/U0_FIFO_W/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	11.201   10.468/*        0.374/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	11.198   10.476/*        0.374/*         SYS_Cntroller/\Stored_Frame1_reg[1] /RN    1
@(R)->DFTCLK(R)	11.199   10.476/*        0.374/*         Data_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	11.200   10.477/*        0.374/*         Data_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	11.199   10.477/*        0.374/*         Data_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	11.199   10.477/*        0.374/*         SYS_Cntroller/\Stored_Frame1_reg[6] /RN    1
@(R)->DFTCLK(R)	11.199   10.477/*        0.374/*         Data_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	11.199   10.477/*        0.374/*         Data_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	11.200   10.479/*        0.374/*         SYS_Cntroller/\Stored_Frame1_reg[5] /RN    1
@(R)->DFTCLK(R)	11.200   10.479/*        0.374/*         SYS_Cntroller/\Stored_Frame1_reg[2] /RN    1
@(R)->DFTCLK(R)	11.200   10.479/*        0.374/*         Data_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	11.203   10.480/*        0.374/*         Data_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	11.200   10.481/*        0.374/*         Data_SYNC/enable_pulse_d_reg/RN    1
@(R)->DFTCLK(R)	11.203   10.481/*        0.374/*         Data_SYNC/\sync_bus_reg[6] /RN    1
@(R)->DFTCLK(R)	11.201   10.486/*        0.374/*         Data_SYNC/\en_sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	11.201   10.486/*        0.374/*         Data_SYNC/\en_sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	11.201   10.486/*        0.374/*         Data_SYNC/Pulse_FF_Out_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	20.174   */10.551        */0.423         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->DFTCLK(R)	11.530   10.707/*        0.059/*         UART_TX/U1_MUX_4x1/OUT_reg/SN    1
@(R)->DFTCLK(R)	11.231   10.946/*        0.329/*         UART_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	11.239   10.954/*        0.322/*         UART_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	11.253   10.967/*        0.320/*         REF_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	11.255   10.969/*        0.320/*         REF_RST_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.192   */12.176        */0.403         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.195   */12.400        */0.401         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.180   */12.783        */0.418         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.195   */12.818        */0.402         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.197   */13.166        */0.400         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.197   */13.533        */0.399         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.197   */13.674        */0.400         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.171   */13.688        */0.423         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.182   */13.992        */0.414         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.191   */14.041        */0.404         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.174   */14.497        */0.421         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.180   */14.512        */0.417         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.224   16.802/*        0.371/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.224   16.803/*        0.371/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.803/*        0.371/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.803/*        0.371/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.803/*        0.371/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.224   16.803/*        0.371/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.805/*        0.370/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.806/*        0.370/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.806/*        0.370/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.225   16.807/*        0.370/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.226   16.807/*        0.370/*         U0_ALU/OUT_Valid_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	20.227   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.228   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.227   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.227   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.227   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.227   16.808/*        0.370/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.125   17.635/*        0.087/*         U_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	20.281   18.212/*        0.315/*         U0_ALU/OUT_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.836        */0.513         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.523   */18.837        */0.513         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.837        */0.513         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.523   */18.841        */0.512         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.841        */0.513         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.841        */0.512         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.526   */18.842        */0.512         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.526   */18.845        */0.512         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.526   */18.846        */0.512         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.846        */0.511         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.847        */0.511         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.527   */18.848        */0.511         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.527   */18.856        */0.510         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.527   */18.856        */0.510         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.526   */18.856        */0.510         U0_ALU/OUT_Valid_reg/SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	217.958  215.624/*       54.259/*        framing_error    1
UART_RX_CLK(R)->UART_RX_CLK(R)	217.958  215.628/*       54.259/*        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	6946.059 6942.920/*      1736.290/*      UART_TX_O    1
