Analysis & Synthesis report for ex4_top
Fri Nov 18 11:50:33 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A18"
 11. Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A9"
 12. Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A3"
 13. Port Connectivity Checks: "bin2bcd_10:CONV"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 18 11:50:33 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; ex4_top                                         ;
; Top-level Entity Name           ; ex4_top                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 38                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex4_top            ; ex4_top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; bcd_to_7seg.v                    ; yes             ; User Verilog HDL File  ; H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v ;         ;
; bin2bcd_10.v                     ; yes             ; User Verilog HDL File  ; H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v  ;         ;
; ex4_top.v                        ; yes             ; User Verilog HDL File  ; H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v     ;         ;
; add3_ge5.v                       ; yes             ; User Verilog HDL File  ; H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v    ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 42                                     ;
;                                             ;                                        ;
; Combinational ALUT usage for logic          ; 80                                     ;
;     -- 7 input functions                    ; 0                                      ;
;     -- 6 input functions                    ; 3                                      ;
;     -- 5 input functions                    ; 1                                      ;
;     -- 4 input functions                    ; 49                                     ;
;     -- <=3 input functions                  ; 27                                     ;
;                                             ;                                        ;
; Dedicated logic registers                   ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 38                                     ;
;                                             ;                                        ;
; Total DSP Blocks                            ; 0                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; bin2bcd_10:CONV|add3_ge5:A14|WideOr0~0 ;
; Maximum fan-out                             ; 8                                      ;
; Total fan-out                               ; 363                                    ;
; Average fan-out                             ; 2.33                                   ;
+---------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------+-------------+--------------+
; |ex4_top                   ; 80 (0)            ; 0 (0)        ; 0                 ; 0          ; 38   ; 0            ; |ex4_top                              ; ex4_top     ; work         ;
;    |bcd_to_7seg:SEG0|      ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bcd_to_7seg:SEG0             ; bcd_to_7seg ; work         ;
;    |bcd_to_7seg:SEG1|      ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bcd_to_7seg:SEG1             ; bcd_to_7seg ; work         ;
;    |bcd_to_7seg:SEG2|      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bcd_to_7seg:SEG2             ; bcd_to_7seg ; work         ;
;    |bin2bcd_10:CONV|       ; 43 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV              ; bin2bcd_10  ; work         ;
;       |add3_ge5:A11|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A11 ; add3_ge5    ; work         ;
;       |add3_ge5:A14|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A14 ; add3_ge5    ; work         ;
;       |add3_ge5:A16|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A16 ; add3_ge5    ; work         ;
;       |add3_ge5:A17|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A17 ; add3_ge5    ; work         ;
;       |add3_ge5:A20|       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A20 ; add3_ge5    ; work         ;
;       |add3_ge5:A21|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A21 ; add3_ge5    ; work         ;
;       |add3_ge5:A24|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A24 ; add3_ge5    ; work         ;
;       |add3_ge5:A25|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A25 ; add3_ge5    ; work         ;
;       |add3_ge5:A27|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A27 ; add3_ge5    ; work         ;
;       |add3_ge5:A28|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A28 ; add3_ge5    ; work         ;
;       |add3_ge5:A29|       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A29 ; add3_ge5    ; work         ;
;       |add3_ge5:A8|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex4_top|bin2bcd_10:CONV|add3_ge5:A8  ; add3_ge5    ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; bcd_to_7seg:SEG0|out[0]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[1]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[2]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[3]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[4]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[5]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG0|out[6]                             ; bcd_to_7seg:SEG0|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[0]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[1]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[2]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[3]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[4]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[5]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG1|out[6]                             ; bcd_to_7seg:SEG1|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[0]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[1]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[2]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[3]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[4]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[5]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; bcd_to_7seg:SEG2|out[6]                             ; bcd_to_7seg:SEG2|Mux7 ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A18" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A9" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_10:CONV|add3_ge5:A3" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; w[3] ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_10:CONV"                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "B[15..10]" will be connected to GND. ;
; BCD_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 86                          ;
;     normal            ; 86                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 3                           ;
; boundary_port         ; 38                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 7.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Nov 18 11:50:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex4 -c ex4_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_7seg.v
    Info (12023): Found entity 1: bcd_to_7seg File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_10.v
    Info (12023): Found entity 1: bin2bcd_10 File: H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ex4_top.v
    Info (12023): Found entity 1: ex4_top File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 1
Info (12127): Elaborating entity "ex4_top" for the top level hierarchy
Info (12128): Elaborating entity "bin2bcd_10" for hierarchy "bin2bcd_10:CONV" File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 21
Info (12128): Elaborating entity "add3_ge5" for hierarchy "bin2bcd_10:CONV|add3_ge5:A1" File: H:/Year 2/Labs/VERI/part_1/ex4/bin2bcd_10.v Line: 26
Info (12128): Elaborating entity "bcd_to_7seg" for hierarchy "bcd_to_7seg:SEG0" File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at bcd_to_7seg.v(9): incomplete case statement has no default case item File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at bcd_to_7seg.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[0]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[1]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[2]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[3]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[4]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[5]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Info (10041): Inferred latch for "out[6]" at bcd_to_7seg.v(9) File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[0]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[2]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[3]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[4]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[5]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG3|out[6]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch bcd_to_7seg:SEG0|out[0] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[1] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[2] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[3] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[4] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[5] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG0|out[6] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[0] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[1] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[2] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[3] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[4] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[5] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG1|out[6] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 9
Warning (13012): Latch bcd_to_7seg:SEG2|out[0] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[1] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[2] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[3] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[4] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr3 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[5] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (13012): Latch bcd_to_7seg:SEG2|out[6] has unsafe behavior File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bin2bcd_10:CONV|add3_ge5:A20|WideOr0 File: H:/Year 2/Labs/VERI/part_1/ex4/add3_ge5.v Line: 7
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[0]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[1]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[2]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[3]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[4]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[5]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (14026): LATCH primitive "bcd_to_7seg:SEG2|out[6]" is permanently enabled File: H:/Year 2/Labs/VERI/part_1/ex4/bcd_to_7seg.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 13
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: H:/Year 2/Labs/VERI/part_1/ex4/ex4_top.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file H:/Year 2/Labs/VERI/part_1/ex4/output_files/ex4_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 118 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 80 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 893 megabytes
    Info: Processing ended: Fri Nov 18 11:50:34 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Year 2/Labs/VERI/part_1/ex4/output_files/ex4_top.map.smsg.


