Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Board232.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Board232.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Board232"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Board232
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab5_2.v" in library work
Compiling verilog file "Board232.v" in library work
Module <Elevator> compiled
Module <Board232> compiled
No errors in compilation
Analysis of file <"Board232.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Board232> in library <work>.

Analyzing hierarchy for module <Elevator> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Board232>.
WARNING:Xst:905 - "Board232.v" line 61: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <currentFloor1>, <doorOpen1>, <currentFloor2>, <doorOpen2>, <seg_digits>
Module <Board232> is correct for synthesis.
 
Analyzing module <Elevator> in library <work>.
Module <Elevator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <check> in unit <Elevator> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i_del> in unit <Elevator> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Elevator>.
    Related source file is "lab5_2.v".
WARNING:Xst:1872 - Variable <i_work> is used but never assigned.
    Found 4-bit register for signal <currentFloor2>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <doorOpen1>.
    Found 1-bit register for signal <doorOpen2>.
    Found 1-bit register for signal <listBusy>.
    Found 4-bit register for signal <listingLeds>.
    Found 4-bit register for signal <currentFloor1>.
    Found 32-bit up counter for signal <i_list>.
    Found 4-bit comparator equal for signal <mux0001$cmp_eq0000> created at line 58.
    Found 4-bit comparator equal for signal <mux0002$cmp_eq0000> created at line 62.
    Found 4-bit comparator equal for signal <mux0003$cmp_eq0000> created at line 66.
    Found 4-bit comparator equal for signal <mux0004$cmp_eq0000> created at line 70.
    Found 4-bit comparator equal for signal <mux0005$cmp_eq0000> created at line 74.
    Found 4-bit comparator equal for signal <mux0006$cmp_eq0000> created at line 78.
    Found 4-bit comparator equal for signal <mux0007$cmp_eq0000> created at line 82.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0000> created at line 124.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0001> created at line 126.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0002> created at line 128.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0003> created at line 130.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0004> created at line 132.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0005> created at line 134.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0006> created at line 136.
    Found 4-bit comparator equal for signal <old_check_4$cmp_eq0007> created at line 138.
    Found 4-bit comparator equal for signal <old_currentFloor1_8$cmp_eq0000> created at line 215.
    Found 4-bit comparator less for signal <old_currentFloor1_8$cmp_lt0000> created at line 213.
    Found 4-bit addsub for signal <old_currentFloor1_8$share0000>.
    Found 4-bit comparator equal for signal <old_currentFloor2_9$cmp_eq0000> created at line 221.
    Found 4-bit comparator less for signal <old_currentFloor2_9$cmp_lt0000> created at line 219.
    Found 4-bit addsub for signal <old_currentFloor2_9$share0000>.
    Found 4-bit comparator equal for signal <old_doorOpen1_10$cmp_eq0000> created at line 225.
    Found 4-bit comparator equal for signal <old_doorOpen2_11$cmp_eq0000> created at line 227.
    Found 32-bit register for signal <pool>.
    Found 4-bit register for signal <temp1>.
    Found 4-bit register for signal <temp2>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Elevator> synthesized.


Synthesizing Unit <Board232>.
    Related source file is "Board232.v".
WARNING:Xst:647 - Input <btn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <seg_digits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <seg>.
    Found 1-of-4 decoder for signal <an>.
    Found 27-bit up counter for signal <mclk_counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Board232> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 4-bit addsub                                          : 2
# Counters                                             : 2
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 17
 1-bit register                                        : 4
 4-bit register                                        : 13
# Comparators                                          : 21
 4-bit comparator equal                                : 19
 4-bit comparator less                                 : 2
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 4-bit addsub                                          : 2
# Counters                                             : 2
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 21
 4-bit comparator equal                                : 19
 4-bit comparator less                                 : 2
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <i_list_3> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_4> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_5> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_6> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_7> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_8> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_9> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_10> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_11> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_12> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_13> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_14> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_15> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_16> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_17> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_18> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_19> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_20> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_21> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_22> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_23> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_24> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_25> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_26> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_27> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_28> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_29> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_30> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <i_list_31> of sequential type is unconnected in block <Elevator>.
WARNING:Xst:2677 - Node <mclk_counter_26> of sequential type is unconnected in block <Board232>.

Optimizing unit <Board232> ...

Optimizing unit <Elevator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Board232, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Board232.ngr
Top Level Output File Name         : Board232
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 724
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 53
#      LUT2_D                      : 4
#      LUT2_L                      : 8
#      LUT3                        : 65
#      LUT3_D                      : 21
#      LUT3_L                      : 10
#      LUT4                        : 307
#      LUT4_D                      : 70
#      LUT4_L                      : 57
#      MUXCY                       : 27
#      MUXF5                       : 38
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 85
#      FD                          : 30
#      FDE                         : 24
#      FDRE                        : 3
#      FDS                         : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 8
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      326  out of   2448    13%  
 Number of Slice Flip Flops:             85  out of   4896     1%  
 Number of 4 input LUTs:                624  out of   4896    12%  
 Number of IOs:                          43
 Number of bonded IOBs:                  39  out of     92    42%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 26    |
clk1(clk1:O)                       | BUFG(*)(elv/i_list_2)  | 59    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 22.933ns (Maximum Frequency: 43.604MHz)
   Minimum input arrival time before clock: 24.106ns
   Maximum output required time after clock: 7.405ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.191ns (frequency: 238.635MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 26)
  Source:            mclk_counter_1 (FF)
  Destination:       mclk_counter_25 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: mclk_counter_1 to mclk_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  mclk_counter_1 (mclk_counter_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_mclk_counter_cy<1>_rt (Mcount_mclk_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_mclk_counter_cy<1> (Mcount_mclk_counter_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<2> (Mcount_mclk_counter_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<3> (Mcount_mclk_counter_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_mclk_counter_cy<4> (Mcount_mclk_counter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<5> (Mcount_mclk_counter_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<6> (Mcount_mclk_counter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<7> (Mcount_mclk_counter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<8> (Mcount_mclk_counter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<9> (Mcount_mclk_counter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<10> (Mcount_mclk_counter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<11> (Mcount_mclk_counter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<12> (Mcount_mclk_counter_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<13> (Mcount_mclk_counter_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<14> (Mcount_mclk_counter_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<15> (Mcount_mclk_counter_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<16> (Mcount_mclk_counter_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<17> (Mcount_mclk_counter_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<18> (Mcount_mclk_counter_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<19> (Mcount_mclk_counter_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<20> (Mcount_mclk_counter_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<21> (Mcount_mclk_counter_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<22> (Mcount_mclk_counter_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_mclk_counter_cy<23> (Mcount_mclk_counter_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_mclk_counter_cy<24> (Mcount_mclk_counter_cy<24>)
     XORCY:CI->O           1   0.699   0.000  Mcount_mclk_counter_xor<25> (Result<25>)
     FD:D                      0.268          mclk_counter_25
    ----------------------------------------
    Total                      4.191ns (3.682ns logic, 0.509ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 22.933ns (frequency: 43.604MHz)
  Total number of paths / destination ports: 18016470 / 94
-------------------------------------------------------------------------
Delay:               22.933ns (Levels of Logic = 19)
  Source:            elv/pool_3_2 (FF)
  Destination:       elv/doorOpen2 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: elv/pool_3_2 to elv/doorOpen2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             13   0.514   0.839  elv/pool_3_2 (elv/pool_3_2)
     LUT4:I3->O            1   0.612   0.426  elv/_mux0007<0>256 (elv/_mux0007<0>256)
     LUT4:I1->O            1   0.612   0.387  elv/_mux0007<0>273 (elv/_mux0007<0>273)
     LUT3_D:I2->O         13   0.612   0.839  elv/old_check_4_cmp_eq00033121_SW0 (N153)
     LUT4:I3->O            5   0.612   0.541  elv/old_check_4_cmp_eq0005111 (elv/N122)
     LUT4:I3->O            2   0.612   0.410  elv/_old_i_del_5<1>1811 (elv/_old_i_del_5<1>1811)
     LUT3:I2->O            4   0.612   0.651  elv/_old_i_del_5<1>1911 (elv/N24)
     LUT4_L:I0->LO         1   0.612   0.103  elv/_old_i_del_5<0>17 (elv/_old_i_del_5<0>17)
     LUT4:I3->O            7   0.612   0.632  elv/_old_i_del_5<0>41 (elv/_old_i_del_5<0>41)
     LUT4:I2->O           17   0.612   0.923  elv/pool_2_mux0004<0>11_1 (elv/pool_2_mux0004<0>11)
     LUT3_D:I2->O          8   0.612   0.673  elv/pool_0_mux0000<3> (elv/pool_0_mux0000<3>)
     LUT3:I2->O            1   0.612   0.360  elv/_old_temp2_7<0>50_SW0 (N360)
     LUT4:I3->O            8   0.612   0.646  elv/_old_temp2_7<0>50 (elv/_old_temp2_7<0>)
     LUT4:I3->O            9   0.612   0.849  elv/old_currentFloor2_9_cmp_lt0000143 (elv/old_currentFloor2_9_cmp_lt0000143)
     LUT2:I0->O            4   0.612   0.502  elv/_old_currentFloor2_9<2>11_SW0 (N275)
     LUT4:I3->O            5   0.612   0.568  elv/_old_currentFloor2_9<2>11 (elv/N45)
     LUT3:I2->O            1   0.612   0.360  elv/_old_currentFloor2_9<3>20_SW0 (N141)
     LUT4:I3->O            1   0.612   0.360  elv/_old_currentFloor2_9<3>20 (elv/_old_currentFloor2_9<3>20)
     LUT4:I3->O            3   0.612   0.454  elv/_old_currentFloor2_9<3>83 (elv/_old_currentFloor2_9<3>)
     LUT4:I3->O            1   0.612   0.000  elv/old_doorOpen2_11_cmp_eq00004156 (elv/old_doorOpen2_11_cmp_eq0000)
     FDE:D                     0.268          elv/doorOpen2
    ----------------------------------------
    Total                     22.933ns (12.410ns logic, 10.523ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 9963524 / 114
-------------------------------------------------------------------------
Offset:              24.106ns (Levels of Logic = 20)
  Source:            sw<6> (PAD)
  Destination:       elv/doorOpen2 (FF)
  Destination Clock: clk1 rising

  Data Path: sw<6> to elv/doorOpen2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.106   1.226  sw_6_IBUF (sw_6_IBUF)
     LUT2:I0->O            2   0.612   0.532  elv/mux0000_cmp_eq00001 (elv/mux0000_cmp_eq0000)
     LUT4:I0->O           14   0.612   0.880  elv/_mux0007<0>211 (elv/N129)
     LUT4_D:I2->O          5   0.612   0.541  elv/_mux0007<0>296_SW0 (N386)
     LUT4:I3->O            7   0.612   0.605  elv/_mux0007<1> (elv/_mux0007<1>)
     LUT4:I3->O            1   0.612   0.360  elv/old_check_4_cmp_eq0007453_SW0 (N348)
     LUT4_D:I3->O          4   0.612   0.529  elv/old_check_4_cmp_eq0007454 (elv/old_check_4_cmp_eq0007)
     LUT4_L:I2->LO         1   0.612   0.103  elv/_old_i_del_5<0>17 (elv/_old_i_del_5<0>17)
     LUT4:I3->O            7   0.612   0.632  elv/_old_i_del_5<0>41 (elv/_old_i_del_5<0>41)
     LUT4:I2->O           17   0.612   0.923  elv/pool_2_mux0004<0>11_1 (elv/pool_2_mux0004<0>11)
     LUT3_D:I2->O          8   0.612   0.673  elv/pool_0_mux0000<3> (elv/pool_0_mux0000<3>)
     LUT3:I2->O            1   0.612   0.360  elv/_old_temp2_7<0>50_SW0 (N360)
     LUT4:I3->O            8   0.612   0.646  elv/_old_temp2_7<0>50 (elv/_old_temp2_7<0>)
     LUT4:I3->O            9   0.612   0.849  elv/old_currentFloor2_9_cmp_lt0000143 (elv/old_currentFloor2_9_cmp_lt0000143)
     LUT2:I0->O            4   0.612   0.502  elv/_old_currentFloor2_9<2>11_SW0 (N275)
     LUT4:I3->O            5   0.612   0.568  elv/_old_currentFloor2_9<2>11 (elv/N45)
     LUT3:I2->O            1   0.612   0.360  elv/_old_currentFloor2_9<3>20_SW0 (N141)
     LUT4:I3->O            1   0.612   0.360  elv/_old_currentFloor2_9<3>20 (elv/_old_currentFloor2_9<3>20)
     LUT4:I3->O            3   0.612   0.454  elv/_old_currentFloor2_9<3>83 (elv/_old_currentFloor2_9<3>)
     LUT4:I3->O            1   0.612   0.000  elv/old_doorOpen2_11_cmp_eq00004156 (elv/old_doorOpen2_11_cmp_eq0000)
     FDE:D                     0.268          elv/doorOpen2
    ----------------------------------------
    Total                     24.106ns (13.002ns logic, 11.104ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 71 / 11
-------------------------------------------------------------------------
Offset:              7.197ns (Levels of Logic = 4)
  Source:            mclk_counter_17 (FF)
  Destination:       seg<1> (PAD)
  Source Clock:      mclk rising

  Data Path: mclk_counter_17 to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.902  mclk_counter_17 (mclk_counter_17)
     LUT3:I0->O            1   0.612   0.000  Mmux__old_seg_digits_2_3 (Mmux__old_seg_digits_2_3)
     MUXF5:I1->O           7   0.278   0.754  Mmux__old_seg_digits_2_2_f5 (_old_seg_digits_2<0>)
     LUT4:I0->O            1   0.612   0.357  Mrom_seg111 (seg_1_OBUF)
     OBUF:I->O                 3.169          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      7.197ns (5.185ns logic, 2.013ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 76 / 13
-------------------------------------------------------------------------
Offset:              7.405ns (Levels of Logic = 4)
  Source:            elv/doorOpen1 (FF)
  Destination:       seg<1> (PAD)
  Source Clock:      clk1 rising

  Data Path: elv/doorOpen1 to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             54   0.514   1.109  elv/doorOpen1 (elv/doorOpen1)
     LUT3:I2->O            1   0.612   0.000  Mmux__old_seg_digits_2_4 (Mmux__old_seg_digits_2_4)
     MUXF5:I0->O           7   0.278   0.754  Mmux__old_seg_digits_2_2_f5 (_old_seg_digits_2<0>)
     LUT4:I0->O            1   0.612   0.357  Mrom_seg111 (seg_1_OBUF)
     OBUF:I->O                 3.169          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      7.405ns (5.185ns logic, 2.220ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.98 secs
 
--> 


Total memory usage is 353284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    3 (   0 filtered)

