INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sources_1/new/final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
