/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  reg [11:0] _05_;
  wire [15:0] _06_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [22:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [8:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [35:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = !(celloutsig_0_9z ? celloutsig_0_23z[1] : celloutsig_0_8z);
  assign celloutsig_0_32z = !(celloutsig_0_6z ? celloutsig_0_29z[6] : _00_);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? in_data[10] : celloutsig_0_1z);
  assign celloutsig_0_55z = !(celloutsig_0_27z ? celloutsig_0_23z[4] : celloutsig_0_22z[1]);
  assign celloutsig_0_6z = !(in_data[1] ? 1'h1 : celloutsig_0_2z);
  assign celloutsig_0_65z = !(celloutsig_0_48z ? celloutsig_0_3z[4] : celloutsig_0_18z);
  assign celloutsig_1_5z = !(in_data[112] ? celloutsig_1_1z : celloutsig_1_2z[7]);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_5z : in_data[93]);
  assign celloutsig_1_12z = !(celloutsig_1_6z[3] ? celloutsig_1_11z[0] : celloutsig_1_6z[0]);
  assign celloutsig_0_8z = !(in_data[56] ? celloutsig_0_1z : celloutsig_0_6z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[51]);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? in_data[53] : celloutsig_0_8z);
  assign celloutsig_0_12z = !(celloutsig_0_5z ? in_data[26] : celloutsig_0_7z);
  assign celloutsig_0_14z = !(celloutsig_0_8z ? in_data[5] : celloutsig_0_8z);
  assign celloutsig_0_15z = !(_03_ ? celloutsig_0_4z : in_data[44]);
  assign celloutsig_0_19z = !(celloutsig_0_10z[1] ? celloutsig_0_7z : celloutsig_0_16z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_4z ? celloutsig_0_16z[1] : celloutsig_0_1z);
  assign celloutsig_0_36z = ~(celloutsig_0_8z | celloutsig_0_17z);
  assign celloutsig_0_37z = ~(celloutsig_0_10z[1] | celloutsig_0_8z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[8] | in_data[175]);
  assign celloutsig_0_18z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_27z = ~(celloutsig_0_0z | celloutsig_0_22z[2]);
  reg [9:0] _29_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _29_ <= 10'h000;
    else _29_ <= { celloutsig_0_3z[0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z };
  assign { _04_[9], _03_, _04_[7:5], _01_, _04_[3:0] } = _29_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_1z };
  reg [15:0] _31_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _31_ <= 16'h0000;
    else _31_ <= { 1'h1, celloutsig_0_23z[5:4], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z };
  assign { _06_[15:14], _02_, _06_[12:7], _00_, _06_[5:0] } = _31_;
  assign celloutsig_0_29z = { celloutsig_0_3z[9:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_20z } & { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_66z = { celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_55z } & celloutsig_0_49z[8:1];
  assign celloutsig_1_0z = in_data[161:153] & in_data[125:117];
  assign celloutsig_1_4z = in_data[150:141] & in_data[115:106];
  assign celloutsig_1_11z = { celloutsig_1_0z[1:0], celloutsig_1_1z } & { celloutsig_1_2z[11:10], celloutsig_1_10z };
  assign celloutsig_1_13z = { celloutsig_1_4z[7:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_10z } & { celloutsig_1_4z[6:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_39z = celloutsig_0_16z / { 1'h1, in_data[34:32], celloutsig_0_36z, celloutsig_0_19z };
  assign celloutsig_0_42z = { in_data[93:87], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_38z } / { 1'h1, in_data[72:62], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_21z[5], celloutsig_0_26z[4:0], celloutsig_0_37z };
  assign celloutsig_0_49z = { celloutsig_0_42z[11:4], celloutsig_0_45z } / { 1'h1, _06_[14], _02_, _06_[12:9], celloutsig_0_15z, in_data[0] };
  assign celloutsig_1_8z = celloutsig_1_4z[6:4] / { 1'h1, celloutsig_1_7z[4:3] };
  assign celloutsig_0_33z = { _01_, _04_[3:2], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_28z } <= { celloutsig_0_22z, 1'h1, celloutsig_0_23z[5:0] };
  assign celloutsig_0_48z = { celloutsig_0_44z[5:4], celloutsig_0_17z } <= { celloutsig_0_39z[5], celloutsig_0_37z, celloutsig_0_40z };
  assign celloutsig_1_2z = { in_data[184:166], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[164:145], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:0], celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[7:2] };
  assign celloutsig_1_17z = { celloutsig_1_2z[25:13], celloutsig_1_8z, celloutsig_1_16z } % { 1'h1, celloutsig_1_13z[24:12], celloutsig_1_11z };
  assign celloutsig_1_18z = { in_data[157:138], celloutsig_1_7z } % { 1'h1, celloutsig_1_0z[6:5], celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_0_5z = celloutsig_0_3z[2] & celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_11z & celloutsig_0_9z;
  assign celloutsig_0_2z = in_data[27] & in_data[12];
  assign celloutsig_0_0z = ~^ in_data[78:75];
  assign celloutsig_0_35z = ~^ { celloutsig_0_16z[5:1], celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_0_38z = ~^ { _06_[10:8], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_40z = ~^ celloutsig_0_3z[10:4];
  assign celloutsig_0_45z = ~^ { celloutsig_0_42z[10:2], celloutsig_0_5z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_14z[6:2], celloutsig_1_5z };
  assign celloutsig_1_19z = ~^ celloutsig_1_17z[12:8];
  assign celloutsig_0_11z = ~^ { celloutsig_0_3z[6:4], 1'h1, celloutsig_0_3z[2:1] };
  assign celloutsig_0_30z = ^ { celloutsig_0_21z[5], celloutsig_0_26z[4:1], celloutsig_0_18z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[15:2], celloutsig_1_1z };
  assign celloutsig_0_44z = { _05_[7:3], celloutsig_0_7z } - { celloutsig_0_22z[4:3], celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_11z };
  assign celloutsig_1_14z = { celloutsig_1_13z[10:5], celloutsig_1_5z, celloutsig_1_10z } - celloutsig_1_7z[9:2];
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z } - { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z } - { _04_[9], _03_, _04_[7:5], _01_ };
  assign celloutsig_0_21z = { celloutsig_0_3z[8:4], 1'h1, celloutsig_0_17z } - { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_22z = celloutsig_0_21z[4:0] - { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_7z = celloutsig_1_2z[15:6] ~^ { celloutsig_1_6z[2:0], celloutsig_1_6z };
  assign celloutsig_0_31z = ~((celloutsig_0_1z & celloutsig_0_15z) | (celloutsig_0_12z & celloutsig_0_21z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_2z[15]) | (celloutsig_1_2z[21] & celloutsig_1_6z[5]));
  assign { celloutsig_0_3z[0], celloutsig_0_3z[1], celloutsig_0_3z[4], celloutsig_0_3z[2], celloutsig_0_3z[11:5] } = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[16:10] } ~^ { celloutsig_0_1z, celloutsig_0_0z, in_data[0], celloutsig_0_0z, in_data[7:1] };
  assign { celloutsig_0_23z[1], celloutsig_0_23z[5:2], celloutsig_0_23z[0] } = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z } ~^ { celloutsig_0_22z[1], celloutsig_0_12z, celloutsig_0_22z[4:2], celloutsig_0_22z[0] };
  assign celloutsig_0_26z[4:0] = celloutsig_0_21z[4:0] & celloutsig_0_23z[5:1];
  assign { _04_[8], _04_[4] } = { _03_, _01_ };
  assign { _06_[13], _06_[6] } = { _02_, _00_ };
  assign celloutsig_0_23z[6] = 1'h1;
  assign celloutsig_0_26z[5] = celloutsig_0_21z[5];
  assign celloutsig_0_3z[3] = 1'h1;
  assign { out_data[157:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
