# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Part4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Masters/Computer\ Hardware\ Design/Lab/Lab\ 5/Part\ 4 {E:/Masters/Computer Hardware Design/Lab/Lab 5/Part 4/Part4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:03 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Masters/Computer Hardware Design/Lab/Lab 5/Part 4" E:/Masters/Computer Hardware Design/Lab/Lab 5/Part 4/Part4.v 
# -- Compiling module Part4
# -- Compiling module slowClock
# -- Compiling module shifter
# -- Compiling module shift
# 
# Top level modules:
# 	Part4
# 	shifter
# End time: 17:14:04 on Oct 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.Part4
# vsim work.Part4 
# Start time: 17:14:09 on Oct 15,2019
# Loading work.Part4
# Loading work.slowClock
# Loading work.shift
add wave -position end  sim:/Part4/CLOCK_50
force -freeze sim:/Part4/CLOCK_50 1 0, 0 {10 ps} -r 20
add wave -position end  sim:/Part4/KEY
add wave -position end  sim:/Part4/SW
add wave -position end  sim:/Part4/s1/counter
add wave -position end  sim:/Part4/sf1/SO

run 10 ns
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
force SW[9]  1
# invalid command name "9"
# End time: 17:36:19 on Oct 15,2019, Elapsed time: 0:22:10
# Errors: 1, Warnings: 2
