# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:13:28 on Oct 07,2020
# vlog -reportprogress 300 hw/counter/counter.v hw/counter/counter_tb.v 
# -- Compiling module counter
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:13:28 on Oct 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 23:13:28 on Oct 07,2020
# Loading work.testbench
# Loading work.counter
# ** Note: $finish    : hw/counter/counter_tb.v(27)
#    Time: 40020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/counter/counter_tb.v line 27
quit -sim
# End time: 23:13:48 on Oct 07,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# Compile of counter.v was successful.
# Compile of counter_tb.v was successful.
# Compile of sin_gen.v was successful.
# Compile of sin_gen_tb.v was successful.
# Compile of triangle_gen.v was successful.
# Compile of triangle_gen_tb.v was successful.
# 8 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:29 on Oct 07,2020
# vlog -reportprogress 300 hw/triangle_gen/triangle_gen.v hw/triangle_gen/triangle_gen_tb.v 
# -- Compiling module triangle_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:15:30 on Oct 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 23:15:30 on Oct 07,2020
# Loading work.testbench
# Loading work.triangle_gen
# ** Note: $finish    : hw/triangle_gen/triangle_gen_tb.v(27)
#    Time: 2000020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/triangle_gen/triangle_gen_tb.v line 27
# 0 ps
# 2100021 ns
# Break key hit
quit -sim
# End time: 23:15:47 on Oct 07,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:53 on Oct 07,2020
# vlog -reportprogress 300 hw/simple_sin_gen/sin_gen.v hw/simple_sin_gen/sin_gen_tb.v 
# -- Compiling module sin_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:15:53 on Oct 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 23:15:53 on Oct 07,2020
# Loading work.testbench
# Loading work.sin_gen
# ** Note: $finish    : hw/simple_sin_gen/sin_gen_tb.v(27)
#    Time: 200020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/simple_sin_gen/sin_gen_tb.v line 27
# 0 ps
# 210021 ns
# Break key hit
quit -sim
# End time: 23:16:11 on Oct 07,2020, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:20:51 on Oct 07,2020
# vlog -reportprogress 300 hw/simple_sin_gen/sin_gen.v hw/simple_sin_gen/sin_gen_tb.v 
# -- Compiling module sin_gen
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:20:51 on Oct 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 23:20:51 on Oct 07,2020
# Loading work.testbench
# Loading work.sin_gen
# ** Note: $finish    : hw/simple_sin_gen/sin_gen_tb.v(27)
#    Time: 200020 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at hw/simple_sin_gen/sin_gen_tb.v line 27
# 0 ps
# 210021 ns
quit -sim
# End time: 23:21:23 on Oct 07,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
