{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 00:25:21 2011 " "Info: Processing started: Tue May 24 00:25:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculator -c calculator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculator -c calculator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|cin " "Warning: Node \"final:inst1\|cin\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|reset " "Warning: Node \"final:inst1\|reset\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|load_a " "Warning: Node \"final:inst1\|load_a\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|input_select\[1\] " "Warning: Node \"final:inst1\|input_select\[1\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|input_select\[0\] " "Warning: Node \"final:inst1\|input_select\[0\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[2\] " "Warning: Node \"final:inst1\|alu_op\[2\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|load_b " "Warning: Node \"final:inst1\|load_b\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[1\] " "Warning: Node \"final:inst1\|alu_op\[1\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[0\] " "Warning: Node \"final:inst1\|alu_op\[0\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|out_state\[2\] " "Warning: Node \"final:inst1\|out_state\[2\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|out_state\[3\] " "Warning: Node \"final:inst1\|out_state\[3\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[1\] " "Warning: Node \"final:inst1\|out_state\[1\]\"" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[1\]~6 " "Warning: Node \"final:inst1\|out_state\[1\]~6\"" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[0\] " "Warning: Node \"final:inst1\|out_state\[0\]\"" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[0\]~7 " "Warning: Node \"final:inst1\|out_state\[0\]~7\"" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[3\] " "Info: Assuming node \"MOP\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[1\] " "Info: Assuming node \"MOP\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[2\] " "Info: Assuming node \"MOP\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[0\] " "Info: Assuming node \"MOP\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "36 " "Warning: Found 36 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[0\]~27 " "Info: Detected gated clock \"final:inst1\|input_select\[0\]~27\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[0\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[1\]~23 " "Info: Detected gated clock \"final:inst1\|input_select\[1\]~23\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[1\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal15~1 " "Info: Detected gated clock \"final:inst1\|Equal15~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal16~1 " "Info: Detected gated clock \"final:inst1\|Equal16~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[1\]~15 " "Info: Detected gated clock \"final:inst1\|input_select\[1\]~15\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[1\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal36~2 " "Info: Detected gated clock \"final:inst1\|Equal36~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal36~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal17~0 " "Info: Detected gated clock \"final:inst1\|Equal17~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal18~1 " "Info: Detected gated clock \"final:inst1\|Equal18~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal16~2 " "Info: Detected gated clock \"final:inst1\|Equal16~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal20~0 " "Info: Detected gated clock \"final:inst1\|Equal20~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|WideNor0~0 " "Info: Detected gated clock \"final:inst1\|WideNor0~0\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[5\] " "Info: Detected ripple clock \"final:inst1\|y_present\[5\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[6\] " "Info: Detected ripple clock \"final:inst1\|y_present\[6\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal13~0 " "Info: Detected gated clock \"final:inst1\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[4\] " "Info: Detected ripple clock \"final:inst1\|y_present\[4\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal15~0 " "Info: Detected gated clock \"final:inst1\|Equal15~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal36~1 " "Info: Detected gated clock \"final:inst1\|Equal36~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal36~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[0\] " "Info: Detected ripple clock \"final:inst1\|y_present\[0\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[9\] " "Info: Detected ripple clock \"final:inst1\|y_present\[9\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[2\] " "Info: Detected ripple clock \"final:inst1\|y_present\[2\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[7\] " "Info: Detected ripple clock \"final:inst1\|y_present\[7\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal18~0 " "Info: Detected gated clock \"final:inst1\|Equal18~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal13~1 " "Info: Detected gated clock \"final:inst1\|Equal13~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal16~0 " "Info: Detected gated clock \"final:inst1\|Equal16~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal14~0 " "Info: Detected gated clock \"final:inst1\|Equal14~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[1\] " "Info: Detected ripple clock \"final:inst1\|y_present\[1\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[3\] " "Info: Detected ripple clock \"final:inst1\|y_present\[3\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[10\] " "Info: Detected ripple clock \"final:inst1\|y_present\[10\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal36~0 " "Info: Detected gated clock \"final:inst1\|Equal36~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[8\] " "Info: Detected ripple clock \"final:inst1\|y_present\[8\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal37~0 " "Info: Detected gated clock \"final:inst1\|Equal37~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[1\]~28 " "Info: Detected gated clock \"final:inst1\|input_select\[1\]~28\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[1\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal12~0 " "Info: Detected gated clock \"final:inst1\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal13~2 " "Info: Detected gated clock \"final:inst1\|Equal13~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal14~1 " "Info: Detected gated clock \"final:inst1\|Equal14~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal19~0 " "Info: Detected gated clock \"final:inst1\|Equal19~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register final:inst1\|input_select\[1\] register datapath:inst\|registera:inst3\|q\[3\] 34.15 MHz 29.286 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 34.15 MHz between source register \"final:inst1\|input_select\[1\]\" and destination register \"datapath:inst\|registera:inst3\|q\[3\]\" (period= 29.286 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.258 ns + Longest register register " "Info: + Longest register to register delay is 4.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|input_select\[1\] 1 REG LCCOMB_X53_Y38_N12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X53_Y38_N12; Fanout = 8; REG Node = 'final:inst1\|input_select\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|input_select[1] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.275 ns) 0.791 ns datapath:inst\|mux:inst2\|Mux2~1 2 COMB LCCOMB_X53_Y38_N16 4 " "Info: 2: + IC(0.516 ns) + CELL(0.275 ns) = 0.791 ns; Loc. = LCCOMB_X53_Y38_N16; Fanout = 4; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { final:inst1|input_select[1] datapath:inst|mux:inst2|Mux2~1 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.242 ns) 1.503 ns datapath:inst\|mux:inst2\|Mux2~2 3 COMB LCCOMB_X52_Y38_N4 5 " "Info: 3: + IC(0.470 ns) + CELL(0.242 ns) = 1.503 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 5; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 2.169 ns datapath:inst\|alu:inst\|Add0~5 4 COMB LCCOMB_X52_Y38_N22 2 " "Info: 4: + IC(0.273 ns) + CELL(0.393 ns) = 2.169 ns; Loc. = LCCOMB_X52_Y38_N22; Fanout = 2; COMB Node = 'datapath:inst\|alu:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.240 ns datapath:inst\|alu:inst\|Add0~7 5 COMB LCCOMB_X52_Y38_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.240 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.650 ns datapath:inst\|alu:inst\|Add0~8 6 COMB LCCOMB_X52_Y38_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.650 ns; Loc. = LCCOMB_X52_Y38_N26; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.271 ns) 3.364 ns datapath:inst\|registera:inst3\|q~24 7 COMB LCCOMB_X51_Y38_N20 1 " "Info: 7: + IC(0.443 ns) + CELL(0.271 ns) = 3.364 ns; Loc. = LCCOMB_X51_Y38_N20; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 4.174 ns datapath:inst\|registera:inst3\|q~7 8 COMB LCCOMB_X53_Y38_N8 1 " "Info: 8: + IC(0.660 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X53_Y38_N8; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.258 ns datapath:inst\|registera:inst3\|q\[3\] 9 REG LCFF_X53_Y38_N9 4 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 4.258 ns; Loc. = LCFF_X53_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 44.53 % ) " "Info: Total cell delay = 1.896 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.362 ns ( 55.47 % ) " "Info: Total interconnect delay = 2.362 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { final:inst1|input_select[1] datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { final:inst1|input_select[1] {} datapath:inst|mux:inst2|Mux2~1 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~7 {} datapath:inst|alu:inst|Add0~8 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~7 {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.516ns 0.470ns 0.273ns 0.000ns 0.000ns 0.443ns 0.660ns 0.000ns } { 0.000ns 0.275ns 0.242ns 0.393ns 0.071ns 0.410ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.421 ns - Smallest " "Info: - Smallest clock skew is -10.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.794 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.537 ns) 2.794 ns datapath:inst\|registera:inst3\|q\[3\] 3 REG LCFF_X53_Y38_N9 4 " "Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.794 ns; Loc. = LCFF_X53_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.62 % ) " "Info: Total cell delay = 1.526 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.268 ns ( 45.38 % ) " "Info: Total interconnect delay = 1.268 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 0.114ns 1.154ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.215 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.787 ns) 4.057 ns final:inst1\|y_present\[9\] 2 REG LCFF_X51_Y41_N23 5 " "Info: 2: + IC(2.281 ns) + CELL(0.787 ns) = 4.057 ns; Loc. = LCFF_X51_Y41_N23; Fanout = 5; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.398 ns) 5.221 ns final:inst1\|Equal18~0 3 COMB LCCOMB_X50_Y41_N0 4 " "Info: 3: + IC(0.766 ns) + CELL(0.398 ns) = 5.221 ns; Loc. = LCCOMB_X50_Y41_N0; Fanout = 4; COMB Node = 'final:inst1\|Equal18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.416 ns) 5.907 ns final:inst1\|Equal16~0 4 COMB LCCOMB_X50_Y41_N22 3 " "Info: 4: + IC(0.270 ns) + CELL(0.416 ns) = 5.907 ns; Loc. = LCCOMB_X50_Y41_N22; Fanout = 3; COMB Node = 'final:inst1\|Equal16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { final:inst1|Equal18~0 final:inst1|Equal16~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 7.019 ns final:inst1\|Equal16~1 5 COMB LCCOMB_X48_Y41_N8 3 " "Info: 5: + IC(0.692 ns) + CELL(0.420 ns) = 7.019 ns; Loc. = LCCOMB_X48_Y41_N8; Fanout = 3; COMB Node = 'final:inst1\|Equal16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { final:inst1|Equal16~0 final:inst1|Equal16~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 7.707 ns final:inst1\|Equal17~0 6 COMB LCCOMB_X48_Y41_N18 9 " "Info: 6: + IC(0.269 ns) + CELL(0.419 ns) = 7.707 ns; Loc. = LCCOMB_X48_Y41_N18; Fanout = 9; COMB Node = 'final:inst1\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { final:inst1|Equal16~1 final:inst1|Equal17~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.149 ns) 8.390 ns final:inst1\|input_select\[1\]~16 7 COMB LCCOMB_X49_Y41_N4 1 " "Info: 7: + IC(0.534 ns) + CELL(0.149 ns) = 8.390 ns; Loc. = LCCOMB_X49_Y41_N4; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { final:inst1|Equal17~0 final:inst1|input_select[1]~16 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 9.051 ns final:inst1\|input_select\[1\]~17 8 COMB LCCOMB_X49_Y41_N6 2 " "Info: 8: + IC(0.241 ns) + CELL(0.420 ns) = 9.051 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 9.756 ns final:inst1\|input_select\[1\]~23 9 COMB LCCOMB_X49_Y41_N14 2 " "Info: 9: + IC(0.267 ns) + CELL(0.438 ns) = 9.756 ns; Loc. = LCCOMB_X49_Y41_N14; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 11.598 ns final:inst1\|input_select\[1\]~23clkctrl 10 COMB CLKCTRL_G11 2 " "Info: 10: + IC(1.842 ns) + CELL(0.000 ns) = 11.598 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~23clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.150 ns) 13.215 ns final:inst1\|input_select\[1\] 11 REG LCCOMB_X53_Y38_N12 8 " "Info: 11: + IC(1.467 ns) + CELL(0.150 ns) = 13.215 ns; Loc. = LCCOMB_X53_Y38_N12; Fanout = 8; REG Node = 'final:inst1\|input_select\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { final:inst1|input_select[1]~23clkctrl final:inst1|input_select[1] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 34.70 % ) " "Info: Total cell delay = 4.586 ns ( 34.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.629 ns ( 65.30 % ) " "Info: Total interconnect delay = 8.629 ns ( 65.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.215 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl final:inst1|input_select[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.215 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[1]~23clkctrl {} final:inst1|input_select[1] {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 1.842ns 1.467ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 0.114ns 1.154ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.215 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl final:inst1|input_select[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.215 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[1]~23clkctrl {} final:inst1|input_select[1] {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 1.842ns 1.467ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { final:inst1|input_select[1] datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { final:inst1|input_select[1] {} datapath:inst|mux:inst2|Mux2~1 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~7 {} datapath:inst|alu:inst|Add0~8 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~7 {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.516ns 0.470ns 0.273ns 0.000ns 0.000ns 0.443ns 0.660ns 0.000ns } { 0.000ns 0.275ns 0.242ns 0.393ns 0.071ns 0.410ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 0.114ns 1.154ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.215 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl final:inst1|input_select[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.215 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[1]~23clkctrl {} final:inst1|input_select[1] {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 1.842ns 1.467ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 121 " "Warning: Circuit may not operate. Detected 121 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "final:inst1\|y_present\[2\] final:inst1\|load_b CLK 7.309 ns " "Info: Found hold time violation between source  pin or register \"final:inst1\|y_present\[2\]\" and destination pin or register \"final:inst1\|load_b\" for clock \"CLK\" (Hold time is 7.309 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.798 ns + Largest " "Info: + Largest clock skew is 9.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.583 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.787 ns) 4.057 ns final:inst1\|y_present\[9\] 2 REG LCFF_X51_Y41_N23 5 " "Info: 2: + IC(2.281 ns) + CELL(0.787 ns) = 4.057 ns; Loc. = LCFF_X51_Y41_N23; Fanout = 5; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.398 ns) 5.221 ns final:inst1\|Equal18~0 3 COMB LCCOMB_X50_Y41_N0 4 " "Info: 3: + IC(0.766 ns) + CELL(0.398 ns) = 5.221 ns; Loc. = LCCOMB_X50_Y41_N0; Fanout = 4; COMB Node = 'final:inst1\|Equal18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.416 ns) 5.907 ns final:inst1\|Equal16~0 4 COMB LCCOMB_X50_Y41_N22 3 " "Info: 4: + IC(0.270 ns) + CELL(0.416 ns) = 5.907 ns; Loc. = LCCOMB_X50_Y41_N22; Fanout = 3; COMB Node = 'final:inst1\|Equal16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { final:inst1|Equal18~0 final:inst1|Equal16~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 7.019 ns final:inst1\|Equal16~1 5 COMB LCCOMB_X48_Y41_N8 3 " "Info: 5: + IC(0.692 ns) + CELL(0.420 ns) = 7.019 ns; Loc. = LCCOMB_X48_Y41_N8; Fanout = 3; COMB Node = 'final:inst1\|Equal16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { final:inst1|Equal16~0 final:inst1|Equal16~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 7.707 ns final:inst1\|Equal17~0 6 COMB LCCOMB_X48_Y41_N18 9 " "Info: 6: + IC(0.269 ns) + CELL(0.419 ns) = 7.707 ns; Loc. = LCCOMB_X48_Y41_N18; Fanout = 9; COMB Node = 'final:inst1\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { final:inst1|Equal16~1 final:inst1|Equal17~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.149 ns) 8.390 ns final:inst1\|input_select\[1\]~16 7 COMB LCCOMB_X49_Y41_N4 1 " "Info: 7: + IC(0.534 ns) + CELL(0.149 ns) = 8.390 ns; Loc. = LCCOMB_X49_Y41_N4; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { final:inst1|Equal17~0 final:inst1|input_select[1]~16 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 9.051 ns final:inst1\|input_select\[1\]~17 8 COMB LCCOMB_X49_Y41_N6 2 " "Info: 8: + IC(0.241 ns) + CELL(0.420 ns) = 9.051 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 9.756 ns final:inst1\|input_select\[1\]~23 9 COMB LCCOMB_X49_Y41_N14 2 " "Info: 9: + IC(0.267 ns) + CELL(0.438 ns) = 9.756 ns; Loc. = LCCOMB_X49_Y41_N14; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.242 ns) 10.425 ns final:inst1\|input_select\[0\]~27 10 COMB LCCOMB_X48_Y41_N10 1 " "Info: 10: + IC(0.427 ns) + CELL(0.242 ns) = 10.425 ns; Loc. = LCCOMB_X48_Y41_N10; Fanout = 1; COMB Node = 'final:inst1\|input_select\[0\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { final:inst1|input_select[1]~23 final:inst1|input_select[0]~27 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.000 ns) 11.854 ns final:inst1\|input_select\[0\]~27clkctrl 11 COMB CLKCTRL_G10 3 " "Info: 11: + IC(1.429 ns) + CELL(0.000 ns) = 11.854 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'final:inst1\|input_select\[0\]~27clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { final:inst1|input_select[0]~27 final:inst1|input_select[0]~27clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.275 ns) 13.583 ns final:inst1\|load_b 12 REG LCCOMB_X50_Y38_N30 1 " "Info: 12: + IC(1.454 ns) + CELL(0.275 ns) = 13.583 ns; Loc. = LCCOMB_X50_Y38_N30; Fanout = 1; REG Node = 'final:inst1\|load_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { final:inst1|input_select[0]~27clkctrl final:inst1|load_b } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.953 ns ( 36.46 % ) " "Info: Total cell delay = 4.953 ns ( 36.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.630 ns ( 63.54 % ) " "Info: Total interconnect delay = 8.630 ns ( 63.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.583 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[0]~27 final:inst1|input_select[0]~27clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.583 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[0]~27 {} final:inst1|input_select[0]~27clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 0.427ns 1.429ns 1.454ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.242ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.785 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.537 ns) 3.785 ns final:inst1\|y_present\[2\] 2 REG LCFF_X50_Y41_N29 5 " "Info: 2: + IC(2.259 ns) + CELL(0.537 ns) = 3.785 ns; Loc. = LCFF_X50_Y41_N29; Fanout = 5; REG Node = 'final:inst1\|y_present\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { CLK final:inst1|y_present[2] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 40.32 % ) " "Info: Total cell delay = 1.526 ns ( 40.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 59.68 % ) " "Info: Total interconnect delay = 2.259 ns ( 59.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { CLK final:inst1|y_present[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { CLK {} CLK~combout {} final:inst1|y_present[2] {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.583 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[0]~27 final:inst1|input_select[0]~27clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.583 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[0]~27 {} final:inst1|input_select[0]~27clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 0.427ns 1.429ns 1.454ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.242ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { CLK final:inst1|y_present[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { CLK {} CLK~combout {} final:inst1|y_present[2] {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.239 ns - Shortest register register " "Info: - Shortest register to register delay is 2.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|y_present\[2\] 1 REG LCFF_X50_Y41_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y41_N29; Fanout = 5; REG Node = 'final:inst1\|y_present\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|y_present[2] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.150 ns) 0.479 ns final:inst1\|Equal13~2 2 COMB LCCOMB_X50_Y41_N6 10 " "Info: 2: + IC(0.329 ns) + CELL(0.150 ns) = 0.479 ns; Loc. = LCCOMB_X50_Y41_N6; Fanout = 10; COMB Node = 'final:inst1\|Equal13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { final:inst1|y_present[2] final:inst1|Equal13~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.275 ns) 1.537 ns final:inst1\|load_b~1 3 COMB LCCOMB_X50_Y38_N24 1 " "Info: 3: + IC(0.783 ns) + CELL(0.275 ns) = 1.537 ns; Loc. = LCCOMB_X50_Y38_N24; Fanout = 1; COMB Node = 'final:inst1\|load_b~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { final:inst1|Equal13~2 final:inst1|load_b~1 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 2.239 ns final:inst1\|load_b 4 REG LCCOMB_X50_Y38_N30 1 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 2.239 ns; Loc. = LCCOMB_X50_Y38_N30; Fanout = 1; REG Node = 'final:inst1\|load_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { final:inst1|load_b~1 final:inst1|load_b } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.863 ns ( 38.54 % ) " "Info: Total cell delay = 0.863 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 61.46 % ) " "Info: Total interconnect delay = 1.376 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { final:inst1|y_present[2] final:inst1|Equal13~2 final:inst1|load_b~1 final:inst1|load_b } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.239 ns" { final:inst1|y_present[2] {} final:inst1|Equal13~2 {} final:inst1|load_b~1 {} final:inst1|load_b {} } { 0.000ns 0.329ns 0.783ns 0.264ns } { 0.000ns 0.150ns 0.275ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.583 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[0]~27 final:inst1|input_select[0]~27clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.583 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[0]~27 {} final:inst1|input_select[0]~27clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 0.427ns 1.429ns 1.454ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.242ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { CLK final:inst1|y_present[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { CLK {} CLK~combout {} final:inst1|y_present[2] {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { final:inst1|y_present[2] final:inst1|Equal13~2 final:inst1|load_b~1 final:inst1|load_b } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.239 ns" { final:inst1|y_present[2] {} final:inst1|Equal13~2 {} final:inst1|load_b~1 {} final:inst1|load_b {} } { 0.000ns 0.329ns 0.783ns 0.264ns } { 0.000ns 0.150ns 0.275ns 0.438ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "datapath:inst\|registera:inst3\|q\[3\] DIN\[1\] CLK 7.332 ns register " "Info: tsu for register \"datapath:inst\|registera:inst3\|q\[3\]\" (data pin = \"DIN\[1\]\", clock pin = \"CLK\") is 7.332 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.162 ns + Longest pin register " "Info: + Longest pin to register delay is 10.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DIN\[1\] 1 PIN PIN_G18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G18; Fanout = 1; PIN Node = 'DIN\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 80 168 336 96 "DIN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.492 ns) + CELL(0.393 ns) 6.695 ns datapath:inst\|mux:inst2\|Mux2~1 2 COMB LCCOMB_X53_Y38_N16 4 " "Info: 2: + IC(5.492 ns) + CELL(0.393 ns) = 6.695 ns; Loc. = LCCOMB_X53_Y38_N16; Fanout = 4; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.885 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~1 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.242 ns) 7.407 ns datapath:inst\|mux:inst2\|Mux2~2 3 COMB LCCOMB_X52_Y38_N4 5 " "Info: 3: + IC(0.470 ns) + CELL(0.242 ns) = 7.407 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 5; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 8.073 ns datapath:inst\|alu:inst\|Add0~5 4 COMB LCCOMB_X52_Y38_N22 2 " "Info: 4: + IC(0.273 ns) + CELL(0.393 ns) = 8.073 ns; Loc. = LCCOMB_X52_Y38_N22; Fanout = 2; COMB Node = 'datapath:inst\|alu:inst\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.144 ns datapath:inst\|alu:inst\|Add0~7 5 COMB LCCOMB_X52_Y38_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.144 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.554 ns datapath:inst\|alu:inst\|Add0~8 6 COMB LCCOMB_X52_Y38_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 8.554 ns; Loc. = LCCOMB_X52_Y38_N26; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.271 ns) 9.268 ns datapath:inst\|registera:inst3\|q~24 7 COMB LCCOMB_X51_Y38_N20 1 " "Info: 7: + IC(0.443 ns) + CELL(0.271 ns) = 9.268 ns; Loc. = LCCOMB_X51_Y38_N20; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 10.078 ns datapath:inst\|registera:inst3\|q~7 8 COMB LCCOMB_X53_Y38_N8 1 " "Info: 8: + IC(0.660 ns) + CELL(0.150 ns) = 10.078 ns; Loc. = LCCOMB_X53_Y38_N8; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.162 ns datapath:inst\|registera:inst3\|q\[3\] 9 REG LCFF_X53_Y38_N9 4 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.162 ns; Loc. = LCFF_X53_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.824 ns ( 27.79 % ) " "Info: Total cell delay = 2.824 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.338 ns ( 72.21 % ) " "Info: Total interconnect delay = 7.338 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { DIN[1] {} DIN[1]~combout {} datapath:inst|mux:inst2|Mux2~1 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~7 {} datapath:inst|alu:inst|Add0~8 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~7 {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 5.492ns 0.470ns 0.273ns 0.000ns 0.000ns 0.443ns 0.660ns 0.000ns } { 0.000ns 0.810ns 0.393ns 0.242ns 0.393ns 0.071ns 0.410ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.794 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.537 ns) 2.794 ns datapath:inst\|registera:inst3\|q\[3\] 3 REG LCFF_X53_Y38_N9 4 " "Info: 3: + IC(1.154 ns) + CELL(0.537 ns) = 2.794 ns; Loc. = LCFF_X53_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.62 % ) " "Info: Total cell delay = 1.526 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.268 ns ( 45.38 % ) " "Info: Total interconnect delay = 1.268 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 0.114ns 1.154ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.162 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~1 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~7 datapath:inst|alu:inst|Add0~8 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~7 datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.162 ns" { DIN[1] {} DIN[1]~combout {} datapath:inst|mux:inst2|Mux2~1 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~7 {} datapath:inst|alu:inst|Add0~8 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~7 {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 5.492ns 0.470ns 0.273ns 0.000ns 0.000ns 0.443ns 0.660ns 0.000ns } { 0.000ns 0.810ns 0.393ns 0.242ns 0.393ns 0.071ns 0.410ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[3] {} } { 0.000ns 0.000ns 0.114ns 1.154ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT\[5\] final:inst1\|y_present\[9\] 20.500 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT\[5\]\" through register \"final:inst1\|y_present\[9\]\" is 20.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.807 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.537 ns) 3.807 ns final:inst1\|y_present\[9\] 2 REG LCFF_X51_Y41_N23 5 " "Info: 2: + IC(2.281 ns) + CELL(0.537 ns) = 3.807 ns; Loc. = LCFF_X51_Y41_N23; Fanout = 5; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 40.08 % ) " "Info: Total cell delay = 1.526 ns ( 40.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.281 ns ( 59.92 % ) " "Info: Total interconnect delay = 2.281 ns ( 59.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.807 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} } { 0.000ns 0.000ns 2.281ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.443 ns + Longest register pin " "Info: + Longest register to pin delay is 16.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|y_present\[9\] 1 REG LCFF_X51_Y41_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y41_N23; Fanout = 5; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.398 ns) 1.164 ns final:inst1\|Equal18~0 2 COMB LCCOMB_X50_Y41_N0 4 " "Info: 2: + IC(0.766 ns) + CELL(0.398 ns) = 1.164 ns; Loc. = LCCOMB_X50_Y41_N0; Fanout = 4; COMB Node = 'final:inst1\|Equal18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.416 ns) 1.850 ns final:inst1\|Equal16~0 3 COMB LCCOMB_X50_Y41_N22 3 " "Info: 3: + IC(0.270 ns) + CELL(0.416 ns) = 1.850 ns; Loc. = LCCOMB_X50_Y41_N22; Fanout = 3; COMB Node = 'final:inst1\|Equal16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { final:inst1|Equal18~0 final:inst1|Equal16~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 2.962 ns final:inst1\|Equal16~1 4 COMB LCCOMB_X48_Y41_N8 3 " "Info: 4: + IC(0.692 ns) + CELL(0.420 ns) = 2.962 ns; Loc. = LCCOMB_X48_Y41_N8; Fanout = 3; COMB Node = 'final:inst1\|Equal16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { final:inst1|Equal16~0 final:inst1|Equal16~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 3.650 ns final:inst1\|Equal17~0 5 COMB LCCOMB_X48_Y41_N18 9 " "Info: 5: + IC(0.269 ns) + CELL(0.419 ns) = 3.650 ns; Loc. = LCCOMB_X48_Y41_N18; Fanout = 9; COMB Node = 'final:inst1\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { final:inst1|Equal16~1 final:inst1|Equal17~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.149 ns) 4.333 ns final:inst1\|input_select\[1\]~16 6 COMB LCCOMB_X49_Y41_N4 1 " "Info: 6: + IC(0.534 ns) + CELL(0.149 ns) = 4.333 ns; Loc. = LCCOMB_X49_Y41_N4; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { final:inst1|Equal17~0 final:inst1|input_select[1]~16 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 4.994 ns final:inst1\|input_select\[1\]~17 7 COMB LCCOMB_X49_Y41_N6 2 " "Info: 7: + IC(0.241 ns) + CELL(0.420 ns) = 4.994 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 5.698 ns final:inst1\|input_select\[1\]~28 8 COMB LCCOMB_X49_Y41_N8 1 " "Info: 8: + IC(0.266 ns) + CELL(0.438 ns) = 5.698 ns; Loc. = LCCOMB_X49_Y41_N8; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { final:inst1|input_select[1]~17 final:inst1|input_select[1]~28 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.000 ns) 7.275 ns final:inst1\|input_select\[1\]~28clkctrl 9 COMB CLKCTRL_G9 10 " "Info: 9: + IC(1.577 ns) + CELL(0.000 ns) = 7.275 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'final:inst1\|input_select\[1\]~28clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { final:inst1|input_select[1]~28 final:inst1|input_select[1]~28clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.684 ns) 9.959 ns final:inst1\|out_state\[0\] 10 COMB LOOP LCCOMB_X48_Y41_N4 3 " "Info: 10: + IC(0.000 ns) + CELL(2.684 ns) = 9.959 ns; Loc. = LCCOMB_X48_Y41_N4; Fanout = 3; COMB LOOP Node = 'final:inst1\|out_state\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[0\] LCCOMB_X48_Y41_N4 " "Info: Loc. = LCCOMB_X48_Y41_N4; Node \"final:inst1\|out_state\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[0\]~7 LCCOMB_X47_Y41_N12 " "Info: Loc. = LCCOMB_X47_Y41_N12; Node \"final:inst1\|out_state\[0\]~7\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0]~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { final:inst1|input_select[1]~28clkctrl final:inst1|out_state[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.437 ns) 11.133 ns debug:inst2\|z\[0\]~0 11 COMB LCCOMB_X52_Y41_N8 7 " "Info: 11: + IC(0.737 ns) + CELL(0.437 ns) = 11.133 ns; Loc. = LCCOMB_X52_Y41_N8; Fanout = 7; COMB Node = 'debug:inst2\|z\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { final:inst1|out_state[0] debug:inst2|z[0]~0 } "NODE_NAME" } } { "debug.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/debug.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.275 ns) 11.738 ns decoder:inst3\|Mux2~0 12 COMB LCCOMB_X52_Y41_N28 1 " "Info: 12: + IC(0.330 ns) + CELL(0.275 ns) = 11.738 ns; Loc. = LCCOMB_X52_Y41_N28; Fanout = 1; COMB Node = 'decoder:inst3\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { debug:inst2|z[0]~0 decoder:inst3|Mux2~0 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/decoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(2.788 ns) 16.443 ns OUT\[5\] 13 PIN PIN_D18 0 " "Info: 13: + IC(1.917 ns) + CELL(2.788 ns) = 16.443 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'OUT\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { decoder:inst3|Mux2~0 OUT[5] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 144 1072 1248 160 "OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.844 ns ( 53.79 % ) " "Info: Total cell delay = 8.844 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.599 ns ( 46.21 % ) " "Info: Total interconnect delay = 7.599 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.443 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~28 final:inst1|input_select[1]~28clkctrl final:inst1|out_state[0] debug:inst2|z[0]~0 decoder:inst3|Mux2~0 OUT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.443 ns" { final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~28 {} final:inst1|input_select[1]~28clkctrl {} final:inst1|out_state[0] {} debug:inst2|z[0]~0 {} decoder:inst3|Mux2~0 {} OUT[5] {} } { 0.000ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.266ns 1.577ns 0.000ns 0.737ns 0.330ns 1.917ns } { 0.000ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 2.684ns 0.437ns 0.275ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.807 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} } { 0.000ns 0.000ns 2.281ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.443 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~28 final:inst1|input_select[1]~28clkctrl final:inst1|out_state[0] debug:inst2|z[0]~0 decoder:inst3|Mux2~0 OUT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.443 ns" { final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~28 {} final:inst1|input_select[1]~28clkctrl {} final:inst1|out_state[0] {} debug:inst2|z[0]~0 {} decoder:inst3|Mux2~0 {} OUT[5] {} } { 0.000ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.266ns 1.577ns 0.000ns 0.737ns 0.330ns 1.917ns } { 0.000ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 2.684ns 0.437ns 0.275ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "MOP\[1\] OUT\[5\] 14.980 ns Longest " "Info: Longest tpd from source pin \"MOP\[1\]\" to destination pin \"OUT\[5\]\" is 14.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns MOP\[1\] 1 CLK PIN_C16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C16; Fanout = 10; CLK Node = 'MOP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.275 ns) 2.507 ns final:inst1\|Equal20~0 2 COMB LCCOMB_X50_Y43_N4 2 " "Info: 2: + IC(1.392 ns) + CELL(0.275 ns) = 2.507 ns; Loc. = LCCOMB_X50_Y43_N4; Fanout = 2; COMB Node = 'final:inst1\|Equal20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { MOP[1] final:inst1|Equal20~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.271 ns) 3.531 ns final:inst1\|input_select\[1\]~17 3 COMB LCCOMB_X49_Y41_N6 2 " "Info: 3: + IC(0.753 ns) + CELL(0.271 ns) = 3.531 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { final:inst1|Equal20~0 final:inst1|input_select[1]~17 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 4.235 ns final:inst1\|input_select\[1\]~28 4 COMB LCCOMB_X49_Y41_N8 1 " "Info: 4: + IC(0.266 ns) + CELL(0.438 ns) = 4.235 ns; Loc. = LCCOMB_X49_Y41_N8; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { final:inst1|input_select[1]~17 final:inst1|input_select[1]~28 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.000 ns) 5.812 ns final:inst1\|input_select\[1\]~28clkctrl 5 COMB CLKCTRL_G9 10 " "Info: 5: + IC(1.577 ns) + CELL(0.000 ns) = 5.812 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'final:inst1\|input_select\[1\]~28clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { final:inst1|input_select[1]~28 final:inst1|input_select[1]~28clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.684 ns) 8.496 ns final:inst1\|out_state\[0\] 6 COMB LOOP LCCOMB_X48_Y41_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(2.684 ns) = 8.496 ns; Loc. = LCCOMB_X48_Y41_N4; Fanout = 3; COMB LOOP Node = 'final:inst1\|out_state\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[0\] LCCOMB_X48_Y41_N4 " "Info: Loc. = LCCOMB_X48_Y41_N4; Node \"final:inst1\|out_state\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[0\]~7 LCCOMB_X47_Y41_N12 " "Info: Loc. = LCCOMB_X47_Y41_N12; Node \"final:inst1\|out_state\[0\]~7\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[0]~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { final:inst1|input_select[1]~28clkctrl final:inst1|out_state[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.437 ns) 9.670 ns debug:inst2\|z\[0\]~0 7 COMB LCCOMB_X52_Y41_N8 7 " "Info: 7: + IC(0.737 ns) + CELL(0.437 ns) = 9.670 ns; Loc. = LCCOMB_X52_Y41_N8; Fanout = 7; COMB Node = 'debug:inst2\|z\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { final:inst1|out_state[0] debug:inst2|z[0]~0 } "NODE_NAME" } } { "debug.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/debug.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.275 ns) 10.275 ns decoder:inst3\|Mux2~0 8 COMB LCCOMB_X52_Y41_N28 1 " "Info: 8: + IC(0.330 ns) + CELL(0.275 ns) = 10.275 ns; Loc. = LCCOMB_X52_Y41_N28; Fanout = 1; COMB Node = 'decoder:inst3\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { debug:inst2|z[0]~0 decoder:inst3|Mux2~0 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/decoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(2.788 ns) 14.980 ns OUT\[5\] 9 PIN PIN_D18 0 " "Info: 9: + IC(1.917 ns) + CELL(2.788 ns) = 14.980 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'OUT\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { decoder:inst3|Mux2~0 OUT[5] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 144 1072 1248 160 "OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.008 ns ( 53.46 % ) " "Info: Total cell delay = 8.008 ns ( 53.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.972 ns ( 46.54 % ) " "Info: Total interconnect delay = 6.972 ns ( 46.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.980 ns" { MOP[1] final:inst1|Equal20~0 final:inst1|input_select[1]~17 final:inst1|input_select[1]~28 final:inst1|input_select[1]~28clkctrl final:inst1|out_state[0] debug:inst2|z[0]~0 decoder:inst3|Mux2~0 OUT[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.980 ns" { MOP[1] {} MOP[1]~combout {} final:inst1|Equal20~0 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~28 {} final:inst1|input_select[1]~28clkctrl {} final:inst1|out_state[0] {} debug:inst2|z[0]~0 {} decoder:inst3|Mux2~0 {} OUT[5] {} } { 0.000ns 0.000ns 1.392ns 0.753ns 0.266ns 1.577ns 0.000ns 0.737ns 0.330ns 1.917ns } { 0.000ns 0.840ns 0.275ns 0.271ns 0.438ns 0.000ns 2.684ns 0.437ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "final:inst1\|load_a MOP\[0\] CLK 10.306 ns register " "Info: th for register \"final:inst1\|load_a\" (data pin = \"MOP\[0\]\", clock pin = \"CLK\") is 10.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.256 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(0.787 ns) 4.057 ns final:inst1\|y_present\[9\] 2 REG LCFF_X51_Y41_N23 5 " "Info: 2: + IC(2.281 ns) + CELL(0.787 ns) = 4.057 ns; Loc. = LCFF_X51_Y41_N23; Fanout = 5; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.398 ns) 5.221 ns final:inst1\|Equal18~0 3 COMB LCCOMB_X50_Y41_N0 4 " "Info: 3: + IC(0.766 ns) + CELL(0.398 ns) = 5.221 ns; Loc. = LCCOMB_X50_Y41_N0; Fanout = 4; COMB Node = 'final:inst1\|Equal18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { final:inst1|y_present[9] final:inst1|Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.416 ns) 5.907 ns final:inst1\|Equal16~0 4 COMB LCCOMB_X50_Y41_N22 3 " "Info: 4: + IC(0.270 ns) + CELL(0.416 ns) = 5.907 ns; Loc. = LCCOMB_X50_Y41_N22; Fanout = 3; COMB Node = 'final:inst1\|Equal16~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { final:inst1|Equal18~0 final:inst1|Equal16~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.420 ns) 7.019 ns final:inst1\|Equal16~1 5 COMB LCCOMB_X48_Y41_N8 3 " "Info: 5: + IC(0.692 ns) + CELL(0.420 ns) = 7.019 ns; Loc. = LCCOMB_X48_Y41_N8; Fanout = 3; COMB Node = 'final:inst1\|Equal16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { final:inst1|Equal16~0 final:inst1|Equal16~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 7.707 ns final:inst1\|Equal17~0 6 COMB LCCOMB_X48_Y41_N18 9 " "Info: 6: + IC(0.269 ns) + CELL(0.419 ns) = 7.707 ns; Loc. = LCCOMB_X48_Y41_N18; Fanout = 9; COMB Node = 'final:inst1\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { final:inst1|Equal16~1 final:inst1|Equal17~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.149 ns) 8.390 ns final:inst1\|input_select\[1\]~16 7 COMB LCCOMB_X49_Y41_N4 1 " "Info: 7: + IC(0.534 ns) + CELL(0.149 ns) = 8.390 ns; Loc. = LCCOMB_X49_Y41_N4; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { final:inst1|Equal17~0 final:inst1|input_select[1]~16 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 9.051 ns final:inst1\|input_select\[1\]~17 8 COMB LCCOMB_X49_Y41_N6 2 " "Info: 8: + IC(0.241 ns) + CELL(0.420 ns) = 9.051 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 9.756 ns final:inst1\|input_select\[1\]~23 9 COMB LCCOMB_X49_Y41_N14 2 " "Info: 9: + IC(0.267 ns) + CELL(0.438 ns) = 9.756 ns; Loc. = LCCOMB_X49_Y41_N14; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 11.598 ns final:inst1\|input_select\[1\]~23clkctrl 10 COMB CLKCTRL_G11 2 " "Info: 10: + IC(1.842 ns) + CELL(0.000 ns) = 11.598 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'final:inst1\|input_select\[1\]~23clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.150 ns) 13.256 ns final:inst1\|load_a 11 REG LCCOMB_X50_Y43_N30 1 " "Info: 11: + IC(1.508 ns) + CELL(0.150 ns) = 13.256 ns; Loc. = LCCOMB_X50_Y43_N30; Fanout = 1; REG Node = 'final:inst1\|load_a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { final:inst1|input_select[1]~23clkctrl final:inst1|load_a } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 34.60 % ) " "Info: Total cell delay = 4.586 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.670 ns ( 65.40 % ) " "Info: Total interconnect delay = 8.670 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.256 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl final:inst1|load_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.256 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[1]~23clkctrl {} final:inst1|load_a {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 1.842ns 1.508ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.950 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns MOP\[0\] 1 CLK PIN_H15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 8; CLK Node = 'MOP\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP[0] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/musa/Desktop/logic final lab-özge/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.420 ns) 2.427 ns final:inst1\|load_a~2 2 COMB LCCOMB_X50_Y43_N24 1 " "Info: 2: + IC(1.048 ns) + CELL(0.420 ns) = 2.427 ns; Loc. = LCCOMB_X50_Y43_N24; Fanout = 1; COMB Node = 'final:inst1\|load_a~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { MOP[0] final:inst1|load_a~2 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.950 ns final:inst1\|load_a 3 REG LCCOMB_X50_Y43_N30 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 2.950 ns; Loc. = LCCOMB_X50_Y43_N30; Fanout = 1; REG Node = 'final:inst1\|load_a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { final:inst1|load_a~2 final:inst1|load_a } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/musa/Desktop/logic final lab-özge/calculator/final.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 56.07 % ) " "Info: Total cell delay = 1.654 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.296 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { MOP[0] final:inst1|load_a~2 final:inst1|load_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { MOP[0] {} MOP[0]~combout {} final:inst1|load_a~2 {} final:inst1|load_a {} } { 0.000ns 0.000ns 1.048ns 0.248ns } { 0.000ns 0.959ns 0.420ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.256 ns" { CLK final:inst1|y_present[9] final:inst1|Equal18~0 final:inst1|Equal16~0 final:inst1|Equal16~1 final:inst1|Equal17~0 final:inst1|input_select[1]~16 final:inst1|input_select[1]~17 final:inst1|input_select[1]~23 final:inst1|input_select[1]~23clkctrl final:inst1|load_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.256 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal18~0 {} final:inst1|Equal16~0 {} final:inst1|Equal16~1 {} final:inst1|Equal17~0 {} final:inst1|input_select[1]~16 {} final:inst1|input_select[1]~17 {} final:inst1|input_select[1]~23 {} final:inst1|input_select[1]~23clkctrl {} final:inst1|load_a {} } { 0.000ns 0.000ns 2.281ns 0.766ns 0.270ns 0.692ns 0.269ns 0.534ns 0.241ns 0.267ns 1.842ns 1.508ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.416ns 0.420ns 0.419ns 0.149ns 0.420ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { MOP[0] final:inst1|load_a~2 final:inst1|load_a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { MOP[0] {} MOP[0]~combout {} final:inst1|load_a~2 {} final:inst1|load_a {} } { 0.000ns 0.000ns 1.048ns 0.248ns } { 0.000ns 0.959ns 0.420ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 00:25:21 2011 " "Info: Processing ended: Tue May 24 00:25:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
