/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_EDMA1_QM_REGS_H_
#define ASIC_REG_DCORE1_EDMA1_QM_REGS_H_

/*
 *****************************************
 *   DCORE1_EDMA1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE1_EDMA1_QM_GLBL_CFG0 0x43DA000

#define mmDCORE1_EDMA1_QM_GLBL_CFG1 0x43DA004

#define mmDCORE1_EDMA1_QM_GLBL_CFG2 0x43DA008

#define mmDCORE1_EDMA1_QM_GLBL_ERR_CFG 0x43DA00C

#define mmDCORE1_EDMA1_QM_GLBL_ERR_CFG1 0x43DA010

#define mmDCORE1_EDMA1_QM_GLBL_ERR_ARC_HALT_EN 0x43DA014

#define mmDCORE1_EDMA1_QM_GLBL_AXCACHE 0x43DA018

#define mmDCORE1_EDMA1_QM_GLBL_STS0 0x43DA01C

#define mmDCORE1_EDMA1_QM_GLBL_STS1 0x43DA020

#define mmDCORE1_EDMA1_QM_GLBL_ERR_STS_0 0x43DA024

#define mmDCORE1_EDMA1_QM_GLBL_ERR_STS_1 0x43DA028

#define mmDCORE1_EDMA1_QM_GLBL_ERR_STS_2 0x43DA02C

#define mmDCORE1_EDMA1_QM_GLBL_ERR_STS_3 0x43DA030

#define mmDCORE1_EDMA1_QM_GLBL_ERR_STS_4 0x43DA034

#define mmDCORE1_EDMA1_QM_GLBL_ERR_MSG_EN_0 0x43DA038

#define mmDCORE1_EDMA1_QM_GLBL_ERR_MSG_EN_1 0x43DA03C

#define mmDCORE1_EDMA1_QM_GLBL_ERR_MSG_EN_2 0x43DA040

#define mmDCORE1_EDMA1_QM_GLBL_ERR_MSG_EN_3 0x43DA044

#define mmDCORE1_EDMA1_QM_GLBL_ERR_MSG_EN_4 0x43DA048

#define mmDCORE1_EDMA1_QM_GLBL_PROT 0x43DA04C

#define mmDCORE1_EDMA1_QM_PQ_BASE_LO_0 0x43DA050

#define mmDCORE1_EDMA1_QM_PQ_BASE_LO_1 0x43DA054

#define mmDCORE1_EDMA1_QM_PQ_BASE_LO_2 0x43DA058

#define mmDCORE1_EDMA1_QM_PQ_BASE_LO_3 0x43DA05C

#define mmDCORE1_EDMA1_QM_PQ_BASE_HI_0 0x43DA060

#define mmDCORE1_EDMA1_QM_PQ_BASE_HI_1 0x43DA064

#define mmDCORE1_EDMA1_QM_PQ_BASE_HI_2 0x43DA068

#define mmDCORE1_EDMA1_QM_PQ_BASE_HI_3 0x43DA06C

#define mmDCORE1_EDMA1_QM_PQ_SIZE_0 0x43DA070

#define mmDCORE1_EDMA1_QM_PQ_SIZE_1 0x43DA074

#define mmDCORE1_EDMA1_QM_PQ_SIZE_2 0x43DA078

#define mmDCORE1_EDMA1_QM_PQ_SIZE_3 0x43DA07C

#define mmDCORE1_EDMA1_QM_PQ_PI_0 0x43DA080

#define mmDCORE1_EDMA1_QM_PQ_PI_1 0x43DA084

#define mmDCORE1_EDMA1_QM_PQ_PI_2 0x43DA088

#define mmDCORE1_EDMA1_QM_PQ_PI_3 0x43DA08C

#define mmDCORE1_EDMA1_QM_PQ_CI_0 0x43DA090

#define mmDCORE1_EDMA1_QM_PQ_CI_1 0x43DA094

#define mmDCORE1_EDMA1_QM_PQ_CI_2 0x43DA098

#define mmDCORE1_EDMA1_QM_PQ_CI_3 0x43DA09C

#define mmDCORE1_EDMA1_QM_PQ_CFG0_0 0x43DA0A0

#define mmDCORE1_EDMA1_QM_PQ_CFG0_1 0x43DA0A4

#define mmDCORE1_EDMA1_QM_PQ_CFG0_2 0x43DA0A8

#define mmDCORE1_EDMA1_QM_PQ_CFG0_3 0x43DA0AC

#define mmDCORE1_EDMA1_QM_PQ_CFG1_0 0x43DA0B0

#define mmDCORE1_EDMA1_QM_PQ_CFG1_1 0x43DA0B4

#define mmDCORE1_EDMA1_QM_PQ_CFG1_2 0x43DA0B8

#define mmDCORE1_EDMA1_QM_PQ_CFG1_3 0x43DA0BC

#define mmDCORE1_EDMA1_QM_PQ_STS0_0 0x43DA0C0

#define mmDCORE1_EDMA1_QM_PQ_STS0_1 0x43DA0C4

#define mmDCORE1_EDMA1_QM_PQ_STS0_2 0x43DA0C8

#define mmDCORE1_EDMA1_QM_PQ_STS0_3 0x43DA0CC

#define mmDCORE1_EDMA1_QM_PQ_STS1_0 0x43DA0D0

#define mmDCORE1_EDMA1_QM_PQ_STS1_1 0x43DA0D4

#define mmDCORE1_EDMA1_QM_PQ_STS1_2 0x43DA0D8

#define mmDCORE1_EDMA1_QM_PQ_STS1_3 0x43DA0DC

#define mmDCORE1_EDMA1_QM_CQ_CFG0_0 0x43DA0E0

#define mmDCORE1_EDMA1_QM_CQ_CFG0_1 0x43DA0E4

#define mmDCORE1_EDMA1_QM_CQ_CFG0_2 0x43DA0E8

#define mmDCORE1_EDMA1_QM_CQ_CFG0_3 0x43DA0EC

#define mmDCORE1_EDMA1_QM_CQ_CFG0_4 0x43DA0F0

#define mmDCORE1_EDMA1_QM_CQ_STS0_0 0x43DA0F4

#define mmDCORE1_EDMA1_QM_CQ_STS0_1 0x43DA0F8

#define mmDCORE1_EDMA1_QM_CQ_STS0_2 0x43DA0FC

#define mmDCORE1_EDMA1_QM_CQ_STS0_3 0x43DA100

#define mmDCORE1_EDMA1_QM_CQ_STS0_4 0x43DA104

#define mmDCORE1_EDMA1_QM_CQ_CFG1_0 0x43DA108

#define mmDCORE1_EDMA1_QM_CQ_CFG1_1 0x43DA10C

#define mmDCORE1_EDMA1_QM_CQ_CFG1_2 0x43DA110

#define mmDCORE1_EDMA1_QM_CQ_CFG1_3 0x43DA114

#define mmDCORE1_EDMA1_QM_CQ_CFG1_4 0x43DA118

#define mmDCORE1_EDMA1_QM_CQ_STS1_0 0x43DA11C

#define mmDCORE1_EDMA1_QM_CQ_STS1_1 0x43DA120

#define mmDCORE1_EDMA1_QM_CQ_STS1_2 0x43DA124

#define mmDCORE1_EDMA1_QM_CQ_STS1_3 0x43DA128

#define mmDCORE1_EDMA1_QM_CQ_STS1_4 0x43DA12C

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_0 0x43DA150

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_0 0x43DA154

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_0 0x43DA158

#define mmDCORE1_EDMA1_QM_CQ_CTL_0 0x43DA15C

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_1 0x43DA160

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_1 0x43DA164

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_1 0x43DA168

#define mmDCORE1_EDMA1_QM_CQ_CTL_1 0x43DA16C

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_2 0x43DA170

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_2 0x43DA174

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_2 0x43DA178

#define mmDCORE1_EDMA1_QM_CQ_CTL_2 0x43DA17C

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_3 0x43DA180

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_3 0x43DA184

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_3 0x43DA188

#define mmDCORE1_EDMA1_QM_CQ_CTL_3 0x43DA18C

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_4 0x43DA190

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_4 0x43DA194

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_4 0x43DA198

#define mmDCORE1_EDMA1_QM_CQ_CTL_4 0x43DA19C

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_STS_0 0x43DA1A0

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_STS_1 0x43DA1A4

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_STS_2 0x43DA1A8

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_STS_3 0x43DA1AC

#define mmDCORE1_EDMA1_QM_CQ_TSIZE_STS_4 0x43DA1B0

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_STS_0 0x43DA1B4

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_STS_1 0x43DA1B8

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_STS_2 0x43DA1BC

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_STS_3 0x43DA1C0

#define mmDCORE1_EDMA1_QM_CQ_PTR_LO_STS_4 0x43DA1C4

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_STS_0 0x43DA1C8

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_STS_1 0x43DA1CC

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_STS_2 0x43DA1D0

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_STS_3 0x43DA1D4

#define mmDCORE1_EDMA1_QM_CQ_PTR_HI_STS_4 0x43DA1D8

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_STS_0 0x43DA1DC

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_STS_1 0x43DA1E0

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_STS_2 0x43DA1E4

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_STS_3 0x43DA1E8

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_STS_4 0x43DA1EC

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_0 0x43DA1F0

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_1 0x43DA1F4

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_2 0x43DA1F8

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_3 0x43DA1FC

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_LO_4 0x43DA200

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_0 0x43DA204

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_1 0x43DA208

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_2 0x43DA20C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_3 0x43DA210

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE0_ADDR_HI_4 0x43DA214

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_0 0x43DA218

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_1 0x43DA21C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_2 0x43DA220

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_3 0x43DA224

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_LO_4 0x43DA228

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_0 0x43DA22C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_1 0x43DA230

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_2 0x43DA234

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_3 0x43DA238

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE1_ADDR_HI_4 0x43DA23C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_0 0x43DA240

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_1 0x43DA244

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_2 0x43DA248

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_3 0x43DA24C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_LO_4 0x43DA250

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_0 0x43DA254

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_1 0x43DA258

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_2 0x43DA25C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_3 0x43DA260

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE2_ADDR_HI_4 0x43DA264

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_0 0x43DA268

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_1 0x43DA26C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_2 0x43DA270

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_3 0x43DA274

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_LO_4 0x43DA278

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_0 0x43DA27C

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_1 0x43DA280

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_2 0x43DA284

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_3 0x43DA288

#define mmDCORE1_EDMA1_QM_CP_MSG_BASE3_ADDR_HI_4 0x43DA28C

#define mmDCORE1_EDMA1_QM_CP_FENCE0_RDATA_0 0x43DA290

#define mmDCORE1_EDMA1_QM_CP_FENCE0_RDATA_1 0x43DA294

#define mmDCORE1_EDMA1_QM_CP_FENCE0_RDATA_2 0x43DA298

#define mmDCORE1_EDMA1_QM_CP_FENCE0_RDATA_3 0x43DA29C

#define mmDCORE1_EDMA1_QM_CP_FENCE0_RDATA_4 0x43DA2A0

#define mmDCORE1_EDMA1_QM_CP_FENCE1_RDATA_0 0x43DA2A4

#define mmDCORE1_EDMA1_QM_CP_FENCE1_RDATA_1 0x43DA2A8

#define mmDCORE1_EDMA1_QM_CP_FENCE1_RDATA_2 0x43DA2AC

#define mmDCORE1_EDMA1_QM_CP_FENCE1_RDATA_3 0x43DA2B0

#define mmDCORE1_EDMA1_QM_CP_FENCE1_RDATA_4 0x43DA2B4

#define mmDCORE1_EDMA1_QM_CP_FENCE2_RDATA_0 0x43DA2B8

#define mmDCORE1_EDMA1_QM_CP_FENCE2_RDATA_1 0x43DA2BC

#define mmDCORE1_EDMA1_QM_CP_FENCE2_RDATA_2 0x43DA2C0

#define mmDCORE1_EDMA1_QM_CP_FENCE2_RDATA_3 0x43DA2C4

#define mmDCORE1_EDMA1_QM_CP_FENCE2_RDATA_4 0x43DA2C8

#define mmDCORE1_EDMA1_QM_CP_FENCE3_RDATA_0 0x43DA2CC

#define mmDCORE1_EDMA1_QM_CP_FENCE3_RDATA_1 0x43DA2D0

#define mmDCORE1_EDMA1_QM_CP_FENCE3_RDATA_2 0x43DA2D4

#define mmDCORE1_EDMA1_QM_CP_FENCE3_RDATA_3 0x43DA2D8

#define mmDCORE1_EDMA1_QM_CP_FENCE3_RDATA_4 0x43DA2DC

#define mmDCORE1_EDMA1_QM_CP_FENCE0_CNT_0 0x43DA2E0

#define mmDCORE1_EDMA1_QM_CP_FENCE0_CNT_1 0x43DA2E4

#define mmDCORE1_EDMA1_QM_CP_FENCE0_CNT_2 0x43DA2E8

#define mmDCORE1_EDMA1_QM_CP_FENCE0_CNT_3 0x43DA2EC

#define mmDCORE1_EDMA1_QM_CP_FENCE0_CNT_4 0x43DA2F0

#define mmDCORE1_EDMA1_QM_CP_FENCE1_CNT_0 0x43DA2F4

#define mmDCORE1_EDMA1_QM_CP_FENCE1_CNT_1 0x43DA2F8

#define mmDCORE1_EDMA1_QM_CP_FENCE1_CNT_2 0x43DA2FC

#define mmDCORE1_EDMA1_QM_CP_FENCE1_CNT_3 0x43DA300

#define mmDCORE1_EDMA1_QM_CP_FENCE1_CNT_4 0x43DA304

#define mmDCORE1_EDMA1_QM_CP_FENCE2_CNT_0 0x43DA308

#define mmDCORE1_EDMA1_QM_CP_FENCE2_CNT_1 0x43DA30C

#define mmDCORE1_EDMA1_QM_CP_FENCE2_CNT_2 0x43DA310

#define mmDCORE1_EDMA1_QM_CP_FENCE2_CNT_3 0x43DA314

#define mmDCORE1_EDMA1_QM_CP_FENCE2_CNT_4 0x43DA318

#define mmDCORE1_EDMA1_QM_CP_FENCE3_CNT_0 0x43DA31C

#define mmDCORE1_EDMA1_QM_CP_FENCE3_CNT_1 0x43DA320

#define mmDCORE1_EDMA1_QM_CP_FENCE3_CNT_2 0x43DA324

#define mmDCORE1_EDMA1_QM_CP_FENCE3_CNT_3 0x43DA328

#define mmDCORE1_EDMA1_QM_CP_FENCE3_CNT_4 0x43DA32C

#define mmDCORE1_EDMA1_QM_CP_BARRIER_CFG 0x43DA330

#define mmDCORE1_EDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x43DA334

#define mmDCORE1_EDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x43DA338

#define mmDCORE1_EDMA1_QM_CP_LDMA_TSIZE_OFFSET 0x43DA33C

#define mmDCORE1_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_0 0x43DA340

#define mmDCORE1_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_1 0x43DA344

#define mmDCORE1_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_2 0x43DA348

#define mmDCORE1_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_3 0x43DA34C

#define mmDCORE1_EDMA1_QM_CP_CQ_PTR_LO_OFFSET_4 0x43DA350

#define mmDCORE1_EDMA1_QM_CP_STS_0 0x43DA368

#define mmDCORE1_EDMA1_QM_CP_STS_1 0x43DA36C

#define mmDCORE1_EDMA1_QM_CP_STS_2 0x43DA370

#define mmDCORE1_EDMA1_QM_CP_STS_3 0x43DA374

#define mmDCORE1_EDMA1_QM_CP_STS_4 0x43DA378

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_LO_0 0x43DA37C

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_LO_1 0x43DA380

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_LO_2 0x43DA384

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_LO_3 0x43DA388

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_LO_4 0x43DA38C

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_HI_0 0x43DA390

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_HI_1 0x43DA394

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_HI_2 0x43DA398

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_HI_3 0x43DA39C

#define mmDCORE1_EDMA1_QM_CP_CURRENT_INST_HI_4 0x43DA3A0

#define mmDCORE1_EDMA1_QM_CP_PRED_0 0x43DA3A4

#define mmDCORE1_EDMA1_QM_CP_PRED_1 0x43DA3A8

#define mmDCORE1_EDMA1_QM_CP_PRED_2 0x43DA3AC

#define mmDCORE1_EDMA1_QM_CP_PRED_3 0x43DA3B0

#define mmDCORE1_EDMA1_QM_CP_PRED_4 0x43DA3B4

#define mmDCORE1_EDMA1_QM_CP_PRED_UPEN_0 0x43DA3B8

#define mmDCORE1_EDMA1_QM_CP_PRED_UPEN_1 0x43DA3BC

#define mmDCORE1_EDMA1_QM_CP_PRED_UPEN_2 0x43DA3C0

#define mmDCORE1_EDMA1_QM_CP_PRED_UPEN_3 0x43DA3C4

#define mmDCORE1_EDMA1_QM_CP_PRED_UPEN_4 0x43DA3C8

#define mmDCORE1_EDMA1_QM_CP_DBG_0_0 0x43DA3CC

#define mmDCORE1_EDMA1_QM_CP_DBG_0_1 0x43DA3D0

#define mmDCORE1_EDMA1_QM_CP_DBG_0_2 0x43DA3D4

#define mmDCORE1_EDMA1_QM_CP_DBG_0_3 0x43DA3D8

#define mmDCORE1_EDMA1_QM_CP_DBG_0_4 0x43DA3DC

#define mmDCORE1_EDMA1_QM_CP_CPDMA_UP_CRED_0 0x43DA3E0

#define mmDCORE1_EDMA1_QM_CP_CPDMA_UP_CRED_1 0x43DA3E4

#define mmDCORE1_EDMA1_QM_CP_CPDMA_UP_CRED_2 0x43DA3E8

#define mmDCORE1_EDMA1_QM_CP_CPDMA_UP_CRED_3 0x43DA3EC

#define mmDCORE1_EDMA1_QM_CP_CPDMA_UP_CRED_4 0x43DA3F0

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_LO_0 0x43DA3F4

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_LO_1 0x43DA3F8

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_LO_2 0x43DA3FC

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_LO_3 0x43DA400

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_LO_4 0x43DA404

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_HI_0 0x43DA408

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_HI_1 0x43DA40C

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_HI_2 0x43DA410

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_HI_3 0x43DA414

#define mmDCORE1_EDMA1_QM_CP_IN_DATA_HI_4 0x43DA418

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_LO_0 0x43DA41C

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_LO_1 0x43DA420

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_LO_2 0x43DA424

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_LO_3 0x43DA428

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_HI_0 0x43DA42C

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_HI_1 0x43DA430

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_HI_2 0x43DA434

#define mmDCORE1_EDMA1_QM_PQC_HBW_BASE_HI_3 0x43DA438

#define mmDCORE1_EDMA1_QM_PQC_SIZE_0 0x43DA43C

#define mmDCORE1_EDMA1_QM_PQC_SIZE_1 0x43DA440

#define mmDCORE1_EDMA1_QM_PQC_SIZE_2 0x43DA444

#define mmDCORE1_EDMA1_QM_PQC_SIZE_3 0x43DA448

#define mmDCORE1_EDMA1_QM_PQC_PI_0 0x43DA44C

#define mmDCORE1_EDMA1_QM_PQC_PI_1 0x43DA450

#define mmDCORE1_EDMA1_QM_PQC_PI_2 0x43DA454

#define mmDCORE1_EDMA1_QM_PQC_PI_3 0x43DA458

#define mmDCORE1_EDMA1_QM_PQC_LBW_WDATA_0 0x43DA45C

#define mmDCORE1_EDMA1_QM_PQC_LBW_WDATA_1 0x43DA460

#define mmDCORE1_EDMA1_QM_PQC_LBW_WDATA_2 0x43DA464

#define mmDCORE1_EDMA1_QM_PQC_LBW_WDATA_3 0x43DA468

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_LO_0 0x43DA46C

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_LO_1 0x43DA470

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_LO_2 0x43DA474

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_LO_3 0x43DA478

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_HI_0 0x43DA47C

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_HI_1 0x43DA480

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_HI_2 0x43DA484

#define mmDCORE1_EDMA1_QM_PQC_LBW_BASE_HI_3 0x43DA488

#define mmDCORE1_EDMA1_QM_PQC_CFG 0x43DA48C

#define mmDCORE1_EDMA1_QM_PQC_SECURE_PUSH_IND 0x43DA490

#define mmDCORE1_EDMA1_QM_ARB_MASK 0x43DA4A0

#define mmDCORE1_EDMA1_QM_ARB_CFG_0 0x43DA4A4

#define mmDCORE1_EDMA1_QM_ARB_CHOICE_Q_PUSH 0x43DA4A8

#define mmDCORE1_EDMA1_QM_ARB_WRR_WEIGHT_0 0x43DA4AC

#define mmDCORE1_EDMA1_QM_ARB_WRR_WEIGHT_1 0x43DA4B0

#define mmDCORE1_EDMA1_QM_ARB_WRR_WEIGHT_2 0x43DA4B4

#define mmDCORE1_EDMA1_QM_ARB_WRR_WEIGHT_3 0x43DA4B8

#define mmDCORE1_EDMA1_QM_ARB_CFG_1 0x43DA4BC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_0 0x43DA4C0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_1 0x43DA4C4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_2 0x43DA4C8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_3 0x43DA4CC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_4 0x43DA4D0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_5 0x43DA4D4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_6 0x43DA4D8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_7 0x43DA4DC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_8 0x43DA4E0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_9 0x43DA4E4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_10 0x43DA4E8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_11 0x43DA4EC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_12 0x43DA4F0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_13 0x43DA4F4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_14 0x43DA4F8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_15 0x43DA4FC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_16 0x43DA500

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_17 0x43DA504

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_18 0x43DA508

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_19 0x43DA50C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_20 0x43DA510

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_21 0x43DA514

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_22 0x43DA518

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_23 0x43DA51C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_24 0x43DA520

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_25 0x43DA524

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_26 0x43DA528

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_27 0x43DA52C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_28 0x43DA530

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_29 0x43DA534

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_30 0x43DA538

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_31 0x43DA53C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_32 0x43DA540

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_33 0x43DA544

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_34 0x43DA548

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_35 0x43DA54C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_36 0x43DA550

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_37 0x43DA554

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_38 0x43DA558

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_39 0x43DA55C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_40 0x43DA560

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_41 0x43DA564

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_42 0x43DA568

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_43 0x43DA56C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_44 0x43DA570

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_45 0x43DA574

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_46 0x43DA578

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_47 0x43DA57C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_48 0x43DA580

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_49 0x43DA584

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_50 0x43DA588

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_51 0x43DA58C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_52 0x43DA590

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_53 0x43DA594

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_54 0x43DA598

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_55 0x43DA59C

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_56 0x43DA5A0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_57 0x43DA5A4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_58 0x43DA5A8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_59 0x43DA5AC

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_60 0x43DA5B0

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_61 0x43DA5B4

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_62 0x43DA5B8

#define mmDCORE1_EDMA1_QM_ARB_MST_AVAIL_CRED_63 0x43DA5BC

#define mmDCORE1_EDMA1_QM_ARB_MST_CRED_INC 0x43DA5E0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x43DA5E4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x43DA5E8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x43DA5EC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x43DA5F0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x43DA5F4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x43DA5F8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x43DA5FC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x43DA600

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x43DA604

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x43DA608

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x43DA60C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x43DA610

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x43DA614

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x43DA618

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x43DA61C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x43DA620

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x43DA624

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x43DA628

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x43DA62C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x43DA630

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x43DA634

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x43DA638

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x43DA63C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x43DA640

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x43DA644

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x43DA648

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x43DA64C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x43DA650

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x43DA654

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x43DA658

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x43DA65C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x43DA660

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x43DA664

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x43DA668

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x43DA66C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x43DA670

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x43DA674

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x43DA678

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x43DA67C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x43DA680

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x43DA684

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x43DA688

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x43DA68C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x43DA690

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x43DA694

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x43DA698

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x43DA69C

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x43DA6A0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x43DA6A4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x43DA6A8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x43DA6AC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x43DA6B0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x43DA6B4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x43DA6B8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x43DA6BC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x43DA6C0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x43DA6C4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x43DA6C8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x43DA6CC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x43DA6D0

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x43DA6D4

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x43DA6D8

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x43DA6DC

#define mmDCORE1_EDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x43DA6E0

#define mmDCORE1_EDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x43DA704

#define mmDCORE1_EDMA1_QM_ARB_MST_SLAVE_EN 0x43DA708

#define mmDCORE1_EDMA1_QM_ARB_MST_SLAVE_EN_1 0x43DA70C

#define mmDCORE1_EDMA1_QM_ARB_SLV_CHOICE_WDT 0x43DA710

#define mmDCORE1_EDMA1_QM_ARB_SLV_ID 0x43DA714

#define mmDCORE1_EDMA1_QM_ARB_MST_QUIET_PER 0x43DA718

#define mmDCORE1_EDMA1_QM_ARB_MSG_MAX_INFLIGHT 0x43DA744

#define mmDCORE1_EDMA1_QM_ARB_BASE_LO 0x43DA754

#define mmDCORE1_EDMA1_QM_ARB_BASE_HI 0x43DA758

#define mmDCORE1_EDMA1_QM_ARB_STATE_STS 0x43DA780

#define mmDCORE1_EDMA1_QM_ARB_CHOICE_FULLNESS_STS 0x43DA784

#define mmDCORE1_EDMA1_QM_ARB_MSG_STS 0x43DA788

#define mmDCORE1_EDMA1_QM_ARB_SLV_CHOICE_Q_HEAD 0x43DA78C

#define mmDCORE1_EDMA1_QM_ARB_ERR_CAUSE 0x43DA79C

#define mmDCORE1_EDMA1_QM_ARB_ERR_MSG_EN 0x43DA7A0

#define mmDCORE1_EDMA1_QM_ARB_ERR_STS_DRP 0x43DA7A8

#define mmDCORE1_EDMA1_QM_ARB_MST_CRED_STS 0x43DA7B0

#define mmDCORE1_EDMA1_QM_ARB_MST_CRED_STS_1 0x43DA7B4

#define mmDCORE1_EDMA1_QM_CSMR_STRICT_PRIO_CFG 0x43DA7FC

#define mmDCORE1_EDMA1_QM_ARC_CQ_CFG0 0x43DA800

#define mmDCORE1_EDMA1_QM_ARC_CQ_CFG1 0x43DA804

#define mmDCORE1_EDMA1_QM_ARC_CQ_PTR_LO 0x43DA808

#define mmDCORE1_EDMA1_QM_ARC_CQ_PTR_HI 0x43DA80C

#define mmDCORE1_EDMA1_QM_ARC_CQ_TSIZE 0x43DA810

#define mmDCORE1_EDMA1_QM_ARC_CQ_CTL 0x43DA814

#define mmDCORE1_EDMA1_QM_ARC_CQ_IFIFO_STS 0x43DA81C

#define mmDCORE1_EDMA1_QM_ARC_CQ_STS0 0x43DA820

#define mmDCORE1_EDMA1_QM_ARC_CQ_STS1 0x43DA824

#define mmDCORE1_EDMA1_QM_ARC_CQ_TSIZE_STS 0x43DA828

#define mmDCORE1_EDMA1_QM_ARC_CQ_PTR_LO_STS 0x43DA82C

#define mmDCORE1_EDMA1_QM_ARC_CQ_PTR_HI_STS 0x43DA830

#define mmDCORE1_EDMA1_QM_CP_WR_ARC_ADDR_HI 0x43DA834

#define mmDCORE1_EDMA1_QM_CP_WR_ARC_ADDR_LO 0x43DA838

#define mmDCORE1_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x43DA83C

#define mmDCORE1_EDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x43DA840

#define mmDCORE1_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x43DA844

#define mmDCORE1_EDMA1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x43DA848

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_MSG_BASE_HI 0x43DA84C

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_MSG_BASE_LO 0x43DA850

#define mmDCORE1_EDMA1_QM_CQ_CTL_MSG_BASE_HI 0x43DA854

#define mmDCORE1_EDMA1_QM_CQ_CTL_MSG_BASE_LO 0x43DA858

#define mmDCORE1_EDMA1_QM_ADDR_OVRD 0x43DA85C

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_CI_0 0x43DA860

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_CI_1 0x43DA864

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_CI_2 0x43DA868

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_CI_3 0x43DA86C

#define mmDCORE1_EDMA1_QM_CQ_IFIFO_CI_4 0x43DA870

#define mmDCORE1_EDMA1_QM_ARC_CQ_IFIFO_CI 0x43DA874

#define mmDCORE1_EDMA1_QM_CQ_CTL_CI_0 0x43DA878

#define mmDCORE1_EDMA1_QM_CQ_CTL_CI_1 0x43DA87C

#define mmDCORE1_EDMA1_QM_CQ_CTL_CI_2 0x43DA880

#define mmDCORE1_EDMA1_QM_CQ_CTL_CI_3 0x43DA884

#define mmDCORE1_EDMA1_QM_CQ_CTL_CI_4 0x43DA888

#define mmDCORE1_EDMA1_QM_ARC_CQ_CTL_CI 0x43DA88C

#define mmDCORE1_EDMA1_QM_CP_CFG 0x43DA890

#define mmDCORE1_EDMA1_QM_CP_EXT_SWITCH 0x43DA894

#define mmDCORE1_EDMA1_QM_CP_SWITCH_WD_SET 0x43DA898

#define mmDCORE1_EDMA1_QM_CP_SWITCH_WD 0x43DA89C

#define mmDCORE1_EDMA1_QM_ARC_LB_ADDR_BASE_LO 0x43DA8A4

#define mmDCORE1_EDMA1_QM_ARC_LB_ADDR_BASE_HI 0x43DA8A8

#define mmDCORE1_EDMA1_QM_ENGINE_BASE_ADDR_HI 0x43DA8AC

#define mmDCORE1_EDMA1_QM_ENGINE_BASE_ADDR_LO 0x43DA8B0

#define mmDCORE1_EDMA1_QM_ENGINE_ADDR_RANGE_SIZE 0x43DA8B4

#define mmDCORE1_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x43DA8B8

#define mmDCORE1_EDMA1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x43DA8BC

#define mmDCORE1_EDMA1_QM_QM_BASE_ADDR_HI 0x43DA8C0

#define mmDCORE1_EDMA1_QM_QM_BASE_ADDR_LO 0x43DA8C4

#define mmDCORE1_EDMA1_QM_ARC_PQC_SECURE_PUSH_IND 0x43DA8C8

#define mmDCORE1_EDMA1_QM_PQC_STS_0_0 0x43DA8D0

#define mmDCORE1_EDMA1_QM_PQC_STS_0_1 0x43DA8D4

#define mmDCORE1_EDMA1_QM_PQC_STS_0_2 0x43DA8D8

#define mmDCORE1_EDMA1_QM_PQC_STS_0_3 0x43DA8DC

#define mmDCORE1_EDMA1_QM_PQC_STS_1_0 0x43DA8E0

#define mmDCORE1_EDMA1_QM_PQC_STS_1_1 0x43DA8E4

#define mmDCORE1_EDMA1_QM_PQC_STS_1_2 0x43DA8E8

#define mmDCORE1_EDMA1_QM_PQC_STS_1_3 0x43DA8EC

#define mmDCORE1_EDMA1_QM_SEI_STATUS 0x43DA8F0

#define mmDCORE1_EDMA1_QM_SEI_MASK 0x43DA8F4

#define mmDCORE1_EDMA1_QM_GLBL_ERR_ADDR_LO 0x43DAD00

#define mmDCORE1_EDMA1_QM_GLBL_ERR_ADDR_HI 0x43DAD04

#define mmDCORE1_EDMA1_QM_GLBL_ERR_WDATA 0x43DAD08

#define mmDCORE1_EDMA1_QM_L2H_MASK_LO 0x43DAD14

#define mmDCORE1_EDMA1_QM_L2H_MASK_HI 0x43DAD18

#define mmDCORE1_EDMA1_QM_L2H_CMPR_LO 0x43DAD1C

#define mmDCORE1_EDMA1_QM_L2H_CMPR_HI 0x43DAD20

#define mmDCORE1_EDMA1_QM_LOCAL_RANGE_BASE 0x43DAD24

#define mmDCORE1_EDMA1_QM_LOCAL_RANGE_SIZE 0x43DAD28

#define mmDCORE1_EDMA1_QM_HBW_RD_RATE_LIM_CFG_1 0x43DAD30

#define mmDCORE1_EDMA1_QM_LBW_WR_RATE_LIM_CFG_0 0x43DAD34

#define mmDCORE1_EDMA1_QM_LBW_WR_RATE_LIM_CFG_1 0x43DAD38

#define mmDCORE1_EDMA1_QM_HBW_RD_RATE_LIM_CFG_0 0x43DAD3C

#define mmDCORE1_EDMA1_QM_IND_GW_APB_CFG 0x43DAD40

#define mmDCORE1_EDMA1_QM_IND_GW_APB_WDATA 0x43DAD44

#define mmDCORE1_EDMA1_QM_IND_GW_APB_RDATA 0x43DAD48

#define mmDCORE1_EDMA1_QM_IND_GW_APB_STATUS 0x43DAD4C

#define mmDCORE1_EDMA1_QM_PERF_CNT_FREE_LO 0x43DAD60

#define mmDCORE1_EDMA1_QM_PERF_CNT_FREE_HI 0x43DAD64

#define mmDCORE1_EDMA1_QM_PERF_CNT_IDLE_LO 0x43DAD68

#define mmDCORE1_EDMA1_QM_PERF_CNT_IDLE_HI 0x43DAD6C

#define mmDCORE1_EDMA1_QM_PERF_CNT_CFG 0x43DAD70

#endif /* ASIC_REG_DCORE1_EDMA1_QM_REGS_H_ */
