# Overview

This is a WIP SystemVerilog project for developing a scalable, parameterised and piplined set of modules to constrct a 1-D convolutional neural network able to be synthesised in hardware on the Intel MAX 10 series of FPGAs.

## File Structure

### 1dcnn 
&nbsp;&nbsp;&nbsp;&nbsp;  ∟ ip &nbsp;&nbsp;&nbsp;&nbsp; MAX 10 Intel megafunction IP for DSP blocks such as multipliers or dividers (generated by quartus) \
&nbsp;&nbsp;&nbsp;&nbsp;  ∟ pkg &nbsp;&nbsp;&nbsp;&nbsp; Package files for helpful functions and helpful parameters \
&nbsp;&nbsp;&nbsp;&nbsp;  ∟ src &nbsp;&nbsp;&nbsp;&nbsp; Neural network coponents source Verilog \
&nbsp;&nbsp;&nbsp;&nbsp;  ∟ test &nbsp;&nbsp;&nbsp;&nbsp; Testbenches for source Verilog \
&nbsp;&nbsp;&nbsp;&nbsp;  ∟ top &nbsp;&nbsp;&nbsp;&nbsp; Top-level source files for full networks (e.g., XOR) 
