<stg><name>cordic_sqrt</name>


<trans_list>

<trans id="566" from="1" to="2">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="2" to="3">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="3" to="4">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="4" to="5">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="5" to="6">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="6" to="7">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="7" to="8">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="8" to="9">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="9" to="10">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="10" to="11">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="11" to="12">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="12" to="13">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="13" to="14">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="14" to="15">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="15" to="16">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="16" to="17">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="17" to="18">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="18" to="19">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="19" to="20">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="20" to="21">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="21" to="22">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="22" to="23">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="23" to="24">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="24" to="25">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="25" to="26">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="26" to="27">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="27" to="28">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="28" to="29">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="29" to="30">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="30" to="31">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="31" to="32">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="32" to="33">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="33" to="34">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="34" to="35">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="35" to="36">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0  %y_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %y_V) nounwind ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %x_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %x_V) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_V_read, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:3  %tmp = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %y_V_read, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="53" op_0_bw="52">
<![CDATA[
entry:4  %p_shl = zext i52 %tmp to i53                   ; <i53> [#uses=2]

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
entry:5  %mt1 = sub i53 0, %p_shl                        ; <i53> [#uses=1]

]]></node>
<StgValue><ssdm name="mt1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
entry:6  %r_V = select i1 %tmp_61, i53 %mt1, i53 %p_shl  ; <i53> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:7  %mt = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_V_read, i20 0) ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="mt"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:8  %mf = sub i52 0, %mt                            ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="mf"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:9  %r_V_s = select i1 %tmp_61, i52 %mt, i52 %mf    ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:10  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_s, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_s, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i53.i32.i32(i53 %r_V, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:12  %lhs_V_10 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_1, i20 0) ; <i52> [#uses=3]

]]></node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:13  %mf2 = sub i52 0, %lhs_V_10                     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="mf2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:14  %r_V_1 = select i1 %tmp_62, i52 %lhs_V_10, i52 %mf2 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:16  %lhs_V = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_2, i20 0) ; <i52> [#uses=3]

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:17  %r_V_2 = sub i52 %lhs_V, %r_V_1                 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:18  %mf3 = sub i52 0, %lhs_V                        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="mf3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:19  %r_V_3 = select i1 %tmp_62, i52 %lhs_V, i52 %mf3 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:20  %r_V_4 = add i52 %lhs_V_10, %r_V_3              ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:21  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_4, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_4, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_2, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
entry:23  %mt4 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_3, i19 0) ; <i51> [#uses=2]

]]></node>
<StgValue><ssdm name="mt4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
entry:24  %mf4 = sub i51 0, %mt4                          ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="mf4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
entry:25  %r_V_5 = select i1 %tmp_65, i51 %mt4, i51 %mf4  ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:27  %lhs_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_4, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="52" op_0_bw="51">
<![CDATA[
entry:28  %rhs_V2_1_cast = sext i51 %r_V_5 to i52         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_1_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:29  %r_V_6 = sub i52 %lhs_V_1, %rhs_V2_1_cast       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
entry:30  %mt5 = call i51 @_ssdm_op_BitConcatenate.i51.i32.i19(i32 %tmp_4, i19 0) ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="mt5"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="52" op_0_bw="51">
<![CDATA[
entry:31  %mt5_cast = sext i51 %mt5 to i52                ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="mt5_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:32  %mf5 = sub i52 0, %mt5_cast                     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="mf5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:33  %r_V_7 = select i1 %tmp_65, i52 %mt5_cast, i52 %mf5 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:34  %lhs_V_11 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_3, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:35  %r_V_8 = add i52 %lhs_V_11, %r_V_7              ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:36  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_8, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_8, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_6, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="50" op_0_bw="50" op_1_bw="32" op_2_bw="18">
<![CDATA[
entry:38  %mt6 = call i50 @_ssdm_op_BitConcatenate.i50.i32.i18(i32 %tmp_7, i18 0) ; <i50> [#uses=2]

]]></node>
<StgValue><ssdm name="mt6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:39  %mf6 = sub i50 0, %mt6                          ; <i50> [#uses=1]

]]></node>
<StgValue><ssdm name="mf6"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="50" op_0_bw="1" op_1_bw="50" op_2_bw="50">
<![CDATA[
entry:40  %r_V_9 = select i1 %tmp_66, i50 %mt6, i50 %mf6  ; <i50> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:42  %lhs_V_2 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_8, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="52" op_0_bw="50">
<![CDATA[
entry:43  %rhs_V2_2_cast = sext i50 %r_V_9 to i52         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_2_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:44  %r_V_10 = sub i52 %lhs_V_2, %rhs_V2_2_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="50" op_0_bw="50" op_1_bw="32" op_2_bw="18">
<![CDATA[
entry:45  %mt7 = call i50 @_ssdm_op_BitConcatenate.i50.i32.i18(i32 %tmp_8, i18 0) ; <i50> [#uses=1]

]]></node>
<StgValue><ssdm name="mt7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="51" op_0_bw="50">
<![CDATA[
entry:46  %mt7_cast = sext i50 %mt7 to i51                ; <i51> [#uses=2]

]]></node>
<StgValue><ssdm name="mt7_cast"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
entry:47  %mf7 = sub i51 0, %mt7_cast                     ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="mf7"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="51" op_0_bw="1" op_1_bw="51" op_2_bw="51">
<![CDATA[
entry:48  %r_V_11 = select i1 %tmp_66, i51 %mt7_cast, i51 %mf7 ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:49  %lhs_V_12 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_7, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="52" op_0_bw="51">
<![CDATA[
entry:50  %rhs_V_203_2_cast = sext i51 %r_V_11 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_2_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:51  %r_V_12 = add i52 %lhs_V_12, %rhs_V_203_2_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:52  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_12, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_12, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_10, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="49" op_0_bw="49" op_1_bw="32" op_2_bw="17">
<![CDATA[
entry:54  %mt8 = call i49 @_ssdm_op_BitConcatenate.i49.i32.i17(i32 %tmp_s, i17 0) ; <i49> [#uses=2]

]]></node>
<StgValue><ssdm name="mt8"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:55  %mf8 = sub i49 0, %mt8                          ; <i49> [#uses=1]

]]></node>
<StgValue><ssdm name="mf8"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
entry:56  %r_V_13 = select i1 %tmp_69, i49 %mt8, i49 %mf8 ; <i49> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:58  %lhs_V_3 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_5, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="52" op_0_bw="49">
<![CDATA[
entry:59  %rhs_V2_3_cast = sext i49 %r_V_13 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_3_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:60  %r_V_14 = sub i52 %lhs_V_3, %rhs_V2_3_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="49" op_0_bw="49" op_1_bw="32" op_2_bw="17">
<![CDATA[
entry:61  %mt9 = call i49 @_ssdm_op_BitConcatenate.i49.i32.i17(i32 %tmp_5, i17 0) ; <i49> [#uses=1]

]]></node>
<StgValue><ssdm name="mt9"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="50" op_0_bw="49">
<![CDATA[
entry:62  %mt9_cast = sext i49 %mt9 to i50                ; <i50> [#uses=2]

]]></node>
<StgValue><ssdm name="mt9_cast"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry:63  %mf9 = sub i50 0, %mt9_cast                     ; <i50> [#uses=1]

]]></node>
<StgValue><ssdm name="mf9"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="50" op_0_bw="1" op_1_bw="50" op_2_bw="50">
<![CDATA[
entry:64  %r_V_15 = select i1 %tmp_69, i50 %mt9_cast, i50 %mf9 ; <i50> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:65  %lhs_V_13 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_s, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="52" op_0_bw="50">
<![CDATA[
entry:66  %rhs_V_203_3_cast = sext i50 %r_V_15 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_3_cast"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:67  %r_V_16 = add i52 %lhs_V_13, %rhs_V_203_3_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:68  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_16, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_16, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_14, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:70  %mt2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_6, i16 0) ; <i48> [#uses=2]

]]></node>
<StgValue><ssdm name="mt2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:71  %mf1 = sub i48 0, %mt2                          ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="mf1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:72  %r_V_17 = select i1 %tmp_70, i48 %mt2, i48 %mf1 ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:74  %lhs_V_4 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_9, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="52" op_0_bw="48">
<![CDATA[
entry:75  %rhs_V2_4_cast = sext i48 %r_V_17 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_4_cast"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:76  %r_V_18 = sub i52 %lhs_V_4, %rhs_V2_4_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
entry:77  %mt3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_9, i16 0) ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="mt3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="49" op_0_bw="48">
<![CDATA[
entry:78  %mt11_cast = sext i48 %mt3 to i49               ; <i49> [#uses=2]

]]></node>
<StgValue><ssdm name="mt11_cast"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
entry:79  %mf10 = sub i49 0, %mt11_cast                   ; <i49> [#uses=1]

]]></node>
<StgValue><ssdm name="mf10"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
entry:80  %r_V_19 = select i1 %tmp_70, i49 %mt11_cast, i49 %mf10 ; <i49> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:81  %lhs_V_14 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_6, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="52" op_0_bw="49">
<![CDATA[
entry:82  %rhs_V_203_4_cast = sext i49 %r_V_19 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_4_cast"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:83  %r_V_20 = add i52 %lhs_V_14, %rhs_V_203_4_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:84  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_20, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_20, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_18, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:86  %mt10 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %tmp_10, i15 0) ; <i47> [#uses=2]

]]></node>
<StgValue><ssdm name="mt10"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:87  %mf11 = sub i47 0, %mt10                        ; <i47> [#uses=1]

]]></node>
<StgValue><ssdm name="mf11"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="47" op_0_bw="1" op_1_bw="47" op_2_bw="47">
<![CDATA[
entry:88  %r_V_21 = select i1 %tmp_73, i47 %mt10, i47 %mf11 ; <i47> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:90  %lhs_V_5 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_11, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="52" op_0_bw="47">
<![CDATA[
entry:91  %rhs_V2_5_cast = sext i47 %r_V_21 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_5_cast"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:92  %r_V_22 = sub i52 %lhs_V_5, %rhs_V2_5_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:93  %mt11 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %tmp_11, i15 0) ; <i47> [#uses=1]

]]></node>
<StgValue><ssdm name="mt11"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="48" op_0_bw="47">
<![CDATA[
entry:94  %mt13_cast = sext i47 %mt11 to i48              ; <i48> [#uses=2]

]]></node>
<StgValue><ssdm name="mt13_cast"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:95  %mf12 = sub i48 0, %mt13_cast                   ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="mf12"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:96  %r_V_23 = select i1 %tmp_73, i48 %mt13_cast, i48 %mf12 ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:97  %lhs_V_15 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_10, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="48">
<![CDATA[
entry:98  %rhs_V_203_5_cast = sext i48 %r_V_23 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_5_cast"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:99  %r_V_24 = add i52 %lhs_V_15, %rhs_V_203_5_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:100  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_24, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_24, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:105  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_22, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
entry:102  %mt12 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %tmp_12, i14 0) ; <i46> [#uses=2]

]]></node>
<StgValue><ssdm name="mt12"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:103  %mf13 = sub i46 0, %mt12                        ; <i46> [#uses=1]

]]></node>
<StgValue><ssdm name="mf13"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
entry:104  %r_V_25 = select i1 %tmp_74, i46 %mt12, i46 %mf13 ; <i46> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:106  %lhs_V_6 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_13, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="52" op_0_bw="46">
<![CDATA[
entry:107  %rhs_V2_6_cast = sext i46 %r_V_25 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_6_cast"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:108  %r_V_26 = sub i52 %lhs_V_6, %rhs_V2_6_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="46" op_0_bw="46" op_1_bw="32" op_2_bw="14">
<![CDATA[
entry:109  %mt13 = call i46 @_ssdm_op_BitConcatenate.i46.i32.i14(i32 %tmp_13, i14 0) ; <i46> [#uses=1]

]]></node>
<StgValue><ssdm name="mt13"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="47" op_0_bw="46">
<![CDATA[
entry:110  %mt15_cast = sext i46 %mt13 to i47              ; <i47> [#uses=2]

]]></node>
<StgValue><ssdm name="mt15_cast"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:111  %mf14 = sub i47 0, %mt15_cast                   ; <i47> [#uses=1]

]]></node>
<StgValue><ssdm name="mf14"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="47" op_0_bw="1" op_1_bw="47" op_2_bw="47">
<![CDATA[
entry:112  %r_V_27 = select i1 %tmp_74, i47 %mt15_cast, i47 %mf14 ; <i47> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:113  %lhs_V_16 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_12, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="52" op_0_bw="47">
<![CDATA[
entry:114  %rhs_V_203_6_cast = sext i47 %r_V_27 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_6_cast"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:115  %r_V_28 = add i52 %lhs_V_16, %rhs_V_203_6_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:116  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_28, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:117  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_28, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:121  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_26, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
entry:118  %mt14 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %tmp_14, i13 0) ; <i45> [#uses=2]

]]></node>
<StgValue><ssdm name="mt14"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:119  %mf15 = sub i45 0, %mt14                        ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="mf15"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
entry:120  %r_V_29 = select i1 %tmp_77, i45 %mt14, i45 %mf15 ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:122  %lhs_V_7 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_15, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="52" op_0_bw="45">
<![CDATA[
entry:123  %rhs_V2_7_cast = sext i45 %r_V_29 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_7_cast"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:124  %r_V_30 = sub i52 %lhs_V_7, %rhs_V2_7_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
entry:125  %mt15 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %tmp_15, i13 0) ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="mt15"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="46" op_0_bw="45">
<![CDATA[
entry:126  %mt17_cast = sext i45 %mt15 to i46              ; <i46> [#uses=2]

]]></node>
<StgValue><ssdm name="mt17_cast"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_77" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:127  %mf16 = sub i46 0, %mt17_cast                   ; <i46> [#uses=1]

]]></node>
<StgValue><ssdm name="mf16"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
entry:128  %r_V_31 = select i1 %tmp_77, i46 %mt17_cast, i46 %mf16 ; <i46> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:129  %lhs_V_17 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_14, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="52" op_0_bw="46">
<![CDATA[
entry:130  %rhs_V_203_7_cast = sext i46 %r_V_31 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_7_cast"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:131  %r_V_32 = add i52 %lhs_V_17, %rhs_V_203_7_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:132  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_32, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_32, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:137  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_30, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
entry:134  %mt16 = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %tmp_16, i12 0) ; <i44> [#uses=2]

]]></node>
<StgValue><ssdm name="mt16"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:135  %mf17 = sub i44 0, %mt16                        ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="mf17"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
entry:136  %r_V_33 = select i1 %tmp_78, i44 %mt16, i44 %mf17 ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:138  %lhs_V_8 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_17, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="52" op_0_bw="44">
<![CDATA[
entry:139  %rhs_V2_8_cast = sext i44 %r_V_33 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_8_cast"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:140  %r_V_34 = sub i52 %lhs_V_8, %rhs_V2_8_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
entry:141  %mt17 = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %tmp_17, i12 0) ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="mt17"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="45" op_0_bw="44">
<![CDATA[
entry:142  %mt19_cast = sext i44 %mt17 to i45              ; <i45> [#uses=2]

]]></node>
<StgValue><ssdm name="mt19_cast"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:143  %mf18 = sub i45 0, %mt19_cast                   ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="mf18"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
entry:144  %r_V_35 = select i1 %tmp_78, i45 %mt19_cast, i45 %mf18 ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:145  %lhs_V_18 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_16, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="52" op_0_bw="45">
<![CDATA[
entry:146  %rhs_V_203_8_cast = sext i45 %r_V_35 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_8_cast"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:147  %r_V_36 = add i52 %lhs_V_18, %rhs_V_203_8_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:148  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_36, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:149  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_36, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:153  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_34, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="43" op_0_bw="43" op_1_bw="32" op_2_bw="11">
<![CDATA[
entry:150  %mt18 = call i43 @_ssdm_op_BitConcatenate.i43.i32.i11(i32 %tmp_18, i11 0) ; <i43> [#uses=2]

]]></node>
<StgValue><ssdm name="mt18"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:151  %mf19 = sub i43 0, %mt18                        ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="mf19"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
entry:152  %r_V_37 = select i1 %tmp_79, i43 %mt18, i43 %mf19 ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:154  %lhs_V_9 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_19, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="52" op_0_bw="43">
<![CDATA[
entry:155  %rhs_V2_9_cast = sext i43 %r_V_37 to i52        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_9_cast"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:156  %r_V_38 = sub i52 %lhs_V_9, %rhs_V2_9_cast      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="43" op_0_bw="43" op_1_bw="32" op_2_bw="11">
<![CDATA[
entry:157  %mt19 = call i43 @_ssdm_op_BitConcatenate.i43.i32.i11(i32 %tmp_19, i11 0) ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="mt19"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="44" op_0_bw="43">
<![CDATA[
entry:158  %mt21_cast = sext i43 %mt19 to i44              ; <i44> [#uses=2]

]]></node>
<StgValue><ssdm name="mt21_cast"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:159  %mf20 = sub i44 0, %mt21_cast                   ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="mf20"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
entry:160  %r_V_39 = select i1 %tmp_79, i44 %mt21_cast, i44 %mf20 ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:161  %lhs_V_19 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_18, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="52" op_0_bw="44">
<![CDATA[
entry:162  %rhs_V_203_9_cast = sext i44 %r_V_39 to i52     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_9_cast"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:163  %r_V_40 = add i52 %lhs_V_19, %rhs_V_203_9_cast  ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:164  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_40, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_40, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_38, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
entry:166  %mt20 = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_20, i10 0) ; <i42> [#uses=2]

]]></node>
<StgValue><ssdm name="mt20"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:167  %mf21 = sub i42 0, %mt20                        ; <i42> [#uses=1]

]]></node>
<StgValue><ssdm name="mf21"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:168  %r_V_41 = select i1 %tmp_80, i42 %mt20, i42 %mf21 ; <i42> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:170  %lhs_V_20 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_21, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="52" op_0_bw="42">
<![CDATA[
entry:171  %rhs_V2_cast = sext i42 %r_V_41 to i52          ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_cast"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:172  %r_V_42 = sub i52 %lhs_V_20, %rhs_V2_cast       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
entry:173  %mt21 = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_21, i10 0) ; <i42> [#uses=1]

]]></node>
<StgValue><ssdm name="mt21"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="43" op_0_bw="42">
<![CDATA[
entry:174  %mt23_cast = sext i42 %mt21 to i43              ; <i43> [#uses=2]

]]></node>
<StgValue><ssdm name="mt23_cast"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry:175  %mf22 = sub i43 0, %mt23_cast                   ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="mf22"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
entry:176  %r_V_43 = select i1 %tmp_80, i43 %mt23_cast, i43 %mf22 ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:177  %lhs_V_21 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_20, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="52" op_0_bw="43">
<![CDATA[
entry:178  %rhs_V_203_cast = sext i43 %r_V_43 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_cast"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:179  %r_V_44 = add i52 %lhs_V_21, %rhs_V_203_cast    ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:180  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_44, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:181  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_44, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:185  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_42, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="9">
<![CDATA[
entry:182  %mt22 = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %tmp_22, i9 0) ; <i41> [#uses=2]

]]></node>
<StgValue><ssdm name="mt22"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:183  %mf23 = sub i41 0, %mt22                        ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="mf23"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
entry:184  %r_V_45 = select i1 %tmp_81, i41 %mt22, i41 %mf23 ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:186  %lhs_V_22 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_23, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="52" op_0_bw="41">
<![CDATA[
entry:187  %rhs_V2_10_cast = sext i41 %r_V_45 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_10_cast"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:188  %r_V_46 = sub i52 %lhs_V_22, %rhs_V2_10_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="9">
<![CDATA[
entry:189  %mt23 = call i41 @_ssdm_op_BitConcatenate.i41.i32.i9(i32 %tmp_23, i9 0) ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="mt23"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="42" op_0_bw="41">
<![CDATA[
entry:190  %mt25_cast = sext i41 %mt23 to i42              ; <i42> [#uses=2]

]]></node>
<StgValue><ssdm name="mt25_cast"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:191  %mf24 = sub i42 0, %mt25_cast                   ; <i42> [#uses=1]

]]></node>
<StgValue><ssdm name="mf24"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="42" op_0_bw="1" op_1_bw="42" op_2_bw="42">
<![CDATA[
entry:192  %r_V_47 = select i1 %tmp_81, i42 %mt25_cast, i42 %mf24 ; <i42> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:193  %lhs_V_23 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_22, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="52" op_0_bw="42">
<![CDATA[
entry:194  %rhs_V_203_10_cast = sext i42 %r_V_47 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_10_cast"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:195  %r_V_48 = add i52 %lhs_V_23, %rhs_V_203_10_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:196  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_48, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:197  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_48, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_46, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:198  %mt24 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_24, i8 0) ; <i40> [#uses=2]

]]></node>
<StgValue><ssdm name="mt24"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:199  %mf25 = sub i40 0, %mt24                        ; <i40> [#uses=1]

]]></node>
<StgValue><ssdm name="mf25"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
entry:200  %r_V_49 = select i1 %tmp_82, i40 %mt24, i40 %mf25 ; <i40> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:202  %lhs_V_24 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_25, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_24"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="52" op_0_bw="40">
<![CDATA[
entry:203  %rhs_V2_11_cast = sext i40 %r_V_49 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_11_cast"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:204  %r_V_50 = sub i52 %lhs_V_24, %rhs_V2_11_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:205  %mt25 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_25, i8 0) ; <i40> [#uses=1]

]]></node>
<StgValue><ssdm name="mt25"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="41" op_0_bw="40">
<![CDATA[
entry:206  %mt27_cast = sext i40 %mt25 to i41              ; <i41> [#uses=2]

]]></node>
<StgValue><ssdm name="mt27_cast"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
entry:207  %mf26 = sub i41 0, %mt27_cast                   ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="mf26"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="41" op_0_bw="1" op_1_bw="41" op_2_bw="41">
<![CDATA[
entry:208  %r_V_51 = select i1 %tmp_82, i41 %mt27_cast, i41 %mf26 ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:209  %lhs_V_25 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_24, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_25"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="52" op_0_bw="41">
<![CDATA[
entry:210  %rhs_V_203_11_cast = sext i41 %r_V_51 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_11_cast"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:211  %r_V_52 = add i52 %lhs_V_25, %rhs_V_203_11_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:212  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_52, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:213  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_52, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:217  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_50, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:214  %mt26 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_26, i7 0) ; <i39> [#uses=2]

]]></node>
<StgValue><ssdm name="mt26"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:215  %mf27 = sub i39 0, %mt26                        ; <i39> [#uses=1]

]]></node>
<StgValue><ssdm name="mf27"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
entry:216  %r_V_53 = select i1 %tmp_83, i39 %mt26, i39 %mf27 ; <i39> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:218  %lhs_V_26 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_27, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="52" op_0_bw="39">
<![CDATA[
entry:219  %rhs_V2_12_cast = sext i39 %r_V_53 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_12_cast"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:220  %r_V_54 = sub i52 %lhs_V_26, %rhs_V2_12_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:221  %mt27 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %tmp_27, i7 0) ; <i39> [#uses=1]

]]></node>
<StgValue><ssdm name="mt27"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="40" op_0_bw="39">
<![CDATA[
entry:222  %mt29_cast = sext i39 %mt27 to i40              ; <i40> [#uses=2]

]]></node>
<StgValue><ssdm name="mt29_cast"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:223  %mf28 = sub i40 0, %mt29_cast                   ; <i40> [#uses=1]

]]></node>
<StgValue><ssdm name="mf28"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
entry:224  %r_V_55 = select i1 %tmp_83, i40 %mt29_cast, i40 %mf28 ; <i40> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:225  %lhs_V_27 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_26, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_27"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="52" op_0_bw="40">
<![CDATA[
entry:226  %rhs_V_203_12_cast = sext i40 %r_V_55 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_12_cast"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:227  %r_V_56 = add i52 %lhs_V_27, %rhs_V_203_12_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:228  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_56, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:229  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_56, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_54, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:230  %mt28 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %tmp_28, i6 0) ; <i38> [#uses=2]

]]></node>
<StgValue><ssdm name="mt28"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry:231  %mf29 = sub i38 0, %mt28                        ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="mf29"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
entry:232  %r_V_57 = select i1 %tmp_84, i38 %mt28, i38 %mf29 ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:234  %lhs_V_28 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_29, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_28"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="52" op_0_bw="38">
<![CDATA[
entry:235  %rhs_V2_13_cast = sext i38 %r_V_57 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_13_cast"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:236  %r_V_58 = sub i52 %lhs_V_28, %rhs_V2_13_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
entry:237  %mt29 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %tmp_29, i6 0) ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="mt29"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="39" op_0_bw="38">
<![CDATA[
entry:238  %mt31_cast = sext i38 %mt29 to i39              ; <i39> [#uses=2]

]]></node>
<StgValue><ssdm name="mt31_cast"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
entry:239  %mf30 = sub i39 0, %mt31_cast                   ; <i39> [#uses=1]

]]></node>
<StgValue><ssdm name="mf30"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
entry:240  %r_V_59 = select i1 %tmp_84, i39 %mt31_cast, i39 %mf30 ; <i39> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:241  %lhs_V_29 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_28, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_29"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="52" op_0_bw="39">
<![CDATA[
entry:242  %rhs_V_203_13_cast = sext i39 %r_V_59 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_13_cast"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:243  %r_V_60 = add i52 %lhs_V_29, %rhs_V_203_13_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:244  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_60, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:245  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_60, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:249  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_58, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:246  %mt30 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %tmp_30, i5 0) ; <i37> [#uses=2]

]]></node>
<StgValue><ssdm name="mt30"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:247  %mf31 = sub i37 0, %mt30                        ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="mf31"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
entry:248  %r_V_61 = select i1 %tmp_85, i37 %mt30, i37 %mf31 ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:250  %lhs_V_30 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_31, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_30"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="52" op_0_bw="37">
<![CDATA[
entry:251  %rhs_V2_14_cast = sext i37 %r_V_61 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_14_cast"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:252  %r_V_62 = sub i52 %lhs_V_30, %rhs_V2_14_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
entry:253  %mt31 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %tmp_31, i5 0) ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="mt31"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="38" op_0_bw="37">
<![CDATA[
entry:254  %mt33_cast = sext i37 %mt31 to i38              ; <i38> [#uses=2]

]]></node>
<StgValue><ssdm name="mt33_cast"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
entry:255  %mf32 = sub i38 0, %mt33_cast                   ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="mf32"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
entry:256  %r_V_63 = select i1 %tmp_85, i38 %mt33_cast, i38 %mf32 ; <i38> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:257  %lhs_V_31 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_30, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_31"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="52" op_0_bw="38">
<![CDATA[
entry:258  %rhs_V_203_14_cast = sext i38 %r_V_63 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_14_cast"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:259  %r_V_64 = add i52 %lhs_V_31, %rhs_V_203_14_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:260  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_64, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:261  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_64, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:265  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_62, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:262  %mt32 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_32, i4 0) ; <i36> [#uses=2]

]]></node>
<StgValue><ssdm name="mt32"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:263  %mf33 = sub i36 0, %mt32                        ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="mf33"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
entry:264  %r_V_65 = select i1 %tmp_86, i36 %mt32, i36 %mf33 ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:266  %lhs_V_32 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_33, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_32"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="52" op_0_bw="36">
<![CDATA[
entry:267  %rhs_V2_15_cast = sext i36 %r_V_65 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_15_cast"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:268  %r_V_66 = sub i52 %lhs_V_32, %rhs_V2_15_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
entry:269  %mt33 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_33, i4 0) ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="mt33"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="37" op_0_bw="36">
<![CDATA[
entry:270  %mt35_cast = sext i36 %mt33 to i37              ; <i37> [#uses=2]

]]></node>
<StgValue><ssdm name="mt35_cast"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry:271  %mf34 = sub i37 0, %mt35_cast                   ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="mf34"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
entry:272  %r_V_67 = select i1 %tmp_86, i37 %mt35_cast, i37 %mf34 ; <i37> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:273  %lhs_V_33 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_32, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_33"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="52" op_0_bw="37">
<![CDATA[
entry:274  %rhs_V_203_15_cast = sext i37 %r_V_67 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_15_cast"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:275  %r_V_68 = add i52 %lhs_V_33, %rhs_V_203_15_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:276  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_68, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_68, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:281  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_66, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
entry:278  %mt34 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_34, i3 0) ; <i35> [#uses=2]

]]></node>
<StgValue><ssdm name="mt34"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry:279  %mf35 = sub i35 0, %mt34                        ; <i35> [#uses=1]

]]></node>
<StgValue><ssdm name="mf35"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
entry:280  %r_V_69 = select i1 %tmp_87, i35 %mt34, i35 %mf35 ; <i35> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:282  %lhs_V_34 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_35, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_34"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="52" op_0_bw="35">
<![CDATA[
entry:283  %rhs_V2_16_cast = sext i35 %r_V_69 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_16_cast"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:284  %r_V_70 = sub i52 %lhs_V_34, %rhs_V2_16_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
entry:285  %mt35 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %tmp_35, i3 0) ; <i35> [#uses=1]

]]></node>
<StgValue><ssdm name="mt35"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="36" op_0_bw="35">
<![CDATA[
entry:286  %mt37_cast = sext i35 %mt35 to i36              ; <i36> [#uses=2]

]]></node>
<StgValue><ssdm name="mt37_cast"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:287  %mf36 = sub i36 0, %mt37_cast                   ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="mf36"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
entry:288  %r_V_71 = select i1 %tmp_87, i36 %mt37_cast, i36 %mf36 ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:289  %lhs_V_35 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_34, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_35"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="52" op_0_bw="36">
<![CDATA[
entry:290  %rhs_V_203_16_cast = sext i36 %r_V_71 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_16_cast"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:291  %r_V_72 = add i52 %lhs_V_35, %rhs_V_203_16_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:292  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_72, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:293  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_72, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:297  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_70, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:294  %mt36 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_36, i2 0) ; <i34> [#uses=2]

]]></node>
<StgValue><ssdm name="mt36"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:295  %mf37 = sub i34 0, %mt36                        ; <i34> [#uses=1]

]]></node>
<StgValue><ssdm name="mf37"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
entry:296  %r_V_73 = select i1 %tmp_88, i34 %mt36, i34 %mf37 ; <i34> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:298  %lhs_V_36 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_37, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_36"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="52" op_0_bw="34">
<![CDATA[
entry:299  %rhs_V2_17_cast = sext i34 %r_V_73 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_17_cast"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:300  %r_V_74 = sub i52 %lhs_V_36, %rhs_V2_17_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
entry:301  %mt37 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_37, i2 0) ; <i34> [#uses=1]

]]></node>
<StgValue><ssdm name="mt37"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="35" op_0_bw="34">
<![CDATA[
entry:302  %mt39_cast = sext i34 %mt37 to i35              ; <i35> [#uses=2]

]]></node>
<StgValue><ssdm name="mt39_cast"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry:303  %mf38 = sub i35 0, %mt39_cast                   ; <i35> [#uses=1]

]]></node>
<StgValue><ssdm name="mf38"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
entry:304  %r_V_75 = select i1 %tmp_88, i35 %mt39_cast, i35 %mf38 ; <i35> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:305  %lhs_V_37 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_36, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_37"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="52" op_0_bw="35">
<![CDATA[
entry:306  %rhs_V_203_17_cast = sext i35 %r_V_75 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_17_cast"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:307  %r_V_76 = add i52 %lhs_V_37, %rhs_V_203_17_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:308  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_76, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:309  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_76, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:313  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_74, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:310  %mt38 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %tmp_38, i1 false) ; <i33> [#uses=2]

]]></node>
<StgValue><ssdm name="mt38"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:311  %mf39 = sub i33 0, %mt38                        ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf39"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:312  %r_V_77 = select i1 %tmp_89, i33 %mt38, i33 %mf39 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:314  %lhs_V_38 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_39, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_38"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="52" op_0_bw="33">
<![CDATA[
entry:315  %rhs_V2_18_cast = sext i33 %r_V_77 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_18_cast"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:316  %r_V_78 = sub i52 %lhs_V_38, %rhs_V2_18_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:317  %x_iteration_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_78, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry:318  %mt39 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %tmp_39, i1 false) ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mt39"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="34" op_0_bw="33">
<![CDATA[
entry:319  %mt41_cast = sext i33 %mt39 to i34              ; <i34> [#uses=2]

]]></node>
<StgValue><ssdm name="mt41_cast"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry:320  %mf40 = sub i34 0, %mt41_cast                   ; <i34> [#uses=1]

]]></node>
<StgValue><ssdm name="mf40"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
entry:321  %r_V_79 = select i1 %tmp_89, i34 %mt41_cast, i34 %mf40 ; <i34> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:322  %lhs_V_39 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_38, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_39"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="52" op_0_bw="34">
<![CDATA[
entry:323  %rhs_V_203_18_cast = sext i34 %r_V_79 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_18_cast"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:324  %r_V_80 = add i52 %lhs_V_39, %rhs_V_203_18_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:325  %yo_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_80, i32 20, i32 51) ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="yo_V"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:326  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_80, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="364" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:327  %mf41 = sub i32 0, %yo_V                        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf41"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:328  %r_V_81 = select i1 %tmp_90, i32 %yo_V, i32 %mf41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:329  %lhs_V_40 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_40"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="52" op_0_bw="32">
<![CDATA[
entry:330  %rhs_V2_19_cast = sext i32 %r_V_81 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_19_cast"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:331  %r_V_82 = sub i52 %lhs_V_40, %rhs_V2_19_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:332  %x_iteration_V_1 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_82, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_1"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="33" op_0_bw="32">
<![CDATA[
entry:333  %OP1_V_41_cast = sext i32 %x_iteration_V to i33 ; <i33> [#uses=2]

]]></node>
<StgValue><ssdm name="OP1_V_41_cast"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:334  %mf42 = sub i33 0, %OP1_V_41_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf42"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:335  %r_V_83 = select i1 %tmp_90, i33 %OP1_V_41_cast, i33 %mf42 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:336  %lhs_V_41 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_41"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="52" op_0_bw="33">
<![CDATA[
entry:337  %rhs_V_203_19_cast = sext i33 %r_V_83 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_19_cast"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:338  %r_V_84 = add i52 %lhs_V_41, %rhs_V_203_19_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:339  %yo_V_1 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_84, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_1"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:340  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_84, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="378" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:341  %mf43 = sub i32 0, %yo_V_1                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf43"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:342  %r_V_85 = select i1 %tmp_91, i32 0, i32 %mf43   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:343  %lhs_V_42 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_1, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_42"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="52" op_0_bw="32">
<![CDATA[
entry:344  %rhs_V2_20_cast = sext i32 %r_V_85 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_20_cast"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:345  %r_V_86 = sub i52 %lhs_V_42, %rhs_V2_20_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:346  %x_iteration_V_2 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_86, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_2"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="33" op_0_bw="32">
<![CDATA[
entry:347  %OP1_V_43_cast = sext i32 %x_iteration_V_1 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_43_cast"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:348  %mf44 = sub i33 0, %OP1_V_43_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf44"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:349  %r_V_87 = select i1 %tmp_91, i33 0, i33 %mf44   ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:350  %lhs_V_43 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_1, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_43"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="52" op_0_bw="33">
<![CDATA[
entry:351  %rhs_V_203_20_cast = sext i33 %r_V_87 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_20_cast"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:352  %r_V_88 = add i52 %lhs_V_43, %rhs_V_203_20_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:353  %yo_V_2 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_88, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_2"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:354  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_88, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="392" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:355  %mf45 = sub i32 0, %yo_V_2                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf45"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:356  %r_V_89 = select i1 %tmp_92, i32 0, i32 %mf45   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:357  %lhs_V_44 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_2, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_44"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="52" op_0_bw="32">
<![CDATA[
entry:358  %rhs_V2_21_cast = sext i32 %r_V_89 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_21_cast"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:359  %r_V_90 = sub i52 %lhs_V_44, %rhs_V2_21_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:360  %x_iteration_V_3 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_90, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_3"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="33" op_0_bw="32">
<![CDATA[
entry:361  %OP1_V_45_cast = sext i32 %x_iteration_V_2 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_45_cast"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:362  %mf46 = sub i33 0, %OP1_V_45_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf46"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:363  %r_V_91 = select i1 %tmp_92, i33 0, i33 %mf46   ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:364  %lhs_V_45 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_2, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_45"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="52" op_0_bw="33">
<![CDATA[
entry:365  %rhs_V_203_21_cast = sext i33 %r_V_91 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_21_cast"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:366  %r_V_92 = add i52 %lhs_V_45, %rhs_V_203_21_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:367  %yo_V_3 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_92, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_3"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:368  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_92, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="406" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:369  %mf47 = sub i32 0, %yo_V_3                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf47"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:370  %r_V_93 = select i1 %tmp_93, i32 0, i32 %mf47   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:371  %lhs_V_46 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_3, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_46"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="52" op_0_bw="32">
<![CDATA[
entry:372  %rhs_V2_22_cast = sext i32 %r_V_93 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_22_cast"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:373  %r_V_94 = sub i52 %lhs_V_46, %rhs_V2_22_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:374  %x_iteration_V_4 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_94, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_4"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="33" op_0_bw="32">
<![CDATA[
entry:375  %OP1_V_47_cast = sext i32 %x_iteration_V_3 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_47_cast"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:376  %mf48 = sub i33 0, %OP1_V_47_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf48"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:377  %r_V_95 = select i1 %tmp_93, i33 0, i33 %mf48   ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:378  %lhs_V_47 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_3, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_47"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="52" op_0_bw="33">
<![CDATA[
entry:379  %rhs_V_203_22_cast = sext i33 %r_V_95 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_22_cast"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:380  %r_V_96 = add i52 %lhs_V_47, %rhs_V_203_22_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:381  %yo_V_4 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_96, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_4"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:382  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_96, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="420" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:383  %mf49 = sub i32 0, %yo_V_4                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf49"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:384  %r_V_97 = select i1 %tmp_94, i32 0, i32 %mf49   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:385  %lhs_V_48 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_4, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_48"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="52" op_0_bw="32">
<![CDATA[
entry:386  %rhs_V2_23_cast = sext i32 %r_V_97 to i52       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_23_cast"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:387  %r_V_98 = sub i52 %lhs_V_48, %rhs_V2_23_cast    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:388  %x_iteration_V_5 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_98, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_5"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="33" op_0_bw="32">
<![CDATA[
entry:389  %OP1_V_49_cast = sext i32 %x_iteration_V_4 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_49_cast"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:390  %mf50 = sub i33 0, %OP1_V_49_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf50"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:391  %r_V_99 = select i1 %tmp_94, i33 0, i33 %mf50   ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:392  %lhs_V_49 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_4, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_49"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="52" op_0_bw="33">
<![CDATA[
entry:393  %rhs_V_203_23_cast = sext i33 %r_V_99 to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_23_cast"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:394  %r_V_100 = add i52 %lhs_V_49, %rhs_V_203_23_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:395  %yo_V_5 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_100, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_5"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:396  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_100, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="434" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:397  %mf51 = sub i32 0, %yo_V_5                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf51"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:398  %r_V_101 = select i1 %tmp_95, i32 0, i32 %mf51  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:399  %lhs_V_50 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_5, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_50"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="52" op_0_bw="32">
<![CDATA[
entry:400  %rhs_V2_24_cast = sext i32 %r_V_101 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_24_cast"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:401  %r_V_102 = sub i52 %lhs_V_50, %rhs_V2_24_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="439" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:402  %x_iteration_V_6 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_102, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_6"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="33" op_0_bw="32">
<![CDATA[
entry:403  %OP1_V_51_cast = sext i32 %x_iteration_V_5 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_51_cast"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:404  %mf52 = sub i33 0, %OP1_V_51_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf52"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:405  %r_V_103 = select i1 %tmp_95, i33 0, i33 %mf52  ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:406  %lhs_V_51 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_5, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_51"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="52" op_0_bw="33">
<![CDATA[
entry:407  %rhs_V_203_24_cast = sext i33 %r_V_103 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_24_cast"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:408  %r_V_104 = add i52 %lhs_V_51, %rhs_V_203_24_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:409  %yo_V_6 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_104, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_6"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:410  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_104, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="448" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:411  %mf53 = sub i32 0, %yo_V_6                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf53"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:412  %r_V_105 = select i1 %tmp_96, i32 0, i32 %mf53  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:413  %lhs_V_52 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_6, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_52"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="52" op_0_bw="32">
<![CDATA[
entry:414  %rhs_V2_25_cast = sext i32 %r_V_105 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_25_cast"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:415  %r_V_106 = sub i52 %lhs_V_52, %rhs_V2_25_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:416  %x_iteration_V_7 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_106, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_7"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="33" op_0_bw="32">
<![CDATA[
entry:417  %OP1_V_53_cast = sext i32 %x_iteration_V_6 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_53_cast"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:418  %mf54 = sub i33 0, %OP1_V_53_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf54"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:419  %r_V_107 = select i1 %tmp_96, i33 0, i33 %mf54  ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:420  %lhs_V_53 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_6, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_53"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="52" op_0_bw="33">
<![CDATA[
entry:421  %rhs_V_203_25_cast = sext i33 %r_V_107 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_25_cast"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:422  %r_V_108 = add i52 %lhs_V_53, %rhs_V_203_25_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:423  %yo_V_7 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_108, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_7"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:424  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_108, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="462" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:425  %mf55 = sub i32 0, %yo_V_7                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf55"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:426  %r_V_109 = select i1 %tmp_97, i32 0, i32 %mf55  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:427  %lhs_V_54 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_7, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_54"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="52" op_0_bw="32">
<![CDATA[
entry:428  %rhs_V2_26_cast = sext i32 %r_V_109 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_26_cast"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:429  %r_V_110 = sub i52 %lhs_V_54, %rhs_V2_26_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:430  %x_iteration_V_8 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_110, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_8"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="33" op_0_bw="32">
<![CDATA[
entry:431  %OP1_V_55_cast = sext i32 %x_iteration_V_7 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_55_cast"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:432  %mf56 = sub i33 0, %OP1_V_55_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf56"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:433  %r_V_111 = select i1 %tmp_97, i33 0, i33 %mf56  ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:434  %lhs_V_55 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_7, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_55"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="52" op_0_bw="33">
<![CDATA[
entry:435  %rhs_V_203_26_cast = sext i33 %r_V_111 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_26_cast"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:436  %r_V_112 = add i52 %lhs_V_55, %rhs_V_203_26_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:437  %yo_V_8 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_112, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_8"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:438  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_112, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="476" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:439  %mf57 = sub i32 0, %yo_V_8                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf57"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:440  %r_V_113 = select i1 %tmp_98, i32 0, i32 %mf57  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:441  %lhs_V_56 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_8, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_56"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="52" op_0_bw="32">
<![CDATA[
entry:442  %rhs_V2_27_cast = sext i32 %r_V_113 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_27_cast"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:443  %r_V_114 = sub i52 %lhs_V_56, %rhs_V2_27_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:444  %x_iteration_V_9 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_114, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_9"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="33" op_0_bw="32">
<![CDATA[
entry:445  %OP1_V_57_cast = sext i32 %x_iteration_V_8 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_57_cast"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:446  %mf58 = sub i33 0, %OP1_V_57_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf58"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:447  %r_V_115 = select i1 %tmp_98, i33 0, i33 %mf58  ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:448  %lhs_V_57 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_8, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_57"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="52" op_0_bw="33">
<![CDATA[
entry:449  %rhs_V_203_27_cast = sext i33 %r_V_115 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_27_cast"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:450  %r_V_116 = add i52 %lhs_V_57, %rhs_V_203_27_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:451  %yo_V_9 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_116, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_9"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:452  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_116, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="490" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:453  %mf59 = sub i32 0, %yo_V_9                      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf59"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:454  %r_V_117 = select i1 %tmp_99, i32 0, i32 %mf59  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:455  %lhs_V_58 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_9, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_58"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="52" op_0_bw="32">
<![CDATA[
entry:456  %rhs_V2_28_cast = sext i32 %r_V_117 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_28_cast"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:457  %r_V_118 = sub i52 %lhs_V_58, %rhs_V2_28_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:458  %x_iteration_V_10 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_118, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_iteration_V_10"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="33" op_0_bw="32">
<![CDATA[
entry:459  %OP1_V_59_cast = sext i32 %x_iteration_V_9 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_59_cast"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:460  %mf60 = sub i33 0, %OP1_V_59_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf60"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:461  %r_V_119 = select i1 %tmp_99, i33 0, i33 %mf60  ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:462  %lhs_V_59 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_9, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_59"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="52" op_0_bw="33">
<![CDATA[
entry:463  %rhs_V_203_28_cast = sext i33 %r_V_119 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_28_cast"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:464  %r_V_120 = add i52 %lhs_V_59, %rhs_V_203_28_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:465  %yo_V_10 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_120, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="yo_V_10"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:466  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_120, i32 51) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="504" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:467  %mf61 = sub i32 0, %yo_V_10                     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf61"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:468  %r_V_121 = select i1 %tmp_100, i32 0, i32 %mf61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:469  %lhs_V_60 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %x_iteration_V_10, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_60"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="52" op_0_bw="32">
<![CDATA[
entry:470  %rhs_V2_29_cast = sext i32 %r_V_121 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_29_cast"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:471  %r_V_122 = sub i52 %lhs_V_60, %rhs_V2_29_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="33" op_0_bw="32">
<![CDATA[
entry:472  %OP1_V_61_cast = sext i32 %x_iteration_V_10 to i33 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_61_cast"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:473  %mf62 = sub i33 0, %OP1_V_61_cast               ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="mf62"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:474  %r_V_123 = select i1 %tmp_100, i33 0, i33 %mf62 ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:475  %lhs_V_61 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %yo_V_10, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_61"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="52" op_0_bw="33">
<![CDATA[
entry:476  %rhs_V_203_29_cast = sext i33 %r_V_123 to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_203_29_cast"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:477  %r_V_124 = add i52 %lhs_V_61, %rhs_V_203_29_cast ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:478  %yo_V_11 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_124, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="yo_V_11"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
entry:479  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_124, i32 51) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:482  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_122, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="518" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:480  %mf63 = sub i32 0, %yo_V_11                     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="mf63"/></StgValue>
</operation>

<operation id="519" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:481  %r_V_125 = select i1 %tmp_102, i32 0, i32 %mf63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="520" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
entry:483  %lhs_V_62 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_40, i20 0) ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_62"/></StgValue>
</operation>

<operation id="521" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="52" op_0_bw="32">
<![CDATA[
entry:484  %rhs_V2_30_cast = sext i32 %r_V_125 to i52      ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V2_30_cast"/></StgValue>
</operation>

<operation id="522" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:485  %r_V_126 = sub i52 %lhs_V_62, %rhs_V2_30_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="523" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:486  %x_iteration_V_11 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_126, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="524" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="52" op_0_bw="32">
<![CDATA[
entry:487  %OP1_V_63_cast = sext i32 %x_iteration_V_11 to i52 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_63_cast"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:488  %r_V_127 = mul i52 %OP1_V_63_cast, 636750       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="526" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:488  %r_V_127 = mul i52 %OP1_V_63_cast, 636750       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="527" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:488  %r_V_127 = mul i52 %OP1_V_63_cast, 636750       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="528" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:489  %ssdm_int_32_true_V_write_assign = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_127, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign"/></StgValue>
</operation>

<operation id="529" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32">
<![CDATA[
entry:490  ret i32 %ssdm_int_32_true_V_write_assign

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
