;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT6_PC6
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; XBee
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
XBee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
XBee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
XBee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
XBee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
XBee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
XBee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
XBee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
XBee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
XBee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
XBee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
XBee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
XBee_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
XBee_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
XBee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
XBee_BUART_sRX_RxSts__3__MASK EQU 0x08
XBee_BUART_sRX_RxSts__3__POS EQU 3
XBee_BUART_sRX_RxSts__4__MASK EQU 0x10
XBee_BUART_sRX_RxSts__4__POS EQU 4
XBee_BUART_sRX_RxSts__5__MASK EQU 0x20
XBee_BUART_sRX_RxSts__5__POS EQU 5
XBee_BUART_sRX_RxSts__MASK EQU 0x38
XBee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
XBee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
XBee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
XBee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
XBee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
XBee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
XBee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
XBee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
XBee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
XBee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
XBee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
XBee_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
XBee_BUART_sTX_TxSts__0__MASK EQU 0x01
XBee_BUART_sTX_TxSts__0__POS EQU 0
XBee_BUART_sTX_TxSts__1__MASK EQU 0x02
XBee_BUART_sTX_TxSts__1__POS EQU 1
XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
XBee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
XBee_BUART_sTX_TxSts__2__MASK EQU 0x04
XBee_BUART_sTX_TxSts__2__POS EQU 2
XBee_BUART_sTX_TxSts__3__MASK EQU 0x08
XBee_BUART_sTX_TxSts__3__POS EQU 3
XBee_BUART_sTX_TxSts__MASK EQU 0x0F
XBee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
XBee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
XBee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
XBee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
XBee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
XBee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBee_IntClock__INDEX EQU 0x01
XBee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBee_IntClock__PM_ACT_MSK EQU 0x02
XBee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBee_IntClock__PM_STBY_MSK EQU 0x02

; CSync
CSync__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
CSync__0__MASK EQU 0x40
CSync__0__PC EQU CYREG_PRT0_PC6
CSync__0__PORT EQU 0
CSync__0__SHIFT EQU 6
CSync__AG EQU CYREG_PRT0_AG
CSync__AMUX EQU CYREG_PRT0_AMUX
CSync__BIE EQU CYREG_PRT0_BIE
CSync__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CSync__BYP EQU CYREG_PRT0_BYP
CSync__CTL EQU CYREG_PRT0_CTL
CSync__DM0 EQU CYREG_PRT0_DM0
CSync__DM1 EQU CYREG_PRT0_DM1
CSync__DM2 EQU CYREG_PRT0_DM2
CSync__DR EQU CYREG_PRT0_DR
CSync__INP_DIS EQU CYREG_PRT0_INP_DIS
CSync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CSync__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CSync__LCD_EN EQU CYREG_PRT0_LCD_EN
CSync__MASK EQU 0x40
CSync__PORT EQU 0
CSync__PRT EQU CYREG_PRT0_PRT
CSync__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CSync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CSync__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CSync__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CSync__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CSync__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CSync__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CSync__PS EQU CYREG_PRT0_PS
CSync__SHIFT EQU 6
CSync__SLW EQU CYREG_PRT0_SLW

; VSync
VSync__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
VSync__0__MASK EQU 0x10
VSync__0__PC EQU CYREG_PRT0_PC4
VSync__0__PORT EQU 0
VSync__0__SHIFT EQU 4
VSync__AG EQU CYREG_PRT0_AG
VSync__AMUX EQU CYREG_PRT0_AMUX
VSync__BIE EQU CYREG_PRT0_BIE
VSync__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VSync__BYP EQU CYREG_PRT0_BYP
VSync__CTL EQU CYREG_PRT0_CTL
VSync__DM0 EQU CYREG_PRT0_DM0
VSync__DM1 EQU CYREG_PRT0_DM1
VSync__DM2 EQU CYREG_PRT0_DM2
VSync__DR EQU CYREG_PRT0_DR
VSync__INP_DIS EQU CYREG_PRT0_INP_DIS
VSync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VSync__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VSync__LCD_EN EQU CYREG_PRT0_LCD_EN
VSync__MASK EQU 0x10
VSync__PORT EQU 0
VSync__PRT EQU CYREG_PRT0_PRT
VSync__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VSync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VSync__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VSync__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VSync__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VSync__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VSync__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VSync__PS EQU CYREG_PRT0_PS
VSync__SHIFT EQU 4
VSync__SLW EQU CYREG_PRT0_SLW

; Video
Video__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Video__0__MASK EQU 0x04
Video__0__PC EQU CYREG_PRT4_PC2
Video__0__PORT EQU 4
Video__0__SHIFT EQU 2
Video__AG EQU CYREG_PRT4_AG
Video__AMUX EQU CYREG_PRT4_AMUX
Video__BIE EQU CYREG_PRT4_BIE
Video__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Video__BYP EQU CYREG_PRT4_BYP
Video__CTL EQU CYREG_PRT4_CTL
Video__DM0 EQU CYREG_PRT4_DM0
Video__DM1 EQU CYREG_PRT4_DM1
Video__DM2 EQU CYREG_PRT4_DM2
Video__DR EQU CYREG_PRT4_DR
Video__INP_DIS EQU CYREG_PRT4_INP_DIS
Video__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Video__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Video__LCD_EN EQU CYREG_PRT4_LCD_EN
Video__MASK EQU 0x04
Video__PORT EQU 4
Video__PRT EQU CYREG_PRT4_PRT
Video__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Video__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Video__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Video__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Video__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Video__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Video__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Video__PS EQU CYREG_PRT4_PS
Video__SHIFT EQU 2
Video__SLW EQU CYREG_PRT4_SLW

; Reference
Reference_viDAC8__CR0 EQU CYREG_DAC2_CR0
Reference_viDAC8__CR1 EQU CYREG_DAC2_CR1
Reference_viDAC8__D EQU CYREG_DAC2_D
Reference_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Reference_viDAC8__PM_ACT_MSK EQU 0x04
Reference_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Reference_viDAC8__PM_STBY_MSK EQU 0x04
Reference_viDAC8__STROBE EQU CYREG_DAC2_STROBE
Reference_viDAC8__SW0 EQU CYREG_DAC2_SW0
Reference_viDAC8__SW2 EQU CYREG_DAC2_SW2
Reference_viDAC8__SW3 EQU CYREG_DAC2_SW3
Reference_viDAC8__SW4 EQU CYREG_DAC2_SW4
Reference_viDAC8__TR EQU CYREG_DAC2_TR
Reference_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
Reference_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
Reference_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
Reference_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
Reference_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
Reference_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
Reference_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
Reference_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
Reference_viDAC8__TST EQU CYREG_DAC2_TST

; Analog_CMP
Analog_CMP_ctComp__CLK EQU CYREG_CMP0_CLK
Analog_CMP_ctComp__CMP_MASK EQU 0x01
Analog_CMP_ctComp__CMP_NUMBER EQU 0
Analog_CMP_ctComp__CR EQU CYREG_CMP0_CR
Analog_CMP_ctComp__LUT__CR EQU CYREG_LUT0_CR
Analog_CMP_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Analog_CMP_ctComp__LUT__MSK_MASK EQU 0x01
Analog_CMP_ctComp__LUT__MSK_SHIFT EQU 0
Analog_CMP_ctComp__LUT__MX EQU CYREG_LUT0_MX
Analog_CMP_ctComp__LUT__SR EQU CYREG_LUT_SR
Analog_CMP_ctComp__LUT__SR_MASK EQU 0x01
Analog_CMP_ctComp__LUT__SR_SHIFT EQU 0
Analog_CMP_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Analog_CMP_ctComp__PM_ACT_MSK EQU 0x01
Analog_CMP_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Analog_CMP_ctComp__PM_STBY_MSK EQU 0x01
Analog_CMP_ctComp__SW0 EQU CYREG_CMP0_SW0
Analog_CMP_ctComp__SW2 EQU CYREG_CMP0_SW2
Analog_CMP_ctComp__SW3 EQU CYREG_CMP0_SW3
Analog_CMP_ctComp__SW4 EQU CYREG_CMP0_SW4
Analog_CMP_ctComp__SW6 EQU CYREG_CMP0_SW6
Analog_CMP_ctComp__TR0 EQU CYREG_CMP0_TR0
Analog_CMP_ctComp__TR1 EQU CYREG_CMP0_TR1
Analog_CMP_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Analog_CMP_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Analog_CMP_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Analog_CMP_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Analog_CMP_ctComp__WRK EQU CYREG_CMP_WRK
Analog_CMP_ctComp__WRK_MASK EQU 0x01
Analog_CMP_ctComp__WRK_SHIFT EQU 0

; Dark_Timer
Dark_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Dark_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Dark_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Dark_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Dark_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Dark_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Dark_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Dark_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Dark_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Dark_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Dark_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Dark_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Dark_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Dark_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Dark_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Dark_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Dark_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Dark_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Dark_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Dark_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Dark_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Dark_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Dark_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Dark_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Dark_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Dark_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Dark_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Dark_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Dark_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Dark_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Dark_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Dark_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Dark_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Dark_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Dark_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Dark_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Dark_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Dark_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Dark_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Dark_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Dark_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Dark_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Dark_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Dark_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Dark_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Dark_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Dark_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Dark_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Dark_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Dark_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Dark_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Dark_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
Dark_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
Dark_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Dark_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
Dark_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
Dark_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Dark_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Dark_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
Dark_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; Dark_Interrupt
Dark_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Dark_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Dark_Interrupt__INTC_MASK EQU 0x01
Dark_Interrupt__INTC_NUMBER EQU 0
Dark_Interrupt__INTC_PRIOR_NUM EQU 7
Dark_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Dark_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Dark_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Frame_Interrupt
Frame_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Frame_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Frame_Interrupt__INTC_MASK EQU 0x02
Frame_Interrupt__INTC_NUMBER EQU 1
Frame_Interrupt__INTC_PRIOR_NUM EQU 7
Frame_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Frame_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Frame_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Target_Interrupt
Target_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Target_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Target_Interrupt__INTC_MASK EQU 0x04
Target_Interrupt__INTC_NUMBER EQU 2
Target_Interrupt__INTC_PRIOR_NUM EQU 7
Target_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Target_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Target_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
