// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module streamingDataCommuto (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_sampleOut_V_superSample_din,
        p_sampleOut_V_superSample_full_n,
        p_sampleOut_V_superSample_write,
        p_sampleIn_V_superSample_dout,
        p_sampleIn_V_superSample_empty_n,
        p_sampleIn_V_superSample_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [671:0] p_sampleOut_V_superSample_din;
input   p_sampleOut_V_superSample_full_n;
output   p_sampleOut_V_superSample_write;
input  [671:0] p_sampleIn_V_superSample_dout;
input   p_sampleIn_V_superSample_empty_n;
output   p_sampleIn_V_superSample_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_sampleOut_V_superSample_write;
reg p_sampleIn_V_superSample_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln436_fu_1570_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
reg   [0:0] delay_line_stall_loa_reg_2702;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter10_reg;
reg   [0:0] and_ln498_14_reg_3106;
reg   [0:0] empty_n_reg_2526;
reg   [0:0] empty_n_reg_2526_pp0_iter10_reg;
reg    ap_predicate_op297_write_state13;
reg    ap_block_state13_pp0_stage0_iter11;
reg    ap_enable_reg_pp0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] control_count_V_3;
reg   [3:0] control_bits_V_3;
reg   [3:0] pf_count_V_1;
reg   [7:0] sample_in_read_count_3;
reg   [0:0] delay_line_stall;
reg    delayline_Array_samp_207_ce0;
reg    delayline_Array_samp_207_we0;
wire   [20:0] delayline_Array_samp_207_q0;
reg    delayline_Array_samp_239_ce0;
reg    delayline_Array_samp_239_we0;
wire   [20:0] delayline_Array_samp_239_q0;
reg    delayline_Array_vali_63_ce0;
reg    delayline_Array_vali_63_we0;
wire   [0:0] delayline_Array_vali_63_q0;
reg    control_delayline_Ar_55_ce0;
reg    control_delayline_Ar_55_we0;
wire   [31:0] control_delayline_Ar_55_q0;
reg    p_sampleOut_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg   [8:0] t_047_reg_462;
wire   [0:0] empty_n_fu_1214_p1;
reg   [0:0] empty_n_reg_2526_pp0_iter1_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter2_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter3_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter4_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter5_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter6_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter7_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter8_reg;
reg   [0:0] empty_n_reg_2526_pp0_iter9_reg;
wire   [20:0] trunc_ln203_fu_1222_p1;
wire   [8:0] t_fu_1536_p2;
reg   [8:0] t_reg_2690;
reg   [0:0] icmp_ln436_reg_2695;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter1_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter2_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter3_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter4_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter5_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter6_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter7_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter8_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter9_reg;
reg   [0:0] icmp_ln436_reg_2695_pp0_iter10_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter2_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter3_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter4_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter5_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter6_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter7_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter8_reg;
reg   [0:0] delay_line_stall_loa_reg_2702_pp0_iter9_reg;
wire   [20:0] temp_tagged_output_t_fu_1906_p18;
reg   [20:0] temp_tagged_output_t_reg_2706;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter3_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter4_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter5_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter6_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter7_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter8_reg;
reg   [20:0] temp_tagged_output_t_reg_2706_pp0_iter9_reg;
wire   [20:0] temp_tagged_output_t_142_fu_1944_p18;
reg   [20:0] temp_tagged_output_t_142_reg_2711;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter3_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter4_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter5_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter6_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter7_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter8_reg;
reg   [20:0] temp_tagged_output_t_142_reg_2711_pp0_iter9_reg;
wire   [0:0] temp_tagged_output_t_143_fu_1982_p18;
reg   [0:0] temp_tagged_output_t_143_reg_2716;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter3_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter4_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter5_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter6_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter7_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter8_reg;
reg   [0:0] temp_tagged_output_t_143_reg_2716_pp0_iter9_reg;
reg   [20:0] temp_tagged_output_t_144_reg_2721;
reg   [20:0] temp_tagged_output_t_145_reg_2726;
reg   [0:0] temp_tagged_output_t_146_reg_2731;
reg   [20:0] temp_tagged_output_t_147_reg_2736;
reg   [20:0] temp_tagged_output_t_148_reg_2741;
reg   [0:0] temp_tagged_output_t_149_reg_2746;
reg   [20:0] temp_tagged_output_t_150_reg_2751;
reg   [20:0] temp_tagged_output_t_151_reg_2756;
reg   [0:0] temp_tagged_output_t_152_reg_2761;
reg   [20:0] temp_tagged_output_t_153_reg_2766;
reg   [20:0] temp_tagged_output_t_154_reg_2771;
reg   [0:0] temp_tagged_output_t_155_reg_2776;
reg   [20:0] temp_tagged_output_t_156_reg_2781;
reg   [20:0] temp_tagged_output_t_157_reg_2786;
reg   [0:0] temp_tagged_output_t_158_reg_2791;
reg   [20:0] temp_tagged_output_t_159_reg_2796;
reg   [20:0] temp_tagged_output_t_160_reg_2801;
reg   [0:0] temp_tagged_output_t_161_reg_2806;
reg   [20:0] temp_tagged_output_t_162_reg_2811;
reg   [20:0] temp_tagged_output_t_163_reg_2816;
reg   [0:0] temp_tagged_output_t_164_reg_2821;
reg   [20:0] temp_tagged_output_t_165_reg_2826;
reg   [20:0] temp_tagged_output_t_166_reg_2831;
reg   [0:0] temp_tagged_output_t_167_reg_2836;
reg   [20:0] temp_tagged_output_t_168_reg_2841;
reg   [20:0] temp_tagged_output_t_169_reg_2846;
reg   [0:0] temp_tagged_output_t_170_reg_2851;
reg   [20:0] temp_tagged_output_t_171_reg_2856;
reg   [20:0] temp_tagged_output_t_172_reg_2861;
reg   [0:0] temp_tagged_output_t_173_reg_2866;
reg   [20:0] temp_tagged_output_t_174_reg_2871;
reg   [20:0] temp_tagged_output_t_175_reg_2876;
reg   [0:0] temp_tagged_output_t_176_reg_2881;
reg   [20:0] temp_tagged_output_t_177_reg_2886;
reg   [20:0] temp_tagged_output_t_178_reg_2891;
reg   [0:0] temp_tagged_output_t_179_reg_2896;
reg   [20:0] temp_tagged_output_t_180_reg_2901;
reg   [20:0] temp_tagged_output_t_181_reg_2906;
reg   [0:0] temp_tagged_output_t_182_reg_2911;
reg   [20:0] temp_tagged_output_t_183_reg_2916;
reg   [20:0] temp_tagged_output_t_184_reg_2921;
reg   [0:0] temp_tagged_output_t_185_reg_2926;
reg   [20:0] temp_tagged_output_t_186_reg_2931;
reg   [20:0] temp_tagged_output_t_187_reg_2936;
reg   [0:0] temp_tagged_output_t_188_reg_2941;
reg   [20:0] commuted_output_samp_reg_2946;
reg   [20:0] commuted_output_samp_121_reg_2951;
reg   [20:0] commuted_output_samp_91_reg_2956;
reg   [20:0] commuted_output_samp_92_reg_2961;
reg   [20:0] commuted_output_samp_93_reg_2966;
reg   [20:0] commuted_output_samp_94_reg_2971;
reg   [20:0] commuted_output_samp_95_reg_2976;
reg   [20:0] commuted_output_samp_96_reg_2981;
reg   [20:0] commuted_output_samp_97_reg_2986;
reg   [20:0] commuted_output_samp_98_reg_2991;
reg   [20:0] commuted_output_samp_99_reg_2996;
reg   [20:0] commuted_output_samp_100_reg_3001;
reg   [20:0] commuted_output_samp_101_reg_3006;
reg   [20:0] commuted_output_samp_102_reg_3011;
reg   [20:0] commuted_output_samp_103_reg_3016;
reg   [20:0] commuted_output_samp_104_reg_3021;
reg   [20:0] commuted_output_samp_105_reg_3026;
reg   [20:0] commuted_output_samp_106_reg_3031;
reg   [20:0] commuted_output_samp_107_reg_3036;
reg   [20:0] commuted_output_samp_108_reg_3041;
reg   [20:0] commuted_output_samp_109_reg_3046;
reg   [20:0] commuted_output_samp_110_reg_3051;
reg   [20:0] commuted_output_samp_111_reg_3056;
reg   [20:0] commuted_output_samp_112_reg_3061;
reg   [20:0] commuted_output_samp_113_reg_3066;
reg   [20:0] commuted_output_samp_114_reg_3071;
reg   [20:0] commuted_output_samp_115_reg_3076;
reg   [20:0] commuted_output_samp_116_reg_3081;
reg   [20:0] commuted_output_samp_117_reg_3086;
reg   [20:0] commuted_output_samp_118_reg_3091;
reg   [20:0] commuted_output_samp_119_reg_3096;
reg   [20:0] commuted_output_samp_120_reg_3101;
wire   [0:0] and_ln498_14_fu_2481_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
wire    grp_genChain_fu_841_ap_start;
wire    grp_genChain_fu_841_ap_done;
wire    grp_genChain_fu_841_ap_idle;
wire    grp_genChain_fu_841_ap_ready;
reg    grp_genChain_fu_841_ap_ce;
wire   [3:0] grp_genChain_fu_841_control_bits_V_23;
wire    grp_genChain_fu_841_p_in_0_valid_read;
wire    grp_genChain_fu_841_p_in_1_valid_read;
wire    grp_genChain_fu_841_p_in_2_valid_read;
wire    grp_genChain_fu_841_p_in_3_valid_read;
wire    grp_genChain_fu_841_p_in_4_valid_read;
wire    grp_genChain_fu_841_p_in_5_valid_read;
wire    grp_genChain_fu_841_p_in_6_valid_read;
wire    grp_genChain_fu_841_p_in_7_valid_read;
wire    grp_genChain_fu_841_p_in_8_valid_read;
wire    grp_genChain_fu_841_p_in_9_valid_read;
wire    grp_genChain_fu_841_p_in_10_valid_read;
wire    grp_genChain_fu_841_p_in_11_valid_read;
wire    grp_genChain_fu_841_p_in_12_valid_read;
wire    grp_genChain_fu_841_p_in_13_valid_read;
wire    grp_genChain_fu_841_p_in_14_valid_read;
wire    grp_genChain_fu_841_p_in_15_valid_read;
wire   [20:0] grp_genChain_fu_841_ap_return_0;
wire   [20:0] grp_genChain_fu_841_ap_return_1;
wire   [0:0] grp_genChain_fu_841_ap_return_2;
wire   [20:0] grp_genChain_fu_841_ap_return_3;
wire   [20:0] grp_genChain_fu_841_ap_return_4;
wire   [0:0] grp_genChain_fu_841_ap_return_5;
wire   [20:0] grp_genChain_fu_841_ap_return_6;
wire   [20:0] grp_genChain_fu_841_ap_return_7;
wire   [0:0] grp_genChain_fu_841_ap_return_8;
wire   [20:0] grp_genChain_fu_841_ap_return_9;
wire   [20:0] grp_genChain_fu_841_ap_return_10;
wire   [0:0] grp_genChain_fu_841_ap_return_11;
wire   [20:0] grp_genChain_fu_841_ap_return_12;
wire   [20:0] grp_genChain_fu_841_ap_return_13;
wire   [0:0] grp_genChain_fu_841_ap_return_14;
wire   [20:0] grp_genChain_fu_841_ap_return_15;
wire   [20:0] grp_genChain_fu_841_ap_return_16;
wire   [0:0] grp_genChain_fu_841_ap_return_17;
wire   [20:0] grp_genChain_fu_841_ap_return_18;
wire   [20:0] grp_genChain_fu_841_ap_return_19;
wire   [0:0] grp_genChain_fu_841_ap_return_20;
wire   [20:0] grp_genChain_fu_841_ap_return_21;
wire   [20:0] grp_genChain_fu_841_ap_return_22;
wire   [0:0] grp_genChain_fu_841_ap_return_23;
wire   [20:0] grp_genChain_fu_841_ap_return_24;
wire   [20:0] grp_genChain_fu_841_ap_return_25;
wire   [0:0] grp_genChain_fu_841_ap_return_26;
wire   [20:0] grp_genChain_fu_841_ap_return_27;
wire   [20:0] grp_genChain_fu_841_ap_return_28;
wire   [0:0] grp_genChain_fu_841_ap_return_29;
wire   [20:0] grp_genChain_fu_841_ap_return_30;
wire   [20:0] grp_genChain_fu_841_ap_return_31;
wire   [0:0] grp_genChain_fu_841_ap_return_32;
wire   [20:0] grp_genChain_fu_841_ap_return_33;
wire   [20:0] grp_genChain_fu_841_ap_return_34;
wire   [0:0] grp_genChain_fu_841_ap_return_35;
wire   [20:0] grp_genChain_fu_841_ap_return_36;
wire   [20:0] grp_genChain_fu_841_ap_return_37;
wire   [0:0] grp_genChain_fu_841_ap_return_38;
wire   [20:0] grp_genChain_fu_841_ap_return_39;
wire   [20:0] grp_genChain_fu_841_ap_return_40;
wire   [0:0] grp_genChain_fu_841_ap_return_41;
wire   [20:0] grp_genChain_fu_841_ap_return_42;
wire   [20:0] grp_genChain_fu_841_ap_return_43;
wire   [0:0] grp_genChain_fu_841_ap_return_44;
reg    ap_predicate_op178_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call56;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp178;
wire    call_ret_process_r_fu_922_ap_start;
wire    call_ret_process_r_fu_922_ap_done;
wire    call_ret_process_r_fu_922_ap_idle;
wire    call_ret_process_r_fu_922_ap_ready;
wire    call_ret_process_r_fu_922_p_in_0_valid_read;
wire    call_ret_process_r_fu_922_p_in_1_valid_read;
wire    call_ret_process_r_fu_922_p_in_2_valid_read;
wire    call_ret_process_r_fu_922_p_in_3_valid_read;
wire    call_ret_process_r_fu_922_p_in_4_valid_read;
wire    call_ret_process_r_fu_922_p_in_5_valid_read;
wire    call_ret_process_r_fu_922_p_in_6_valid_read;
wire    call_ret_process_r_fu_922_p_in_7_valid_read;
wire    call_ret_process_r_fu_922_p_in_8_valid_read;
wire    call_ret_process_r_fu_922_p_in_9_valid_read;
wire    call_ret_process_r_fu_922_p_in_10_valid_read;
wire    call_ret_process_r_fu_922_p_in_11_valid_read;
wire    call_ret_process_r_fu_922_p_in_12_valid_read;
wire    call_ret_process_r_fu_922_p_in_13_valid_read;
wire    call_ret_process_r_fu_922_p_in_14_valid_read;
wire    call_ret_process_r_fu_922_p_in_15_valid_read;
wire   [20:0] call_ret_process_r_fu_922_ap_return_0;
wire   [20:0] call_ret_process_r_fu_922_ap_return_1;
wire   [0:0] call_ret_process_r_fu_922_ap_return_2;
wire   [20:0] call_ret_process_r_fu_922_ap_return_3;
wire   [20:0] call_ret_process_r_fu_922_ap_return_4;
wire   [20:0] call_ret_process_r_fu_922_ap_return_5;
wire   [20:0] call_ret_process_r_fu_922_ap_return_6;
wire   [20:0] call_ret_process_r_fu_922_ap_return_7;
wire   [20:0] call_ret_process_r_fu_922_ap_return_8;
wire   [20:0] call_ret_process_r_fu_922_ap_return_9;
wire   [20:0] call_ret_process_r_fu_922_ap_return_10;
wire   [20:0] call_ret_process_r_fu_922_ap_return_11;
wire   [20:0] call_ret_process_r_fu_922_ap_return_12;
wire   [20:0] call_ret_process_r_fu_922_ap_return_13;
wire   [20:0] call_ret_process_r_fu_922_ap_return_14;
wire   [20:0] call_ret_process_r_fu_922_ap_return_15;
wire   [20:0] call_ret_process_r_fu_922_ap_return_16;
wire   [20:0] call_ret_process_r_fu_922_ap_return_17;
wire   [20:0] call_ret_process_r_fu_922_ap_return_18;
wire   [20:0] call_ret_process_r_fu_922_ap_return_19;
wire   [20:0] call_ret_process_r_fu_922_ap_return_20;
wire   [20:0] call_ret_process_r_fu_922_ap_return_21;
wire   [20:0] call_ret_process_r_fu_922_ap_return_22;
wire   [20:0] call_ret_process_r_fu_922_ap_return_23;
wire   [20:0] call_ret_process_r_fu_922_ap_return_24;
wire   [20:0] call_ret_process_r_fu_922_ap_return_25;
wire   [20:0] call_ret_process_r_fu_922_ap_return_26;
wire   [20:0] call_ret_process_r_fu_922_ap_return_27;
wire   [20:0] call_ret_process_r_fu_922_ap_return_28;
wire   [20:0] call_ret_process_r_fu_922_ap_return_29;
wire   [20:0] call_ret_process_r_fu_922_ap_return_30;
wire   [20:0] call_ret_process_r_fu_922_ap_return_31;
wire   [20:0] call_ret_process_r_fu_922_ap_return_32;
wire   [0:0] call_ret_process_r_fu_922_ap_return_33;
wire   [0:0] call_ret_process_r_fu_922_ap_return_34;
wire   [0:0] call_ret_process_r_fu_922_ap_return_35;
wire   [0:0] call_ret_process_r_fu_922_ap_return_36;
wire   [0:0] call_ret_process_r_fu_922_ap_return_37;
wire   [0:0] call_ret_process_r_fu_922_ap_return_38;
wire   [0:0] call_ret_process_r_fu_922_ap_return_39;
wire   [0:0] call_ret_process_r_fu_922_ap_return_40;
wire   [0:0] call_ret_process_r_fu_922_ap_return_41;
wire   [0:0] call_ret_process_r_fu_922_ap_return_42;
wire   [0:0] call_ret_process_r_fu_922_ap_return_43;
wire   [0:0] call_ret_process_r_fu_922_ap_return_44;
wire   [0:0] call_ret_process_r_fu_922_ap_return_45;
wire   [0:0] call_ret_process_r_fu_922_ap_return_46;
wire   [0:0] call_ret_process_r_fu_922_ap_return_47;
reg    call_ret_process_r_fu_922_ap_ce;
reg    ap_predicate_op231_call_state12;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call102;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp231;
wire    call_ret_i_process_1_fu_1064_ap_start;
wire    call_ret_i_process_1_fu_1064_ap_done;
wire    call_ret_i_process_1_fu_1064_ap_idle;
wire    call_ret_i_process_1_fu_1064_ap_ready;
wire    call_ret_i_process_1_fu_1064_p_in_0_valid_read;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_0;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_1;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_2;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_3;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_4;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_5;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_6;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_7;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_8;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_9;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_10;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_11;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_12;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_13;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_14;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_15;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_16;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_17;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_18;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_19;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_20;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_21;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_22;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_23;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_24;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_25;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_26;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_27;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_28;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_29;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_30;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_31;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_32;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_33;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_34;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_35;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_36;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_37;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_38;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_39;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_40;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_41;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_42;
wire   [20:0] call_ret_i_process_1_fu_1064_ap_return_43;
wire   [0:0] call_ret_i_process_1_fu_1064_ap_return_44;
reg    call_ret_i_process_1_fu_1064_ap_ce;
reg    ap_predicate_op125_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call3;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
reg   [8:0] ap_phi_mux_t_047_phi_fu_466_p6;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498;
reg   [0:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819;
wire   [20:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830;
reg   [20:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830;
reg   [20:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830;
reg    grp_genChain_fu_841_ap_start_reg;
reg    ap_predicate_op178_call_state4_state3;
reg    call_ret_process_r_fu_922_ap_start_reg;
reg    ap_predicate_op231_call_state12_state11;
reg    call_ret_i_process_1_fu_1064_ap_start_reg;
reg    ap_predicate_op125_call_state4_state3;
wire   [3:0] add_ln700_1_fu_1614_p2;
wire   [0:0] icmp_ln879_fu_1590_p2;
wire   [3:0] add_ln700_fu_1596_p2;
wire   [7:0] add_ln700_2_fu_1546_p2;
wire   [0:0] icmp_ln457_fu_1552_p2;
wire   [0:0] p_sampleIn_V_superSa_nbread_fu_434_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln66_fu_1892_p1;
wire   [0:0] and_ln498_1_fu_2403_p2;
wire   [0:0] and_ln498_fu_2397_p2;
wire   [0:0] and_ln498_4_fu_2421_p2;
wire   [0:0] and_ln498_3_fu_2415_p2;
wire   [0:0] and_ln498_5_fu_2427_p2;
wire   [0:0] and_ln498_2_fu_2409_p2;
wire   [0:0] and_ln498_8_fu_2445_p2;
wire   [0:0] and_ln498_7_fu_2439_p2;
wire   [0:0] and_ln498_11_fu_2463_p2;
wire   [0:0] and_ln498_10_fu_2457_p2;
wire   [0:0] and_ln498_12_fu_2469_p2;
wire   [0:0] and_ln498_9_fu_2451_p2;
wire   [0:0] and_ln498_13_fu_2475_p2;
wire   [0:0] and_ln498_6_fu_2433_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_903;
reg    ap_condition_76;
reg    ap_condition_1133;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 control_count_V_3 = 4'd0;
#0 control_bits_V_3 = 4'd0;
#0 pf_count_V_1 = 4'd0;
#0 sample_in_read_count_3 = 8'd0;
#0 delay_line_stall = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_genChain_fu_841_ap_start_reg = 1'b0;
#0 call_ret_process_r_fu_922_ap_start_reg = 1'b0;
#0 call_ret_i_process_1_fu_1064_ap_start_reg = 1'b0;
end

process_r_delaylieOU #(
    .DataWidth( 21 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_samp_207_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_samp_207_ce0),
    .we0(delayline_Array_samp_207_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819),
    .q0(delayline_Array_samp_207_q0)
);

process_r_delaylieOU #(
    .DataWidth( 21 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_samp_239_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_samp_239_ce0),
    .we0(delayline_Array_samp_239_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830),
    .q0(delayline_Array_samp_239_q0)
);

process_9_delaylicQA #(
    .DataWidth( 1 ),
    .AddressRange( 240 ),
    .AddressWidth( 8 ))
delayline_Array_vali_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(8'd239),
    .ce0(delayline_Array_vali_63_ce0),
    .we0(delayline_Array_vali_63_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498),
    .q0(delayline_Array_vali_63_q0)
);

genChain_7_controcAy #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
control_delayline_Ar_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd15),
    .ce0(control_delayline_Ar_55_ce0),
    .we0(control_delayline_Ar_55_we0),
    .d0(zext_ln66_fu_1892_p1),
    .q0(control_delayline_Ar_55_q0)
);

genChain grp_genChain_fu_841(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_genChain_fu_841_ap_start),
    .ap_done(grp_genChain_fu_841_ap_done),
    .ap_idle(grp_genChain_fu_841_ap_idle),
    .ap_ready(grp_genChain_fu_841_ap_ready),
    .ap_ce(grp_genChain_fu_841_ap_ce),
    .control_bits_V_23(grp_genChain_fu_841_control_bits_V_23),
    .p_in_0_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_42),
    .p_in_1_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_39),
    .p_in_2_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_36),
    .p_in_3_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_33),
    .p_in_4_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_30),
    .p_in_5_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_27),
    .p_in_6_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_24),
    .p_in_7_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_21),
    .p_in_8_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_18),
    .p_in_9_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_15),
    .p_in_10_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_12),
    .p_in_11_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_9),
    .p_in_12_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_6),
    .p_in_13_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_3),
    .p_in_14_sample_M_real_V_read(call_ret_i_process_1_fu_1064_ap_return_0),
    .p_in_15_sample_M_real_V_read(delayline_Array_samp_207_q0),
    .p_in_0_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_43),
    .p_in_1_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_40),
    .p_in_2_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_37),
    .p_in_3_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_34),
    .p_in_4_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_31),
    .p_in_5_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_28),
    .p_in_6_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_25),
    .p_in_7_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_22),
    .p_in_8_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_19),
    .p_in_9_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_16),
    .p_in_10_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_13),
    .p_in_11_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_10),
    .p_in_12_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_7),
    .p_in_13_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_4),
    .p_in_14_sample_M_imag_V_read(call_ret_i_process_1_fu_1064_ap_return_1),
    .p_in_15_sample_M_imag_V_read(delayline_Array_samp_239_q0),
    .p_in_0_valid_read(grp_genChain_fu_841_p_in_0_valid_read),
    .p_in_1_valid_read(grp_genChain_fu_841_p_in_1_valid_read),
    .p_in_2_valid_read(grp_genChain_fu_841_p_in_2_valid_read),
    .p_in_3_valid_read(grp_genChain_fu_841_p_in_3_valid_read),
    .p_in_4_valid_read(grp_genChain_fu_841_p_in_4_valid_read),
    .p_in_5_valid_read(grp_genChain_fu_841_p_in_5_valid_read),
    .p_in_6_valid_read(grp_genChain_fu_841_p_in_6_valid_read),
    .p_in_7_valid_read(grp_genChain_fu_841_p_in_7_valid_read),
    .p_in_8_valid_read(grp_genChain_fu_841_p_in_8_valid_read),
    .p_in_9_valid_read(grp_genChain_fu_841_p_in_9_valid_read),
    .p_in_10_valid_read(grp_genChain_fu_841_p_in_10_valid_read),
    .p_in_11_valid_read(grp_genChain_fu_841_p_in_11_valid_read),
    .p_in_12_valid_read(grp_genChain_fu_841_p_in_12_valid_read),
    .p_in_13_valid_read(grp_genChain_fu_841_p_in_13_valid_read),
    .p_in_14_valid_read(grp_genChain_fu_841_p_in_14_valid_read),
    .p_in_15_valid_read(grp_genChain_fu_841_p_in_15_valid_read),
    .ap_return_0(grp_genChain_fu_841_ap_return_0),
    .ap_return_1(grp_genChain_fu_841_ap_return_1),
    .ap_return_2(grp_genChain_fu_841_ap_return_2),
    .ap_return_3(grp_genChain_fu_841_ap_return_3),
    .ap_return_4(grp_genChain_fu_841_ap_return_4),
    .ap_return_5(grp_genChain_fu_841_ap_return_5),
    .ap_return_6(grp_genChain_fu_841_ap_return_6),
    .ap_return_7(grp_genChain_fu_841_ap_return_7),
    .ap_return_8(grp_genChain_fu_841_ap_return_8),
    .ap_return_9(grp_genChain_fu_841_ap_return_9),
    .ap_return_10(grp_genChain_fu_841_ap_return_10),
    .ap_return_11(grp_genChain_fu_841_ap_return_11),
    .ap_return_12(grp_genChain_fu_841_ap_return_12),
    .ap_return_13(grp_genChain_fu_841_ap_return_13),
    .ap_return_14(grp_genChain_fu_841_ap_return_14),
    .ap_return_15(grp_genChain_fu_841_ap_return_15),
    .ap_return_16(grp_genChain_fu_841_ap_return_16),
    .ap_return_17(grp_genChain_fu_841_ap_return_17),
    .ap_return_18(grp_genChain_fu_841_ap_return_18),
    .ap_return_19(grp_genChain_fu_841_ap_return_19),
    .ap_return_20(grp_genChain_fu_841_ap_return_20),
    .ap_return_21(grp_genChain_fu_841_ap_return_21),
    .ap_return_22(grp_genChain_fu_841_ap_return_22),
    .ap_return_23(grp_genChain_fu_841_ap_return_23),
    .ap_return_24(grp_genChain_fu_841_ap_return_24),
    .ap_return_25(grp_genChain_fu_841_ap_return_25),
    .ap_return_26(grp_genChain_fu_841_ap_return_26),
    .ap_return_27(grp_genChain_fu_841_ap_return_27),
    .ap_return_28(grp_genChain_fu_841_ap_return_28),
    .ap_return_29(grp_genChain_fu_841_ap_return_29),
    .ap_return_30(grp_genChain_fu_841_ap_return_30),
    .ap_return_31(grp_genChain_fu_841_ap_return_31),
    .ap_return_32(grp_genChain_fu_841_ap_return_32),
    .ap_return_33(grp_genChain_fu_841_ap_return_33),
    .ap_return_34(grp_genChain_fu_841_ap_return_34),
    .ap_return_35(grp_genChain_fu_841_ap_return_35),
    .ap_return_36(grp_genChain_fu_841_ap_return_36),
    .ap_return_37(grp_genChain_fu_841_ap_return_37),
    .ap_return_38(grp_genChain_fu_841_ap_return_38),
    .ap_return_39(grp_genChain_fu_841_ap_return_39),
    .ap_return_40(grp_genChain_fu_841_ap_return_40),
    .ap_return_41(grp_genChain_fu_841_ap_return_41),
    .ap_return_42(grp_genChain_fu_841_ap_return_42),
    .ap_return_43(grp_genChain_fu_841_ap_return_43),
    .ap_return_44(grp_genChain_fu_841_ap_return_44)
);

process_r call_ret_process_r_fu_922(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_process_r_fu_922_ap_start),
    .ap_done(call_ret_process_r_fu_922_ap_done),
    .ap_idle(call_ret_process_r_fu_922_ap_idle),
    .ap_ready(call_ret_process_r_fu_922_ap_ready),
    .p_in_0_sample_M_real_V_read(temp_tagged_output_t_reg_2706_pp0_iter9_reg),
    .p_in_1_sample_M_real_V_read(temp_tagged_output_t_144_reg_2721),
    .p_in_2_sample_M_real_V_read(temp_tagged_output_t_147_reg_2736),
    .p_in_3_sample_M_real_V_read(temp_tagged_output_t_150_reg_2751),
    .p_in_4_sample_M_real_V_read(temp_tagged_output_t_153_reg_2766),
    .p_in_5_sample_M_real_V_read(temp_tagged_output_t_156_reg_2781),
    .p_in_6_sample_M_real_V_read(temp_tagged_output_t_159_reg_2796),
    .p_in_7_sample_M_real_V_read(temp_tagged_output_t_162_reg_2811),
    .p_in_8_sample_M_real_V_read(temp_tagged_output_t_165_reg_2826),
    .p_in_9_sample_M_real_V_read(temp_tagged_output_t_168_reg_2841),
    .p_in_10_sample_M_real_V_read(temp_tagged_output_t_171_reg_2856),
    .p_in_11_sample_M_real_V_read(temp_tagged_output_t_174_reg_2871),
    .p_in_12_sample_M_real_V_read(temp_tagged_output_t_177_reg_2886),
    .p_in_13_sample_M_real_V_read(temp_tagged_output_t_180_reg_2901),
    .p_in_14_sample_M_real_V_read(temp_tagged_output_t_183_reg_2916),
    .p_in_15_sample_M_real_V_read(temp_tagged_output_t_186_reg_2931),
    .p_in_0_sample_M_imag_V_read(temp_tagged_output_t_142_reg_2711_pp0_iter9_reg),
    .p_in_1_sample_M_imag_V_read(temp_tagged_output_t_145_reg_2726),
    .p_in_2_sample_M_imag_V_read(temp_tagged_output_t_148_reg_2741),
    .p_in_3_sample_M_imag_V_read(temp_tagged_output_t_151_reg_2756),
    .p_in_4_sample_M_imag_V_read(temp_tagged_output_t_154_reg_2771),
    .p_in_5_sample_M_imag_V_read(temp_tagged_output_t_157_reg_2786),
    .p_in_6_sample_M_imag_V_read(temp_tagged_output_t_160_reg_2801),
    .p_in_7_sample_M_imag_V_read(temp_tagged_output_t_163_reg_2816),
    .p_in_8_sample_M_imag_V_read(temp_tagged_output_t_166_reg_2831),
    .p_in_9_sample_M_imag_V_read(temp_tagged_output_t_169_reg_2846),
    .p_in_10_sample_M_imag_V_read(temp_tagged_output_t_172_reg_2861),
    .p_in_11_sample_M_imag_V_read(temp_tagged_output_t_175_reg_2876),
    .p_in_12_sample_M_imag_V_read(temp_tagged_output_t_178_reg_2891),
    .p_in_13_sample_M_imag_V_read(temp_tagged_output_t_181_reg_2906),
    .p_in_14_sample_M_imag_V_read(temp_tagged_output_t_184_reg_2921),
    .p_in_15_sample_M_imag_V_read(temp_tagged_output_t_187_reg_2936),
    .p_in_0_valid_read(call_ret_process_r_fu_922_p_in_0_valid_read),
    .p_in_1_valid_read(call_ret_process_r_fu_922_p_in_1_valid_read),
    .p_in_2_valid_read(call_ret_process_r_fu_922_p_in_2_valid_read),
    .p_in_3_valid_read(call_ret_process_r_fu_922_p_in_3_valid_read),
    .p_in_4_valid_read(call_ret_process_r_fu_922_p_in_4_valid_read),
    .p_in_5_valid_read(call_ret_process_r_fu_922_p_in_5_valid_read),
    .p_in_6_valid_read(call_ret_process_r_fu_922_p_in_6_valid_read),
    .p_in_7_valid_read(call_ret_process_r_fu_922_p_in_7_valid_read),
    .p_in_8_valid_read(call_ret_process_r_fu_922_p_in_8_valid_read),
    .p_in_9_valid_read(call_ret_process_r_fu_922_p_in_9_valid_read),
    .p_in_10_valid_read(call_ret_process_r_fu_922_p_in_10_valid_read),
    .p_in_11_valid_read(call_ret_process_r_fu_922_p_in_11_valid_read),
    .p_in_12_valid_read(call_ret_process_r_fu_922_p_in_12_valid_read),
    .p_in_13_valid_read(call_ret_process_r_fu_922_p_in_13_valid_read),
    .p_in_14_valid_read(call_ret_process_r_fu_922_p_in_14_valid_read),
    .p_in_15_valid_read(call_ret_process_r_fu_922_p_in_15_valid_read),
    .ap_return_0(call_ret_process_r_fu_922_ap_return_0),
    .ap_return_1(call_ret_process_r_fu_922_ap_return_1),
    .ap_return_2(call_ret_process_r_fu_922_ap_return_2),
    .ap_return_3(call_ret_process_r_fu_922_ap_return_3),
    .ap_return_4(call_ret_process_r_fu_922_ap_return_4),
    .ap_return_5(call_ret_process_r_fu_922_ap_return_5),
    .ap_return_6(call_ret_process_r_fu_922_ap_return_6),
    .ap_return_7(call_ret_process_r_fu_922_ap_return_7),
    .ap_return_8(call_ret_process_r_fu_922_ap_return_8),
    .ap_return_9(call_ret_process_r_fu_922_ap_return_9),
    .ap_return_10(call_ret_process_r_fu_922_ap_return_10),
    .ap_return_11(call_ret_process_r_fu_922_ap_return_11),
    .ap_return_12(call_ret_process_r_fu_922_ap_return_12),
    .ap_return_13(call_ret_process_r_fu_922_ap_return_13),
    .ap_return_14(call_ret_process_r_fu_922_ap_return_14),
    .ap_return_15(call_ret_process_r_fu_922_ap_return_15),
    .ap_return_16(call_ret_process_r_fu_922_ap_return_16),
    .ap_return_17(call_ret_process_r_fu_922_ap_return_17),
    .ap_return_18(call_ret_process_r_fu_922_ap_return_18),
    .ap_return_19(call_ret_process_r_fu_922_ap_return_19),
    .ap_return_20(call_ret_process_r_fu_922_ap_return_20),
    .ap_return_21(call_ret_process_r_fu_922_ap_return_21),
    .ap_return_22(call_ret_process_r_fu_922_ap_return_22),
    .ap_return_23(call_ret_process_r_fu_922_ap_return_23),
    .ap_return_24(call_ret_process_r_fu_922_ap_return_24),
    .ap_return_25(call_ret_process_r_fu_922_ap_return_25),
    .ap_return_26(call_ret_process_r_fu_922_ap_return_26),
    .ap_return_27(call_ret_process_r_fu_922_ap_return_27),
    .ap_return_28(call_ret_process_r_fu_922_ap_return_28),
    .ap_return_29(call_ret_process_r_fu_922_ap_return_29),
    .ap_return_30(call_ret_process_r_fu_922_ap_return_30),
    .ap_return_31(call_ret_process_r_fu_922_ap_return_31),
    .ap_return_32(call_ret_process_r_fu_922_ap_return_32),
    .ap_return_33(call_ret_process_r_fu_922_ap_return_33),
    .ap_return_34(call_ret_process_r_fu_922_ap_return_34),
    .ap_return_35(call_ret_process_r_fu_922_ap_return_35),
    .ap_return_36(call_ret_process_r_fu_922_ap_return_36),
    .ap_return_37(call_ret_process_r_fu_922_ap_return_37),
    .ap_return_38(call_ret_process_r_fu_922_ap_return_38),
    .ap_return_39(call_ret_process_r_fu_922_ap_return_39),
    .ap_return_40(call_ret_process_r_fu_922_ap_return_40),
    .ap_return_41(call_ret_process_r_fu_922_ap_return_41),
    .ap_return_42(call_ret_process_r_fu_922_ap_return_42),
    .ap_return_43(call_ret_process_r_fu_922_ap_return_43),
    .ap_return_44(call_ret_process_r_fu_922_ap_return_44),
    .ap_return_45(call_ret_process_r_fu_922_ap_return_45),
    .ap_return_46(call_ret_process_r_fu_922_ap_return_46),
    .ap_return_47(call_ret_process_r_fu_922_ap_return_47),
    .ap_ce(call_ret_process_r_fu_922_ap_ce)
);

process_1 call_ret_i_process_1_fu_1064(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_i_process_1_fu_1064_ap_start),
    .ap_done(call_ret_i_process_1_fu_1064_ap_done),
    .ap_idle(call_ret_i_process_1_fu_1064_ap_idle),
    .ap_ready(call_ret_i_process_1_fu_1064_ap_ready),
    .p_in_0_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476),
    .p_in_1_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511),
    .p_in_2_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533),
    .p_in_3_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555),
    .p_in_4_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577),
    .p_in_5_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599),
    .p_in_6_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621),
    .p_in_7_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643),
    .p_in_8_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665),
    .p_in_9_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687),
    .p_in_10_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709),
    .p_in_11_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731),
    .p_in_12_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753),
    .p_in_13_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775),
    .p_in_14_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797),
    .p_in_0_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487),
    .p_in_1_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522),
    .p_in_2_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544),
    .p_in_3_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566),
    .p_in_4_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588),
    .p_in_5_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610),
    .p_in_6_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632),
    .p_in_7_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654),
    .p_in_8_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676),
    .p_in_9_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698),
    .p_in_10_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720),
    .p_in_11_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742),
    .p_in_12_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764),
    .p_in_13_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786),
    .p_in_14_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808),
    .p_in_0_valid_read(call_ret_i_process_1_fu_1064_p_in_0_valid_read),
    .ap_return_0(call_ret_i_process_1_fu_1064_ap_return_0),
    .ap_return_1(call_ret_i_process_1_fu_1064_ap_return_1),
    .ap_return_2(call_ret_i_process_1_fu_1064_ap_return_2),
    .ap_return_3(call_ret_i_process_1_fu_1064_ap_return_3),
    .ap_return_4(call_ret_i_process_1_fu_1064_ap_return_4),
    .ap_return_5(call_ret_i_process_1_fu_1064_ap_return_5),
    .ap_return_6(call_ret_i_process_1_fu_1064_ap_return_6),
    .ap_return_7(call_ret_i_process_1_fu_1064_ap_return_7),
    .ap_return_8(call_ret_i_process_1_fu_1064_ap_return_8),
    .ap_return_9(call_ret_i_process_1_fu_1064_ap_return_9),
    .ap_return_10(call_ret_i_process_1_fu_1064_ap_return_10),
    .ap_return_11(call_ret_i_process_1_fu_1064_ap_return_11),
    .ap_return_12(call_ret_i_process_1_fu_1064_ap_return_12),
    .ap_return_13(call_ret_i_process_1_fu_1064_ap_return_13),
    .ap_return_14(call_ret_i_process_1_fu_1064_ap_return_14),
    .ap_return_15(call_ret_i_process_1_fu_1064_ap_return_15),
    .ap_return_16(call_ret_i_process_1_fu_1064_ap_return_16),
    .ap_return_17(call_ret_i_process_1_fu_1064_ap_return_17),
    .ap_return_18(call_ret_i_process_1_fu_1064_ap_return_18),
    .ap_return_19(call_ret_i_process_1_fu_1064_ap_return_19),
    .ap_return_20(call_ret_i_process_1_fu_1064_ap_return_20),
    .ap_return_21(call_ret_i_process_1_fu_1064_ap_return_21),
    .ap_return_22(call_ret_i_process_1_fu_1064_ap_return_22),
    .ap_return_23(call_ret_i_process_1_fu_1064_ap_return_23),
    .ap_return_24(call_ret_i_process_1_fu_1064_ap_return_24),
    .ap_return_25(call_ret_i_process_1_fu_1064_ap_return_25),
    .ap_return_26(call_ret_i_process_1_fu_1064_ap_return_26),
    .ap_return_27(call_ret_i_process_1_fu_1064_ap_return_27),
    .ap_return_28(call_ret_i_process_1_fu_1064_ap_return_28),
    .ap_return_29(call_ret_i_process_1_fu_1064_ap_return_29),
    .ap_return_30(call_ret_i_process_1_fu_1064_ap_return_30),
    .ap_return_31(call_ret_i_process_1_fu_1064_ap_return_31),
    .ap_return_32(call_ret_i_process_1_fu_1064_ap_return_32),
    .ap_return_33(call_ret_i_process_1_fu_1064_ap_return_33),
    .ap_return_34(call_ret_i_process_1_fu_1064_ap_return_34),
    .ap_return_35(call_ret_i_process_1_fu_1064_ap_return_35),
    .ap_return_36(call_ret_i_process_1_fu_1064_ap_return_36),
    .ap_return_37(call_ret_i_process_1_fu_1064_ap_return_37),
    .ap_return_38(call_ret_i_process_1_fu_1064_ap_return_38),
    .ap_return_39(call_ret_i_process_1_fu_1064_ap_return_39),
    .ap_return_40(call_ret_i_process_1_fu_1064_ap_return_40),
    .ap_return_41(call_ret_i_process_1_fu_1064_ap_return_41),
    .ap_return_42(call_ret_i_process_1_fu_1064_ap_return_42),
    .ap_return_43(call_ret_i_process_1_fu_1064_ap_return_43),
    .ap_return_44(call_ret_i_process_1_fu_1064_ap_return_44),
    .ap_ce(call_ret_i_process_1_fu_1064_ap_ce)
);

fft_top_mux_164_2eJT #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 21 ),
    .din3_WIDTH( 21 ),
    .din4_WIDTH( 21 ),
    .din5_WIDTH( 21 ),
    .din6_WIDTH( 21 ),
    .din7_WIDTH( 21 ),
    .din8_WIDTH( 21 ),
    .din9_WIDTH( 21 ),
    .din10_WIDTH( 21 ),
    .din11_WIDTH( 21 ),
    .din12_WIDTH( 21 ),
    .din13_WIDTH( 21 ),
    .din14_WIDTH( 21 ),
    .din15_WIDTH( 21 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 21 ))
fft_top_mux_164_2eJT_U934(
    .din0(call_ret_i_process_1_fu_1064_ap_return_42),
    .din1(call_ret_i_process_1_fu_1064_ap_return_39),
    .din2(call_ret_i_process_1_fu_1064_ap_return_36),
    .din3(call_ret_i_process_1_fu_1064_ap_return_33),
    .din4(call_ret_i_process_1_fu_1064_ap_return_30),
    .din5(call_ret_i_process_1_fu_1064_ap_return_27),
    .din6(call_ret_i_process_1_fu_1064_ap_return_24),
    .din7(call_ret_i_process_1_fu_1064_ap_return_21),
    .din8(call_ret_i_process_1_fu_1064_ap_return_18),
    .din9(call_ret_i_process_1_fu_1064_ap_return_15),
    .din10(call_ret_i_process_1_fu_1064_ap_return_12),
    .din11(call_ret_i_process_1_fu_1064_ap_return_9),
    .din12(call_ret_i_process_1_fu_1064_ap_return_6),
    .din13(call_ret_i_process_1_fu_1064_ap_return_3),
    .din14(call_ret_i_process_1_fu_1064_ap_return_0),
    .din15(delayline_Array_samp_207_q0),
    .din16(control_bits_V_3),
    .dout(temp_tagged_output_t_fu_1906_p18)
);

fft_top_mux_164_2eJT #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 21 ),
    .din3_WIDTH( 21 ),
    .din4_WIDTH( 21 ),
    .din5_WIDTH( 21 ),
    .din6_WIDTH( 21 ),
    .din7_WIDTH( 21 ),
    .din8_WIDTH( 21 ),
    .din9_WIDTH( 21 ),
    .din10_WIDTH( 21 ),
    .din11_WIDTH( 21 ),
    .din12_WIDTH( 21 ),
    .din13_WIDTH( 21 ),
    .din14_WIDTH( 21 ),
    .din15_WIDTH( 21 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 21 ))
fft_top_mux_164_2eJT_U935(
    .din0(call_ret_i_process_1_fu_1064_ap_return_43),
    .din1(call_ret_i_process_1_fu_1064_ap_return_40),
    .din2(call_ret_i_process_1_fu_1064_ap_return_37),
    .din3(call_ret_i_process_1_fu_1064_ap_return_34),
    .din4(call_ret_i_process_1_fu_1064_ap_return_31),
    .din5(call_ret_i_process_1_fu_1064_ap_return_28),
    .din6(call_ret_i_process_1_fu_1064_ap_return_25),
    .din7(call_ret_i_process_1_fu_1064_ap_return_22),
    .din8(call_ret_i_process_1_fu_1064_ap_return_19),
    .din9(call_ret_i_process_1_fu_1064_ap_return_16),
    .din10(call_ret_i_process_1_fu_1064_ap_return_13),
    .din11(call_ret_i_process_1_fu_1064_ap_return_10),
    .din12(call_ret_i_process_1_fu_1064_ap_return_7),
    .din13(call_ret_i_process_1_fu_1064_ap_return_4),
    .din14(call_ret_i_process_1_fu_1064_ap_return_1),
    .din15(delayline_Array_samp_239_q0),
    .din16(control_bits_V_3),
    .dout(temp_tagged_output_t_142_fu_1944_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U936(
    .din0(call_ret_i_process_1_fu_1064_ap_return_44),
    .din1(call_ret_i_process_1_fu_1064_ap_return_41),
    .din2(call_ret_i_process_1_fu_1064_ap_return_38),
    .din3(call_ret_i_process_1_fu_1064_ap_return_35),
    .din4(call_ret_i_process_1_fu_1064_ap_return_32),
    .din5(call_ret_i_process_1_fu_1064_ap_return_29),
    .din6(call_ret_i_process_1_fu_1064_ap_return_26),
    .din7(call_ret_i_process_1_fu_1064_ap_return_23),
    .din8(call_ret_i_process_1_fu_1064_ap_return_20),
    .din9(call_ret_i_process_1_fu_1064_ap_return_17),
    .din10(call_ret_i_process_1_fu_1064_ap_return_14),
    .din11(call_ret_i_process_1_fu_1064_ap_return_11),
    .din12(call_ret_i_process_1_fu_1064_ap_return_8),
    .din13(call_ret_i_process_1_fu_1064_ap_return_5),
    .din14(call_ret_i_process_1_fu_1064_ap_return_2),
    .din15(delayline_Array_vali_63_q0),
    .din16(control_bits_V_3),
    .dout(temp_tagged_output_t_143_fu_1982_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2695_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_i_process_1_fu_1064_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op125_call_state4_state3 == 1'b1))) begin
            call_ret_i_process_1_fu_1064_ap_start_reg <= 1'b1;
        end else if ((call_ret_i_process_1_fu_1064_ap_ready == 1'b1)) begin
            call_ret_i_process_1_fu_1064_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_process_r_fu_922_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op231_call_state12_state11 == 1'b1))) begin
            call_ret_process_r_fu_922_ap_start_reg <= 1'b1;
        end else if ((call_ret_process_r_fu_922_ap_ready == 1'b1)) begin
            call_ret_process_r_fu_922_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_genChain_fu_841_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_call_state4_state3 == 1'b1))) begin
            grp_genChain_fu_841_ap_start_reg <= 1'b1;
        end else if ((grp_genChain_fu_841_ap_ready == 1'b1)) begin
            grp_genChain_fu_841_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= {{p_sampleIn_V_superSample_dout[377:357]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= {{p_sampleIn_V_superSample_dout[62:42]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= {{p_sampleIn_V_superSample_dout[398:378]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= {{p_sampleIn_V_superSample_dout[83:63]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= {{p_sampleIn_V_superSample_dout[419:399]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= {{p_sampleIn_V_superSample_dout[104:84]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= {{p_sampleIn_V_superSample_dout[440:420]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= {{p_sampleIn_V_superSample_dout[125:105]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= {{p_sampleIn_V_superSample_dout[461:441]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= {{p_sampleIn_V_superSample_dout[146:126]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= {{p_sampleIn_V_superSample_dout[482:462]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= {{p_sampleIn_V_superSample_dout[167:147]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= {{p_sampleIn_V_superSample_dout[503:483]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= {{p_sampleIn_V_superSample_dout[188:168]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= {{p_sampleIn_V_superSample_dout[524:504]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= {{p_sampleIn_V_superSample_dout[209:189]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= {{p_sampleIn_V_superSample_dout[545:525]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= {{p_sampleIn_V_superSample_dout[230:210]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= {{p_sampleIn_V_superSample_dout[566:546]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= {{p_sampleIn_V_superSample_dout[251:231]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= {{p_sampleIn_V_superSample_dout[587:567]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= {{p_sampleIn_V_superSample_dout[272:252]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= {{p_sampleIn_V_superSample_dout[608:588]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= {{p_sampleIn_V_superSample_dout[293:273]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= {{p_sampleIn_V_superSample_dout[629:609]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= {{p_sampleIn_V_superSample_dout[314:294]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= {{p_sampleIn_V_superSample_dout[650:630]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= {{p_sampleIn_V_superSample_dout[335:315]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= {{p_sampleIn_V_superSample_dout[671:651]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= {{p_sampleIn_V_superSample_dout[356:336]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= 1'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= {{p_sampleIn_V_superSample_dout[41:21]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1214_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= 21'd0;
        end else if ((empty_n_fu_1214_p1 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= trunc_ln203_fu_1222_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1133)) begin
        if ((icmp_ln879_fu_1590_p2 == 1'd1)) begin
            pf_count_V_1 <= 4'd0;
        end else if ((icmp_ln879_fu_1590_p2 == 1'd0)) begin
            pf_count_V_1 <= add_ln700_fu_1596_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2695 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_047_reg_462 <= t_reg_2690;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2695 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_047_reg_462 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_loa_reg_2702_pp0_iter9_reg == 1'd0) | (empty_n_reg_2526_pp0_iter9_reg == 1'd1)))) begin
        and_ln498_14_reg_3106 <= and_ln498_14_fu_2481_p2;
        commuted_output_samp_100_reg_3001 <= call_ret_process_r_fu_922_ap_return_12;
        commuted_output_samp_101_reg_3006 <= call_ret_process_r_fu_922_ap_return_13;
        commuted_output_samp_102_reg_3011 <= call_ret_process_r_fu_922_ap_return_14;
        commuted_output_samp_103_reg_3016 <= call_ret_process_r_fu_922_ap_return_15;
        commuted_output_samp_104_reg_3021 <= call_ret_process_r_fu_922_ap_return_16;
        commuted_output_samp_105_reg_3026 <= call_ret_process_r_fu_922_ap_return_17;
        commuted_output_samp_106_reg_3031 <= call_ret_process_r_fu_922_ap_return_18;
        commuted_output_samp_107_reg_3036 <= call_ret_process_r_fu_922_ap_return_19;
        commuted_output_samp_108_reg_3041 <= call_ret_process_r_fu_922_ap_return_20;
        commuted_output_samp_109_reg_3046 <= call_ret_process_r_fu_922_ap_return_21;
        commuted_output_samp_110_reg_3051 <= call_ret_process_r_fu_922_ap_return_22;
        commuted_output_samp_111_reg_3056 <= call_ret_process_r_fu_922_ap_return_23;
        commuted_output_samp_112_reg_3061 <= call_ret_process_r_fu_922_ap_return_24;
        commuted_output_samp_113_reg_3066 <= call_ret_process_r_fu_922_ap_return_25;
        commuted_output_samp_114_reg_3071 <= call_ret_process_r_fu_922_ap_return_26;
        commuted_output_samp_115_reg_3076 <= call_ret_process_r_fu_922_ap_return_27;
        commuted_output_samp_116_reg_3081 <= call_ret_process_r_fu_922_ap_return_28;
        commuted_output_samp_117_reg_3086 <= call_ret_process_r_fu_922_ap_return_29;
        commuted_output_samp_118_reg_3091 <= call_ret_process_r_fu_922_ap_return_30;
        commuted_output_samp_119_reg_3096 <= call_ret_process_r_fu_922_ap_return_31;
        commuted_output_samp_120_reg_3101 <= call_ret_process_r_fu_922_ap_return_32;
        commuted_output_samp_121_reg_2951 <= call_ret_process_r_fu_922_ap_return_0;
        commuted_output_samp_91_reg_2956 <= call_ret_process_r_fu_922_ap_return_3;
        commuted_output_samp_92_reg_2961 <= call_ret_process_r_fu_922_ap_return_4;
        commuted_output_samp_93_reg_2966 <= call_ret_process_r_fu_922_ap_return_5;
        commuted_output_samp_94_reg_2971 <= call_ret_process_r_fu_922_ap_return_6;
        commuted_output_samp_95_reg_2976 <= call_ret_process_r_fu_922_ap_return_7;
        commuted_output_samp_96_reg_2981 <= call_ret_process_r_fu_922_ap_return_8;
        commuted_output_samp_97_reg_2986 <= call_ret_process_r_fu_922_ap_return_9;
        commuted_output_samp_98_reg_2991 <= call_ret_process_r_fu_922_ap_return_10;
        commuted_output_samp_99_reg_2996 <= call_ret_process_r_fu_922_ap_return_11;
        commuted_output_samp_reg_2946 <= call_ret_process_r_fu_922_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_100_reg_522 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_100_reg_522;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_101_reg_533 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_101_reg_533;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_102_reg_544 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_102_reg_544;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_103_reg_555 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_103_reg_555;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_104_reg_566 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_104_reg_566;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_105_reg_577 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_105_reg_577;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_106_reg_588 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_106_reg_588;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_107_reg_599 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_107_reg_599;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_108_reg_610 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_108_reg_610;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_109_reg_621 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_109_reg_621;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_110_reg_632 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_110_reg_632;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_111_reg_643 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_111_reg_643;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_112_reg_654 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_112_reg_654;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_113_reg_665 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_113_reg_665;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_114_reg_676 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_114_reg_676;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_115_reg_687 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_115_reg_687;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_116_reg_698 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_116_reg_698;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_117_reg_709 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_117_reg_709;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_118_reg_720 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_118_reg_720;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_119_reg_731 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_119_reg_731;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_120_reg_742 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_120_reg_742;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_121_reg_753 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_121_reg_753;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_122_reg_764 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_122_reg_764;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_123_reg_775 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_123_reg_775;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_124_reg_786 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_124_reg_786;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_125_reg_797 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_125_reg_797;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_126_reg_808 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_126_reg_808;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_127_reg_819 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_127_reg_819;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_128_reg_830 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_128_reg_830;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_97_reg_487 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_97_reg_487;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_98_reg_498;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_99_reg_511 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_99_reg_511;
        ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_476 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2526 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V_3 <= control_count_V_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2526 == 1'd1) & (icmp_ln879_fu_1590_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_count_V_3 <= add_ln700_1_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_fu_1214_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall <= icmp_ln457_fu_1552_p2;
        sample_in_read_count_3 <= add_ln700_2_fu_1546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2526 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_loa_reg_2702 <= delay_line_stall;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        delay_line_stall_loa_reg_2702_pp0_iter10_reg <= delay_line_stall_loa_reg_2702_pp0_iter9_reg;
        delay_line_stall_loa_reg_2702_pp0_iter2_reg <= delay_line_stall_loa_reg_2702;
        delay_line_stall_loa_reg_2702_pp0_iter3_reg <= delay_line_stall_loa_reg_2702_pp0_iter2_reg;
        delay_line_stall_loa_reg_2702_pp0_iter4_reg <= delay_line_stall_loa_reg_2702_pp0_iter3_reg;
        delay_line_stall_loa_reg_2702_pp0_iter5_reg <= delay_line_stall_loa_reg_2702_pp0_iter4_reg;
        delay_line_stall_loa_reg_2702_pp0_iter6_reg <= delay_line_stall_loa_reg_2702_pp0_iter5_reg;
        delay_line_stall_loa_reg_2702_pp0_iter7_reg <= delay_line_stall_loa_reg_2702_pp0_iter6_reg;
        delay_line_stall_loa_reg_2702_pp0_iter8_reg <= delay_line_stall_loa_reg_2702_pp0_iter7_reg;
        delay_line_stall_loa_reg_2702_pp0_iter9_reg <= delay_line_stall_loa_reg_2702_pp0_iter8_reg;
        empty_n_reg_2526_pp0_iter10_reg <= empty_n_reg_2526_pp0_iter9_reg;
        empty_n_reg_2526_pp0_iter2_reg <= empty_n_reg_2526_pp0_iter1_reg;
        empty_n_reg_2526_pp0_iter3_reg <= empty_n_reg_2526_pp0_iter2_reg;
        empty_n_reg_2526_pp0_iter4_reg <= empty_n_reg_2526_pp0_iter3_reg;
        empty_n_reg_2526_pp0_iter5_reg <= empty_n_reg_2526_pp0_iter4_reg;
        empty_n_reg_2526_pp0_iter6_reg <= empty_n_reg_2526_pp0_iter5_reg;
        empty_n_reg_2526_pp0_iter7_reg <= empty_n_reg_2526_pp0_iter6_reg;
        empty_n_reg_2526_pp0_iter8_reg <= empty_n_reg_2526_pp0_iter7_reg;
        empty_n_reg_2526_pp0_iter9_reg <= empty_n_reg_2526_pp0_iter8_reg;
        icmp_ln436_reg_2695_pp0_iter10_reg <= icmp_ln436_reg_2695_pp0_iter9_reg;
        icmp_ln436_reg_2695_pp0_iter2_reg <= icmp_ln436_reg_2695_pp0_iter1_reg;
        icmp_ln436_reg_2695_pp0_iter3_reg <= icmp_ln436_reg_2695_pp0_iter2_reg;
        icmp_ln436_reg_2695_pp0_iter4_reg <= icmp_ln436_reg_2695_pp0_iter3_reg;
        icmp_ln436_reg_2695_pp0_iter5_reg <= icmp_ln436_reg_2695_pp0_iter4_reg;
        icmp_ln436_reg_2695_pp0_iter6_reg <= icmp_ln436_reg_2695_pp0_iter5_reg;
        icmp_ln436_reg_2695_pp0_iter7_reg <= icmp_ln436_reg_2695_pp0_iter6_reg;
        icmp_ln436_reg_2695_pp0_iter8_reg <= icmp_ln436_reg_2695_pp0_iter7_reg;
        icmp_ln436_reg_2695_pp0_iter9_reg <= icmp_ln436_reg_2695_pp0_iter8_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter3_reg <= temp_tagged_output_t_142_reg_2711;
        temp_tagged_output_t_142_reg_2711_pp0_iter4_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter3_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter5_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter4_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter6_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter5_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter7_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter6_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter8_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter7_reg;
        temp_tagged_output_t_142_reg_2711_pp0_iter9_reg <= temp_tagged_output_t_142_reg_2711_pp0_iter8_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter3_reg <= temp_tagged_output_t_143_reg_2716;
        temp_tagged_output_t_143_reg_2716_pp0_iter4_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter3_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter5_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter4_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter6_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter5_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter7_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter6_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter8_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter7_reg;
        temp_tagged_output_t_143_reg_2716_pp0_iter9_reg <= temp_tagged_output_t_143_reg_2716_pp0_iter8_reg;
        temp_tagged_output_t_reg_2706_pp0_iter3_reg <= temp_tagged_output_t_reg_2706;
        temp_tagged_output_t_reg_2706_pp0_iter4_reg <= temp_tagged_output_t_reg_2706_pp0_iter3_reg;
        temp_tagged_output_t_reg_2706_pp0_iter5_reg <= temp_tagged_output_t_reg_2706_pp0_iter4_reg;
        temp_tagged_output_t_reg_2706_pp0_iter6_reg <= temp_tagged_output_t_reg_2706_pp0_iter5_reg;
        temp_tagged_output_t_reg_2706_pp0_iter7_reg <= temp_tagged_output_t_reg_2706_pp0_iter6_reg;
        temp_tagged_output_t_reg_2706_pp0_iter8_reg <= temp_tagged_output_t_reg_2706_pp0_iter7_reg;
        temp_tagged_output_t_reg_2706_pp0_iter9_reg <= temp_tagged_output_t_reg_2706_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_reg_2526 <= p_sampleIn_V_superSa_nbread_fu_434_p2_0;
        empty_n_reg_2526_pp0_iter1_reg <= empty_n_reg_2526;
        icmp_ln436_reg_2695 <= icmp_ln436_fu_1570_p2;
        icmp_ln436_reg_2695_pp0_iter1_reg <= icmp_ln436_reg_2695;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_2690 <= t_fu_1536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        temp_tagged_output_t_142_reg_2711 <= temp_tagged_output_t_142_fu_1944_p18;
        temp_tagged_output_t_143_reg_2716 <= temp_tagged_output_t_143_fu_1982_p18;
        temp_tagged_output_t_reg_2706 <= temp_tagged_output_t_fu_1906_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_loa_reg_2702_pp0_iter8_reg == 1'd0) | (empty_n_reg_2526_pp0_iter8_reg == 1'd1)))) begin
        temp_tagged_output_t_144_reg_2721 <= grp_genChain_fu_841_ap_return_0;
        temp_tagged_output_t_145_reg_2726 <= grp_genChain_fu_841_ap_return_1;
        temp_tagged_output_t_146_reg_2731 <= grp_genChain_fu_841_ap_return_2;
        temp_tagged_output_t_147_reg_2736 <= grp_genChain_fu_841_ap_return_3;
        temp_tagged_output_t_148_reg_2741 <= grp_genChain_fu_841_ap_return_4;
        temp_tagged_output_t_149_reg_2746 <= grp_genChain_fu_841_ap_return_5;
        temp_tagged_output_t_150_reg_2751 <= grp_genChain_fu_841_ap_return_6;
        temp_tagged_output_t_151_reg_2756 <= grp_genChain_fu_841_ap_return_7;
        temp_tagged_output_t_152_reg_2761 <= grp_genChain_fu_841_ap_return_8;
        temp_tagged_output_t_153_reg_2766 <= grp_genChain_fu_841_ap_return_9;
        temp_tagged_output_t_154_reg_2771 <= grp_genChain_fu_841_ap_return_10;
        temp_tagged_output_t_155_reg_2776 <= grp_genChain_fu_841_ap_return_11;
        temp_tagged_output_t_156_reg_2781 <= grp_genChain_fu_841_ap_return_12;
        temp_tagged_output_t_157_reg_2786 <= grp_genChain_fu_841_ap_return_13;
        temp_tagged_output_t_158_reg_2791 <= grp_genChain_fu_841_ap_return_14;
        temp_tagged_output_t_159_reg_2796 <= grp_genChain_fu_841_ap_return_15;
        temp_tagged_output_t_160_reg_2801 <= grp_genChain_fu_841_ap_return_16;
        temp_tagged_output_t_161_reg_2806 <= grp_genChain_fu_841_ap_return_17;
        temp_tagged_output_t_162_reg_2811 <= grp_genChain_fu_841_ap_return_18;
        temp_tagged_output_t_163_reg_2816 <= grp_genChain_fu_841_ap_return_19;
        temp_tagged_output_t_164_reg_2821 <= grp_genChain_fu_841_ap_return_20;
        temp_tagged_output_t_165_reg_2826 <= grp_genChain_fu_841_ap_return_21;
        temp_tagged_output_t_166_reg_2831 <= grp_genChain_fu_841_ap_return_22;
        temp_tagged_output_t_167_reg_2836 <= grp_genChain_fu_841_ap_return_23;
        temp_tagged_output_t_168_reg_2841 <= grp_genChain_fu_841_ap_return_24;
        temp_tagged_output_t_169_reg_2846 <= grp_genChain_fu_841_ap_return_25;
        temp_tagged_output_t_170_reg_2851 <= grp_genChain_fu_841_ap_return_26;
        temp_tagged_output_t_171_reg_2856 <= grp_genChain_fu_841_ap_return_27;
        temp_tagged_output_t_172_reg_2861 <= grp_genChain_fu_841_ap_return_28;
        temp_tagged_output_t_173_reg_2866 <= grp_genChain_fu_841_ap_return_29;
        temp_tagged_output_t_174_reg_2871 <= grp_genChain_fu_841_ap_return_30;
        temp_tagged_output_t_175_reg_2876 <= grp_genChain_fu_841_ap_return_31;
        temp_tagged_output_t_176_reg_2881 <= grp_genChain_fu_841_ap_return_32;
        temp_tagged_output_t_177_reg_2886 <= grp_genChain_fu_841_ap_return_33;
        temp_tagged_output_t_178_reg_2891 <= grp_genChain_fu_841_ap_return_34;
        temp_tagged_output_t_179_reg_2896 <= grp_genChain_fu_841_ap_return_35;
        temp_tagged_output_t_180_reg_2901 <= grp_genChain_fu_841_ap_return_36;
        temp_tagged_output_t_181_reg_2906 <= grp_genChain_fu_841_ap_return_37;
        temp_tagged_output_t_182_reg_2911 <= grp_genChain_fu_841_ap_return_38;
        temp_tagged_output_t_183_reg_2916 <= grp_genChain_fu_841_ap_return_39;
        temp_tagged_output_t_184_reg_2921 <= grp_genChain_fu_841_ap_return_40;
        temp_tagged_output_t_185_reg_2926 <= grp_genChain_fu_841_ap_return_41;
        temp_tagged_output_t_186_reg_2931 <= grp_genChain_fu_841_ap_return_42;
        temp_tagged_output_t_187_reg_2936 <= grp_genChain_fu_841_ap_return_43;
        temp_tagged_output_t_188_reg_2941 <= grp_genChain_fu_841_ap_return_44;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2695_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_903)) begin
        if ((icmp_ln436_reg_2695 == 1'd1)) begin
            ap_phi_mux_t_047_phi_fu_466_p6 = 9'd0;
        end else if ((icmp_ln436_reg_2695 == 1'd0)) begin
            ap_phi_mux_t_047_phi_fu_466_p6 = t_reg_2690;
        end else begin
            ap_phi_mux_t_047_phi_fu_466_p6 = t_047_reg_462;
        end
    end else begin
        ap_phi_mux_t_047_phi_fu_466_p6 = t_047_reg_462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_fu_1570_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_i_process_1_fu_1064_ap_ce = 1'b1;
    end else begin
        call_ret_i_process_1_fu_1064_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp231) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_process_r_fu_922_ap_ce = 1'b1;
    end else begin
        call_ret_process_r_fu_922_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_55_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_55_we0 = 1'd1;
    end else begin
        control_delayline_Ar_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_207_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_207_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_207_we0 = 1'd1;
    end else begin
        delayline_Array_samp_207_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_239_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_239_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_239_we0 = 1'd1;
    end else begin
        delayline_Array_samp_239_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_63_ce0 = 1'd1;
    end else begin
        delayline_Array_vali_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_63_we0 = 1'd1;
    end else begin
        delayline_Array_vali_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp178) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_genChain_fu_841_ap_ce = 1'b1;
    end else begin
        grp_genChain_fu_841_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_sampleIn_V_superSample_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_sampleIn_V_superSample_read = 1'b1;
    end else begin
        p_sampleIn_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_sampleOut_V_superSample_blk_n = p_sampleOut_V_superSample_full_n;
    end else begin
        p_sampleOut_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1))) begin
        p_sampleOut_V_superSample_write = 1'b1;
    end else begin
        p_sampleOut_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1614_p2 = (control_count_V_3 + 4'd1);

assign add_ln700_2_fu_1546_p2 = (sample_in_read_count_3 + 8'd1);

assign add_ln700_fu_1596_p2 = (pf_count_V_1 + 4'd1);

assign and_ln498_10_fu_2457_p2 = (call_ret_process_r_fu_922_ap_return_45 & call_ret_process_r_fu_922_ap_return_44);

assign and_ln498_11_fu_2463_p2 = (call_ret_process_r_fu_922_ap_return_47 & call_ret_process_r_fu_922_ap_return_46);

assign and_ln498_12_fu_2469_p2 = (and_ln498_11_fu_2463_p2 & and_ln498_10_fu_2457_p2);

assign and_ln498_13_fu_2475_p2 = (and_ln498_9_fu_2451_p2 & and_ln498_12_fu_2469_p2);

assign and_ln498_14_fu_2481_p2 = (and_ln498_6_fu_2433_p2 & and_ln498_13_fu_2475_p2);

assign and_ln498_1_fu_2403_p2 = (call_ret_process_r_fu_922_ap_return_35 & call_ret_process_r_fu_922_ap_return_34);

assign and_ln498_2_fu_2409_p2 = (and_ln498_fu_2397_p2 & and_ln498_1_fu_2403_p2);

assign and_ln498_3_fu_2415_p2 = (call_ret_process_r_fu_922_ap_return_37 & call_ret_process_r_fu_922_ap_return_36);

assign and_ln498_4_fu_2421_p2 = (call_ret_process_r_fu_922_ap_return_39 & call_ret_process_r_fu_922_ap_return_38);

assign and_ln498_5_fu_2427_p2 = (and_ln498_4_fu_2421_p2 & and_ln498_3_fu_2415_p2);

assign and_ln498_6_fu_2433_p2 = (and_ln498_5_fu_2427_p2 & and_ln498_2_fu_2409_p2);

assign and_ln498_7_fu_2439_p2 = (call_ret_process_r_fu_922_ap_return_41 & call_ret_process_r_fu_922_ap_return_40);

assign and_ln498_8_fu_2445_p2 = (call_ret_process_r_fu_922_ap_return_43 & call_ret_process_r_fu_922_ap_return_42);

assign and_ln498_9_fu_2451_p2 = (and_ln498_8_fu_2445_p2 & and_ln498_7_fu_2439_p2);

assign and_ln498_fu_2397_p2 = (call_ret_process_r_fu_922_ap_return_33 & call_ret_process_r_fu_922_ap_return_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp178 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp231 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op297_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call102 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call3 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call56 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op297_write_state13 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1133 = ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2526 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_903 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_100_reg_522 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_101_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_102_reg_544 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_103_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_104_reg_566 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_105_reg_577 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_106_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_107_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_108_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_109_reg_621 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_110_reg_632 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_111_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_112_reg_654 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_113_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_114_reg_676 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_115_reg_687 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_116_reg_698 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_117_reg_709 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_118_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_119_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_120_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_121_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_122_reg_764 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_123_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_124_reg_786 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_125_reg_797 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_126_reg_808 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_127_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_128_reg_830 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_97_reg_487 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_98_reg_498 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_99_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_476 = 'bx;

always @ (*) begin
    ap_predicate_op125_call_state4 = ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_call_state4_state3 = ((delay_line_stall == 1'd0) | (empty_n_reg_2526 == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_call_state4 = ((delay_line_stall_loa_reg_2702 == 1'd0) | (empty_n_reg_2526_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_call_state4_state3 = ((delay_line_stall == 1'd0) | (empty_n_reg_2526 == 1'd1));
end

always @ (*) begin
    ap_predicate_op231_call_state12 = ((delay_line_stall_loa_reg_2702_pp0_iter9_reg == 1'd0) | (empty_n_reg_2526_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op231_call_state12_state11 = ((delay_line_stall_loa_reg_2702_pp0_iter8_reg == 1'd0) | (empty_n_reg_2526_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op297_write_state13 = (((empty_n_reg_2526_pp0_iter10_reg == 1'd1) & (1'd1 == and_ln498_14_reg_3106)) | ((delay_line_stall_loa_reg_2702_pp0_iter10_reg == 1'd0) & (1'd1 == and_ln498_14_reg_3106)));
end

assign call_ret_i_process_1_fu_1064_ap_start = call_ret_i_process_1_fu_1064_ap_start_reg;

assign call_ret_i_process_1_fu_1064_p_in_0_valid_read = ap_phi_reg_pp0_iter2_temp_tagged_input_tr_98_reg_498;

assign call_ret_process_r_fu_922_ap_start = call_ret_process_r_fu_922_ap_start_reg;

assign call_ret_process_r_fu_922_p_in_0_valid_read = temp_tagged_output_t_143_reg_2716_pp0_iter9_reg;

assign call_ret_process_r_fu_922_p_in_10_valid_read = temp_tagged_output_t_173_reg_2866;

assign call_ret_process_r_fu_922_p_in_11_valid_read = temp_tagged_output_t_176_reg_2881;

assign call_ret_process_r_fu_922_p_in_12_valid_read = temp_tagged_output_t_179_reg_2896;

assign call_ret_process_r_fu_922_p_in_13_valid_read = temp_tagged_output_t_182_reg_2911;

assign call_ret_process_r_fu_922_p_in_14_valid_read = temp_tagged_output_t_185_reg_2926;

assign call_ret_process_r_fu_922_p_in_15_valid_read = temp_tagged_output_t_188_reg_2941;

assign call_ret_process_r_fu_922_p_in_1_valid_read = temp_tagged_output_t_146_reg_2731;

assign call_ret_process_r_fu_922_p_in_2_valid_read = temp_tagged_output_t_149_reg_2746;

assign call_ret_process_r_fu_922_p_in_3_valid_read = temp_tagged_output_t_152_reg_2761;

assign call_ret_process_r_fu_922_p_in_4_valid_read = temp_tagged_output_t_155_reg_2776;

assign call_ret_process_r_fu_922_p_in_5_valid_read = temp_tagged_output_t_158_reg_2791;

assign call_ret_process_r_fu_922_p_in_6_valid_read = temp_tagged_output_t_161_reg_2806;

assign call_ret_process_r_fu_922_p_in_7_valid_read = temp_tagged_output_t_164_reg_2821;

assign call_ret_process_r_fu_922_p_in_8_valid_read = temp_tagged_output_t_167_reg_2836;

assign call_ret_process_r_fu_922_p_in_9_valid_read = temp_tagged_output_t_170_reg_2851;

assign empty_n_fu_1214_p1 = p_sampleIn_V_superSa_nbread_fu_434_p2_0;

assign grp_genChain_fu_841_ap_start = grp_genChain_fu_841_ap_start_reg;

assign grp_genChain_fu_841_control_bits_V_23 = control_delayline_Ar_55_q0[3:0];

assign grp_genChain_fu_841_p_in_0_valid_read = call_ret_i_process_1_fu_1064_ap_return_44;

assign grp_genChain_fu_841_p_in_10_valid_read = call_ret_i_process_1_fu_1064_ap_return_14;

assign grp_genChain_fu_841_p_in_11_valid_read = call_ret_i_process_1_fu_1064_ap_return_11;

assign grp_genChain_fu_841_p_in_12_valid_read = call_ret_i_process_1_fu_1064_ap_return_8;

assign grp_genChain_fu_841_p_in_13_valid_read = call_ret_i_process_1_fu_1064_ap_return_5;

assign grp_genChain_fu_841_p_in_14_valid_read = call_ret_i_process_1_fu_1064_ap_return_2;

assign grp_genChain_fu_841_p_in_15_valid_read = delayline_Array_vali_63_q0;

assign grp_genChain_fu_841_p_in_1_valid_read = call_ret_i_process_1_fu_1064_ap_return_41;

assign grp_genChain_fu_841_p_in_2_valid_read = call_ret_i_process_1_fu_1064_ap_return_38;

assign grp_genChain_fu_841_p_in_3_valid_read = call_ret_i_process_1_fu_1064_ap_return_35;

assign grp_genChain_fu_841_p_in_4_valid_read = call_ret_i_process_1_fu_1064_ap_return_32;

assign grp_genChain_fu_841_p_in_5_valid_read = call_ret_i_process_1_fu_1064_ap_return_29;

assign grp_genChain_fu_841_p_in_6_valid_read = call_ret_i_process_1_fu_1064_ap_return_26;

assign grp_genChain_fu_841_p_in_7_valid_read = call_ret_i_process_1_fu_1064_ap_return_23;

assign grp_genChain_fu_841_p_in_8_valid_read = call_ret_i_process_1_fu_1064_ap_return_20;

assign grp_genChain_fu_841_p_in_9_valid_read = call_ret_i_process_1_fu_1064_ap_return_17;

assign icmp_ln436_fu_1570_p2 = ((ap_phi_mux_t_047_phi_fu_466_p6 == 9'd495) ? 1'b1 : 1'b0);

assign icmp_ln457_fu_1552_p2 = ((sample_in_read_count_3 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1590_p2 = ((pf_count_V_1 == 4'd15) ? 1'b1 : 1'b0);

assign p_sampleIn_V_superSa_nbread_fu_434_p2_0 = p_sampleIn_V_superSample_empty_n;

assign p_sampleOut_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{commuted_output_samp_120_reg_3101}, {commuted_output_samp_119_reg_3096}}, {commuted_output_samp_118_reg_3091}}, {commuted_output_samp_117_reg_3086}}, {commuted_output_samp_116_reg_3081}}, {commuted_output_samp_115_reg_3076}}, {commuted_output_samp_114_reg_3071}}, {commuted_output_samp_113_reg_3066}}, {commuted_output_samp_112_reg_3061}}, {commuted_output_samp_111_reg_3056}}, {commuted_output_samp_110_reg_3051}}, {commuted_output_samp_109_reg_3046}}, {commuted_output_samp_108_reg_3041}}, {commuted_output_samp_107_reg_3036}}, {commuted_output_samp_106_reg_3031}}, {commuted_output_samp_reg_2946}}, {commuted_output_samp_105_reg_3026}}, {commuted_output_samp_104_reg_3021}}, {commuted_output_samp_103_reg_3016}}, {commuted_output_samp_102_reg_3011}}, {commuted_output_samp_101_reg_3006}}, {commuted_output_samp_100_reg_3001}}, {commuted_output_samp_99_reg_2996}}, {commuted_output_samp_98_reg_2991}}, {commuted_output_samp_97_reg_2986}}, {commuted_output_samp_96_reg_2981}}, {commuted_output_samp_95_reg_2976}}, {commuted_output_samp_94_reg_2971}}, {commuted_output_samp_93_reg_2966}}, {commuted_output_samp_92_reg_2961}}, {commuted_output_samp_91_reg_2956}}, {commuted_output_samp_121_reg_2951}};

assign t_fu_1536_p2 = (9'd1 + ap_phi_mux_t_047_phi_fu_466_p6);

assign trunc_ln203_fu_1222_p1 = p_sampleIn_V_superSample_dout[20:0];

assign zext_ln66_fu_1892_p1 = control_bits_V_3;

endmodule //streamingDataCommuto
