// Seed: 1468751414
macromodule module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4;
  assign module_2.id_3 = 0;
endmodule
module module_1;
  tri0 id_2, id_3;
  module_0 modCall_1 (id_3);
  uwire id_4, id_5;
  wor id_6;
  assign id_5 = id_6;
  tri1 id_7;
  supply1 id_8;
  id_9(
      -1, id_7, id_3, 1'b0, -1, id_7(1), id_4, id_3, 1, id_4 != -1, id_2, -1
  );
  assign id_8 = id_3 * id_1;
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output wor id_5
);
  wire id_7;
  module_0 modCall_1 (id_7);
endmodule
