set_power_wells	,	F_80
chv_dpio_cmn_power_well_disable	,	F_61
I915_WRITE	,	F_20
init_power_on	,	V_21
__intel_display_power_is_enabled	,	F_3
dev	,	V_24
pm_runtime_put_autosuspend	,	F_98
state	,	V_38
vlv_punit_read	,	F_35
IS_HASWELL	,	F_79
vlv_power_well_enable	,	F_38
vlv_cmnlane_wa	,	F_90
DISPLAY_PHY_CONTROL	,	V_63
intel_runtime_pm_disable	,	F_83
domain	,	V_9
DPIO_CTL	,	V_53
DPIO_PHY1	,	V_60
"enabling %s\n"	,	L_6
hsw_power_wells	,	V_72
DPIO_PHY0	,	V_59
device	,	V_78
IS_CHERRYVIEW	,	F_81
ctrl	,	V_39
i915_redisable_vga_power_on	,	F_48
mutex_init	,	F_78
is_enabled	,	V_12
PUNIT_POWER_WELL_DPIO_CMN_BC	,	V_49
pm_runtime_mark_last_busy	,	F_97
mutex_unlock	,	F_7
dpio_phy	,	V_56
hw_enabled	,	V_17
always_on	,	V_16
DISPLAY_PHY_STATUS	,	V_62
wait_for	,	F_22
PUNIT_POWER_WELL_DISP2D	,	V_46
hw_lock	,	V_41
INTEL_INFO	,	F_17
chv_pipe_power_well_enable	,	F_71
IS_VALLEYVIEW	,	F_82
drm_i915_private	,	V_1
i	,	V_13
uint32_t	,	T_1
initializing	,	V_48
pm_runtime_get_sync	,	F_86
DP_SSC_PWR_GATE	,	F_69
intel_power_domains_init	,	F_77
mutex_lock	,	F_6
"timout setting power well state %08x (%08x)\n"	,	L_4
"toggling display PHY side reset\n"	,	L_8
enable_requested	,	V_30
intel_display_power_domain	,	V_8
DRM_DEBUG_KMS	,	F_21
PUNIT_REG_PWRGT_STATUS	,	V_45
irq_lock	,	V_47
intel_runtime_pm_put	,	F_75
intel_power_domains_fini	,	F_88
i915_power_domains	,	V_10
vlv_power_wells	,	V_76
ret	,	V_18
pm_runtime_get_noresume	,	F_96
intel_display_power_is_enabled	,	F_5
HSW_PWR_WELL_DRIVER	,	V_5
intel_aux_display_runtime_get	,	F_92
pm_runtime_set_autosuspend_delay	,	F_102
count	,	V_32
PUNIT_POWER_WELL_DPIO_CMN_D	,	V_58
POSTING_READ	,	F_24
WARN	,	F_94
i915_power_well	,	V_3
valleyview_enable_display_irqs	,	F_45
ops	,	V_67
vga_get_uninterruptible	,	F_12
DRM_ERROR	,	F_23
DP_SSS_MASK	,	F_63
name	,	V_66
HAS_RUNTIME_PM	,	F_84
gen8_irq_power_well_post_enable	,	F_18
i9xx_always_on_power_well	,	V_77
disable_power_well	,	V_70
DP_SSS_PWR_ON	,	F_64
i915_get_cdclk_freq	,	F_107
HSW_PWR_WELL_BIOS	,	V_33
PUNIT_PWRGT_MASK	,	F_31
PUNIT_PWRGT_PWR_GATE	,	F_33
HSW_PWR_WELL_ENABLE_REQUEST	,	V_6
"RC6 disabled, disabling runtime PM support\n"	,	L_11
PHY_COM_LANE_RESET_DEASSERT	,	F_60
"Enabling power well\n"	,	L_1
PUNIT_REG_PWRGT_CTRL	,	V_43
mask	,	V_37
outb	,	F_13
DP_SSC_PWR_ON	,	F_68
vlv_dpio_cmn_power_well_disable	,	F_55
intel_power_domains_resume	,	F_89
"Getting nosync-ref while suspended.\n"	,	L_10
DP_SSS_PWR_GATE	,	F_65
intel_runtime_pm_get	,	F_73
i9xx_always_on_power_well_enabled	,	F_29
domain_use_count	,	V_68
vlv_punit_write	,	F_36
chv_pipe_power_well_disable	,	F_72
dev_priv	,	V_2
sync_hw	,	V_79
drm_device	,	V_23
enable	,	V_20
tmp	,	V_31
hsw_power_well_sync_hw	,	F_25
lock	,	V_19
hsw_power_well_enabled	,	F_1
"Requesting to disable the power well\n"	,	L_3
i915	,	V_69
hsw_pwr	,	V_73
"Device still suspended.\n"	,	L_9
DPLL	,	F_53
lookup_power_well	,	F_76
chv_power_wells	,	V_75
suspended	,	V_15
PUNIT_PWRGT_PWR_ON	,	F_32
disp2d	,	V_81
punit_power_well	,	V_34
COND	,	F_34
DRM_INFO	,	F_101
for_each_power_well_rev	,	F_4
VGA_RSRC_LEGACY_IO	,	V_26
ENODEV	,	V_82
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_52
valleyview_disable_display_irqs	,	F_50
chv_set_pipe_power_well	,	F_67
cmn	,	V_80
POWER_DOMAIN_AUDIO	,	V_83
vga_put	,	F_15
I915_READ	,	F_2
i915_request_power_well	,	F_104
vlv_power_well_sync_hw	,	F_37
enabled	,	V_44
out	,	V_42
gen	,	V_29
i915_release_power_well	,	F_106
hsw_power_well_disable	,	F_27
pm_runtime_disable	,	F_87
PIPE_B	,	V_50
PIPE_A	,	V_64
HSW_PWR_WELL_STATE_ENABLED	,	V_7
hsw_set_power_well	,	F_19
spin_unlock_irq	,	F_46
PIPE_C	,	V_61
DPIO_CMNRST	,	V_54
DP_SSC_MASK	,	F_66
vlv_power_well_enabled	,	F_40
intel_aux_display_runtime_put	,	F_93
disable	,	V_71
intel_display_power_put	,	F_10
udelay	,	F_54
chv_dpio_cmn_power_well_enable	,	F_58
phy	,	V_57
bdw_power_wells	,	V_74
power_well	,	V_4
vlv_power_well_disable	,	F_39
data	,	V_36
intel_enable_rc6	,	F_85
hsw_power_well_enable	,	F_26
"disabling %s\n"	,	L_7
pdev	,	V_25
PUNIT_REG_DSPFREQ	,	V_65
u32	,	T_2
intel_runtime_pm_get_noresume	,	F_95
spin_lock_irq	,	F_44
pipe	,	V_55
vlv_dpio_cmn_power_well_enable	,	F_52
"Display PHY %d is not power up\n"	,	L_5
intel_display_power_get	,	F_9
VGA_MSR_WRITE	,	V_28
for_each_pipe	,	F_56
intel_display_set_init_power	,	F_8
intel_power_domains_init_hw	,	F_91
chv_pipe_power_well_sync_hw	,	F_70
assert_pll_disabled	,	F_57
power_domains	,	V_11
vlv_display_power_well_enable	,	F_42
WARN_ON_ONCE	,	F_43
POWER_DOMAIN_INIT	,	V_22
pm_runtime_set_active	,	F_100
vlv_display_power_well_disable	,	F_49
"Timeout enabling power well\n"	,	L_2
for_each_power_well	,	F_74
inb	,	F_14
power_well_id	,	V_35
intel_ddi_get_cdclk_freq	,	F_108
chv_pipe_power_well_enabled	,	F_62
hsw_power_well_post_enable	,	F_11
vlv_power_sequencer_reset	,	F_51
PHY_POWERGOOD	,	F_59
IS_BROADWELL	,	F_16
WARN_ON	,	F_41
VGA_MSR_READ	,	V_27
DPLL_REFA_CLK_ENABLE_VLV	,	V_51
vlv_set_power_well	,	F_30
pm_runtime_use_autosuspend	,	F_103
container_of	,	F_105
rps	,	V_40
intel_runtime_pm_enable	,	F_99
pm	,	V_14
i9xx_always_on_power_well_noop	,	F_28
intel_hpd_init	,	F_47
