{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@84:94@HdlIdDef", "reg [63:0] fcs_output_tdata_0;\nreg [63:0] fcs_output_tdata_1;\nreg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@89:99", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@84:94", "reg [63:0] fcs_output_tdata_0;\nreg [63:0] fcs_output_tdata_1;\nreg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@82:92", "reg [7:0]  fcs_input_tkeep;\n\nreg [63:0] fcs_output_tdata_0;\nreg [63:0] fcs_output_tdata_1;\nreg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@81:91", "reg [63:0] fcs_input_tdata;\nreg [7:0]  fcs_input_tkeep;\n\nreg [63:0] fcs_output_tdata_0;\nreg [63:0] fcs_output_tdata_1;\nreg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97", "reg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96", "reg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96", "reg [7:0] fcs_output_tkeep_0;\nreg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97", "reg [7:0] fcs_output_tkeep_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"]], "Diff Content": {"Delete": [[89, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[89, "reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n"]]}}