{
  "module_name": "ixgbe_type.h",
  "hash_id": "fbba6df4be074673152546e0f186ef10880b60b7522791d24d5608d689cf8c9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ixgbe/ixgbe_type.h",
  "human_readable_source": " \n \n\n#ifndef _IXGBE_TYPE_H_\n#define _IXGBE_TYPE_H_\n\n#include <linux/types.h>\n#include <linux/mdio.h>\n#include <linux/netdevice.h>\n\n \n#define IXGBE_DEV_ID_82598               0x10B6\n#define IXGBE_DEV_ID_82598_BX            0x1508\n#define IXGBE_DEV_ID_82598AF_DUAL_PORT   0x10C6\n#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7\n#define IXGBE_DEV_ID_82598EB_SFP_LOM     0x10DB\n#define IXGBE_DEV_ID_82598AT             0x10C8\n#define IXGBE_DEV_ID_82598AT2            0x150B\n#define IXGBE_DEV_ID_82598EB_CX4         0x10DD\n#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 0x10EC\n#define IXGBE_DEV_ID_82598_DA_DUAL_PORT  0x10F1\n#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM      0x10E1\n#define IXGBE_DEV_ID_82598EB_XF_LR       0x10F4\n#define IXGBE_DEV_ID_82599_KX4           0x10F7\n#define IXGBE_DEV_ID_82599_KX4_MEZZ      0x1514\n#define IXGBE_DEV_ID_82599_KR            0x1517\n#define IXGBE_DEV_ID_82599_T3_LOM        0x151C\n#define IXGBE_DEV_ID_82599_CX4           0x10F9\n#define IXGBE_DEV_ID_82599_SFP           0x10FB\n#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE       0x152a\n#define IXGBE_DEV_ID_82599_SFP_FCOE      0x1529\n#define IXGBE_SUBDEV_ID_82599_SFP        0x11A9\n#define IXGBE_SUBDEV_ID_82599_SFP_WOL0   0x1071\n#define IXGBE_SUBDEV_ID_82599_RNDC       0x1F72\n#define IXGBE_SUBDEV_ID_82599_560FLR     0x17D0\n#define IXGBE_SUBDEV_ID_82599_SP_560FLR  0x211B\n#define IXGBE_SUBDEV_ID_82599_LOM_SNAP6\t\t0x2159\n#define IXGBE_SUBDEV_ID_82599_SFP_1OCP\t\t0x000D\n#define IXGBE_SUBDEV_ID_82599_SFP_2OCP\t\t0x0008\n#define IXGBE_SUBDEV_ID_82599_SFP_LOM_OEM1\t0x8976\n#define IXGBE_SUBDEV_ID_82599_SFP_LOM_OEM2\t0x06EE\n#define IXGBE_SUBDEV_ID_82599_ECNA_DP    0x0470\n#define IXGBE_DEV_ID_82599_SFP_EM        0x1507\n#define IXGBE_DEV_ID_82599_SFP_SF2       0x154D\n#define IXGBE_DEV_ID_82599EN_SFP         0x1557\n#define IXGBE_SUBDEV_ID_82599EN_SFP_OCP1 0x0001\n#define IXGBE_DEV_ID_82599_XAUI_LOM      0x10FC\n#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE 0x10F8\n#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ  0x000C\n#define IXGBE_DEV_ID_82599_LS            0x154F\n#define IXGBE_DEV_ID_X540T               0x1528\n#define IXGBE_DEV_ID_82599_SFP_SF_QP     0x154A\n#define IXGBE_DEV_ID_82599_QSFP_SF_QP    0x1558\n#define IXGBE_DEV_ID_X540T1              0x1560\n\n#define IXGBE_DEV_ID_X550T\t\t0x1563\n#define IXGBE_DEV_ID_X550T1\t\t0x15D1\n#define IXGBE_DEV_ID_X550EM_X_KX4\t0x15AA\n#define IXGBE_DEV_ID_X550EM_X_KR\t0x15AB\n#define IXGBE_DEV_ID_X550EM_X_SFP\t0x15AC\n#define IXGBE_DEV_ID_X550EM_X_10G_T\t0x15AD\n#define IXGBE_DEV_ID_X550EM_X_1G_T\t0x15AE\n#define IXGBE_DEV_ID_X550EM_X_XFI\t0x15B0\n#define IXGBE_DEV_ID_X550EM_A_KR\t0x15C2\n#define IXGBE_DEV_ID_X550EM_A_KR_L\t0x15C3\n#define IXGBE_DEV_ID_X550EM_A_SFP_N\t0x15C4\n#define IXGBE_DEV_ID_X550EM_A_SGMII\t0x15C6\n#define IXGBE_DEV_ID_X550EM_A_SGMII_L\t0x15C7\n#define IXGBE_DEV_ID_X550EM_A_10G_T\t0x15C8\n#define IXGBE_DEV_ID_X550EM_A_SFP\t0x15CE\n#define IXGBE_DEV_ID_X550EM_A_1G_T\t0x15E4\n#define IXGBE_DEV_ID_X550EM_A_1G_T_L\t0x15E5\n\n \n#define IXGBE_DEV_ID_82599_VF\t\t0x10ED\n#define IXGBE_DEV_ID_X540_VF\t\t0x1515\n#define IXGBE_DEV_ID_X550_VF\t\t0x1565\n#define IXGBE_DEV_ID_X550EM_X_VF\t0x15A8\n#define IXGBE_DEV_ID_X550EM_A_VF\t0x15C5\n\n#define IXGBE_CAT(r, m)\tIXGBE_##r##_##m\n\n#define IXGBE_BY_MAC(_hw, r)\t((_hw)->mvals[IXGBE_CAT(r, IDX)])\n\n \n#define IXGBE_CTRL      0x00000\n#define IXGBE_STATUS    0x00008\n#define IXGBE_CTRL_EXT  0x00018\n#define IXGBE_ESDP      0x00020\n#define IXGBE_EODSDP    0x00028\n\n#define IXGBE_I2CCTL_8259X\t0x00028\n#define IXGBE_I2CCTL_X540\tIXGBE_I2CCTL_8259X\n#define IXGBE_I2CCTL_X550\t0x15F5C\n#define IXGBE_I2CCTL_X550EM_x\tIXGBE_I2CCTL_X550\n#define IXGBE_I2CCTL_X550EM_a\tIXGBE_I2CCTL_X550\n#define IXGBE_I2CCTL(_hw)\tIXGBE_BY_MAC((_hw), I2CCTL)\n\n#define IXGBE_LEDCTL    0x00200\n#define IXGBE_FRTIMER   0x00048\n#define IXGBE_TCPTIMER  0x0004C\n#define IXGBE_CORESPARE 0x00600\n#define IXGBE_EXVET     0x05078\n\n \n#define IXGBE_EEC_8259X\t\t0x10010\n#define IXGBE_EEC_X540\t\tIXGBE_EEC_8259X\n#define IXGBE_EEC_X550\t\tIXGBE_EEC_8259X\n#define IXGBE_EEC_X550EM_x\tIXGBE_EEC_8259X\n#define IXGBE_EEC_X550EM_a\t0x15FF8\n#define IXGBE_EEC(_hw)\t\tIXGBE_BY_MAC((_hw), EEC)\n#define IXGBE_EERD      0x10014\n#define IXGBE_EEWR      0x10018\n#define IXGBE_FLA_8259X\t\t0x1001C\n#define IXGBE_FLA_X540\t\tIXGBE_FLA_8259X\n#define IXGBE_FLA_X550\t\tIXGBE_FLA_8259X\n#define IXGBE_FLA_X550EM_x\tIXGBE_FLA_8259X\n#define IXGBE_FLA_X550EM_a\t0x15F68\n#define IXGBE_FLA(_hw)\t\tIXGBE_BY_MAC((_hw), FLA)\n#define IXGBE_EEMNGCTL  0x10110\n#define IXGBE_EEMNGDATA 0x10114\n#define IXGBE_FLMNGCTL  0x10118\n#define IXGBE_FLMNGDATA 0x1011C\n#define IXGBE_FLMNGCNT  0x10120\n#define IXGBE_FLOP      0x1013C\n#define IXGBE_GRC_8259X\t\t0x10200\n#define IXGBE_GRC_X540\t\tIXGBE_GRC_8259X\n#define IXGBE_GRC_X550\t\tIXGBE_GRC_8259X\n#define IXGBE_GRC_X550EM_x\tIXGBE_GRC_8259X\n#define IXGBE_GRC_X550EM_a\t0x15F64\n#define IXGBE_GRC(_hw)\t\tIXGBE_BY_MAC((_hw), GRC)\n\n \n#define IXGBE_GRC_MNG  0x00000001  \n#define IXGBE_GRC_APME 0x00000002  \n\n#define IXGBE_VPDDIAG0  0x10204\n#define IXGBE_VPDDIAG1  0x10208\n\n \n#define IXGBE_I2C_CLK_IN_8259X\t\t0x00000001\n#define IXGBE_I2C_CLK_IN_X540\t\tIXGBE_I2C_CLK_IN_8259X\n#define IXGBE_I2C_CLK_IN_X550\t\t0x00004000\n#define IXGBE_I2C_CLK_IN_X550EM_x\tIXGBE_I2C_CLK_IN_X550\n#define IXGBE_I2C_CLK_IN_X550EM_a\tIXGBE_I2C_CLK_IN_X550\n#define IXGBE_I2C_CLK_IN(_hw)\t\tIXGBE_BY_MAC((_hw), I2C_CLK_IN)\n\n#define IXGBE_I2C_CLK_OUT_8259X\t\t0x00000002\n#define IXGBE_I2C_CLK_OUT_X540\t\tIXGBE_I2C_CLK_OUT_8259X\n#define IXGBE_I2C_CLK_OUT_X550\t\t0x00000200\n#define IXGBE_I2C_CLK_OUT_X550EM_x\tIXGBE_I2C_CLK_OUT_X550\n#define IXGBE_I2C_CLK_OUT_X550EM_a\tIXGBE_I2C_CLK_OUT_X550\n#define IXGBE_I2C_CLK_OUT(_hw)\t\tIXGBE_BY_MAC((_hw), I2C_CLK_OUT)\n\n#define IXGBE_I2C_DATA_IN_8259X\t\t0x00000004\n#define IXGBE_I2C_DATA_IN_X540\t\tIXGBE_I2C_DATA_IN_8259X\n#define IXGBE_I2C_DATA_IN_X550\t\t0x00001000\n#define IXGBE_I2C_DATA_IN_X550EM_x\tIXGBE_I2C_DATA_IN_X550\n#define IXGBE_I2C_DATA_IN_X550EM_a\tIXGBE_I2C_DATA_IN_X550\n#define IXGBE_I2C_DATA_IN(_hw)\t\tIXGBE_BY_MAC((_hw), I2C_DATA_IN)\n\n#define IXGBE_I2C_DATA_OUT_8259X\t0x00000008\n#define IXGBE_I2C_DATA_OUT_X540\t\tIXGBE_I2C_DATA_OUT_8259X\n#define IXGBE_I2C_DATA_OUT_X550\t\t0x00000400\n#define IXGBE_I2C_DATA_OUT_X550EM_x\tIXGBE_I2C_DATA_OUT_X550\n#define IXGBE_I2C_DATA_OUT_X550EM_a\tIXGBE_I2C_DATA_OUT_X550\n#define IXGBE_I2C_DATA_OUT(_hw)\t\tIXGBE_BY_MAC((_hw), I2C_DATA_OUT)\n\n#define IXGBE_I2C_DATA_OE_N_EN_8259X\t0\n#define IXGBE_I2C_DATA_OE_N_EN_X540\tIXGBE_I2C_DATA_OE_N_EN_8259X\n#define IXGBE_I2C_DATA_OE_N_EN_X550\t0x00000800\n#define IXGBE_I2C_DATA_OE_N_EN_X550EM_x\tIXGBE_I2C_DATA_OE_N_EN_X550\n#define IXGBE_I2C_DATA_OE_N_EN_X550EM_a\tIXGBE_I2C_DATA_OE_N_EN_X550\n#define IXGBE_I2C_DATA_OE_N_EN(_hw)\tIXGBE_BY_MAC((_hw), I2C_DATA_OE_N_EN)\n\n#define IXGBE_I2C_BB_EN_8259X\t\t0\n#define IXGBE_I2C_BB_EN_X540\t\tIXGBE_I2C_BB_EN_8259X\n#define IXGBE_I2C_BB_EN_X550\t\t0x00000100\n#define IXGBE_I2C_BB_EN_X550EM_x\tIXGBE_I2C_BB_EN_X550\n#define IXGBE_I2C_BB_EN_X550EM_a\tIXGBE_I2C_BB_EN_X550\n#define IXGBE_I2C_BB_EN(_hw)\t\tIXGBE_BY_MAC((_hw), I2C_BB_EN)\n\n#define IXGBE_I2C_CLK_OE_N_EN_8259X\t0\n#define IXGBE_I2C_CLK_OE_N_EN_X540\tIXGBE_I2C_CLK_OE_N_EN_8259X\n#define IXGBE_I2C_CLK_OE_N_EN_X550\t0x00002000\n#define IXGBE_I2C_CLK_OE_N_EN_X550EM_x\tIXGBE_I2C_CLK_OE_N_EN_X550\n#define IXGBE_I2C_CLK_OE_N_EN_X550EM_a\tIXGBE_I2C_CLK_OE_N_EN_X550\n#define IXGBE_I2C_CLK_OE_N_EN(_hw)\t IXGBE_BY_MAC((_hw), I2C_CLK_OE_N_EN)\n\n#define IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT\t500\n\n#define IXGBE_I2C_THERMAL_SENSOR_ADDR\t0xF8\n#define IXGBE_EMC_INTERNAL_DATA\t\t0x00\n#define IXGBE_EMC_INTERNAL_THERM_LIMIT\t0x20\n#define IXGBE_EMC_DIODE1_DATA\t\t0x01\n#define IXGBE_EMC_DIODE1_THERM_LIMIT\t0x19\n#define IXGBE_EMC_DIODE2_DATA\t\t0x23\n#define IXGBE_EMC_DIODE2_THERM_LIMIT\t0x1A\n\n#define IXGBE_MAX_SENSORS\t\t3\n\nstruct ixgbe_thermal_diode_data {\n\tu8 location;\n\tu8 temp;\n\tu8 caution_thresh;\n\tu8 max_op_thresh;\n};\n\nstruct ixgbe_thermal_sensor_data {\n\tstruct ixgbe_thermal_diode_data sensor[IXGBE_MAX_SENSORS];\n};\n\n#define NVM_OROM_OFFSET\t\t0x17\n#define NVM_OROM_BLK_LOW\t0x83\n#define NVM_OROM_BLK_HI\t\t0x84\n#define NVM_OROM_PATCH_MASK\t0xFF\n#define NVM_OROM_SHIFT\t\t8\n\n#define NVM_VER_MASK\t\t0x00FF\t \n#define NVM_VER_SHIFT\t\t8\t \n#define NVM_OEM_PROD_VER_PTR\t0x1B  \n#define NVM_OEM_PROD_VER_CAP_OFF 0x1  \n#define NVM_OEM_PROD_VER_OFF_L\t0x2   \n#define NVM_OEM_PROD_VER_OFF_H\t0x3   \n#define NVM_OEM_PROD_VER_CAP_MASK 0xF  \n#define NVM_OEM_PROD_VER_MOD_LEN 0x3  \n#define NVM_ETK_OFF_LOW\t\t0x2D  \n#define NVM_ETK_OFF_HI\t\t0x2E  \n#define NVM_ETK_SHIFT\t\t16    \n#define NVM_VER_INVALID\t\t0xFFFF\n#define NVM_ETK_VALID\t\t0x8000\n#define NVM_INVALID_PTR\t\t0xFFFF\n#define NVM_VER_SIZE\t\t32    \n\nstruct ixgbe_nvm_version {\n\tu32 etk_id;\n\tu8  nvm_major;\n\tu16 nvm_minor;\n\tu8  nvm_id;\n\n\tbool oem_valid;\n\tu8   oem_major;\n\tu8   oem_minor;\n\tu16  oem_release;\n\n\tbool or_valid;\n\tu8  or_major;\n\tu16 or_build;\n\tu8  or_patch;\n};\n\n \n#define IXGBE_EICR      0x00800\n#define IXGBE_EICS      0x00808\n#define IXGBE_EIMS      0x00880\n#define IXGBE_EIMC      0x00888\n#define IXGBE_EIAC      0x00810\n#define IXGBE_EIAM      0x00890\n#define IXGBE_EICS_EX(_i)   (0x00A90 + (_i) * 4)\n#define IXGBE_EIMS_EX(_i)   (0x00AA0 + (_i) * 4)\n#define IXGBE_EIMC_EX(_i)   (0x00AB0 + (_i) * 4)\n#define IXGBE_EIAM_EX(_i)   (0x00AD0 + (_i) * 4)\n \n#define IXGBE_MAX_INT_RATE 488281\n#define IXGBE_MIN_INT_RATE 956\n#define IXGBE_MAX_EITR     0x00000FF8\n#define IXGBE_MIN_EITR     8\n#define IXGBE_EITR(_i)  (((_i) <= 23) ? (0x00820 + ((_i) * 4)) : \\\n\t\t\t (0x012300 + (((_i) - 24) * 4)))\n#define IXGBE_EITR_ITR_INT_MASK 0x00000FF8\n#define IXGBE_EITR_LLI_MOD      0x00008000\n#define IXGBE_EITR_CNT_WDIS     0x80000000\n#define IXGBE_IVAR(_i)  (0x00900 + ((_i) * 4))  \n#define IXGBE_IVAR_MISC 0x00A00  \n#define IXGBE_EITRSEL   0x00894\n#define IXGBE_MSIXT     0x00000  \n#define IXGBE_MSIXPBA   0x02000  \n#define IXGBE_PBACL(_i) (((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))\n#define IXGBE_GPIE      0x00898\n\n \n#define IXGBE_FCADBUL   0x03210\n#define IXGBE_FCADBUH   0x03214\n#define IXGBE_FCAMACL   0x04328\n#define IXGBE_FCAMACH   0x0432C\n#define IXGBE_FCRTH_82599(_i) (0x03260 + ((_i) * 4))  \n#define IXGBE_FCRTL_82599(_i) (0x03220 + ((_i) * 4))  \n#define IXGBE_PFCTOP    0x03008\n#define IXGBE_FCTTV(_i) (0x03200 + ((_i) * 4))  \n#define IXGBE_FCRTL(_i) (0x03220 + ((_i) * 8))  \n#define IXGBE_FCRTH(_i) (0x03260 + ((_i) * 8))  \n#define IXGBE_FCRTV     0x032A0\n#define IXGBE_FCCFG     0x03D00\n#define IXGBE_TFCS      0x0CE00\n\n \n#define IXGBE_RDBAL(_i) (((_i) < 64) ? (0x01000 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D000 + (((_i) - 64) * 0x40)))\n#define IXGBE_RDBAH(_i) (((_i) < 64) ? (0x01004 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D004 + (((_i) - 64) * 0x40)))\n#define IXGBE_RDLEN(_i) (((_i) < 64) ? (0x01008 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D008 + (((_i) - 64) * 0x40)))\n#define IXGBE_RDH(_i)   (((_i) < 64) ? (0x01010 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D010 + (((_i) - 64) * 0x40)))\n#define IXGBE_RDT(_i)   (((_i) < 64) ? (0x01018 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D018 + (((_i) - 64) * 0x40)))\n#define IXGBE_RXDCTL(_i) (((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \\\n\t\t\t (0x0D028 + (((_i) - 64) * 0x40)))\n#define IXGBE_RSCCTL(_i) (((_i) < 64) ? (0x0102C + ((_i) * 0x40)) : \\\n\t\t\t (0x0D02C + (((_i) - 64) * 0x40)))\n#define IXGBE_RSCDBU     0x03028\n#define IXGBE_RDDCC      0x02F20\n#define IXGBE_RXMEMWRAP  0x03190\n#define IXGBE_STARCTRL   0x03024\n \n#define IXGBE_SRRCTL(_i) (((_i) <= 15) ? (0x02100 + ((_i) * 4)) : \\\n\t\t\t  (((_i) < 64) ? (0x01014 + ((_i) * 0x40)) : \\\n\t\t\t  (0x0D014 + (((_i) - 64) * 0x40))))\n \n#define IXGBE_DCA_RXCTRL(_i)    (((_i) <= 15) ? (0x02200 + ((_i) * 4)) : \\\n\t\t\t\t (((_i) < 64) ? (0x0100C + ((_i) * 0x40)) : \\\n\t\t\t\t (0x0D00C + (((_i) - 64) * 0x40))))\n#define IXGBE_RDRXCTL           0x02F00\n#define IXGBE_RXPBSIZE(_i)      (0x03C00 + ((_i) * 4))\n\t\t\t\t\t      \n#define IXGBE_RXCTRL    0x03000\n#define IXGBE_DROPEN    0x03D04\n#define IXGBE_RXPBSIZE_SHIFT 10\n\n \n#define IXGBE_RXCSUM    0x05000\n#define IXGBE_RFCTL     0x05008\n#define IXGBE_DRECCCTL  0x02F08\n#define IXGBE_DRECCCTL_DISABLE 0\n \n#define IXGBE_MTA(_i)   (0x05200 + ((_i) * 4))\n#define IXGBE_RAL(_i)   (((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \\\n\t\t\t (0x0A200 + ((_i) * 8)))\n#define IXGBE_RAH(_i)   (((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \\\n\t\t\t (0x0A204 + ((_i) * 8)))\n#define IXGBE_MPSAR_LO(_i) (0x0A600 + ((_i) * 8))\n#define IXGBE_MPSAR_HI(_i) (0x0A604 + ((_i) * 8))\n \n#define IXGBE_PSRTYPE(_i)    (((_i) <= 15) ? (0x05480 + ((_i) * 4)) : \\\n\t\t\t      (0x0EA00 + ((_i) * 4)))\n \n#define IXGBE_VFTA(_i)  (0x0A000 + ((_i) * 4))\n \n#define IXGBE_VFTAVIND(_j, _i)  (0x0A200 + ((_j) * 0x200) + ((_i) * 4))\n#define IXGBE_FCTRL     0x05080\n#define IXGBE_VLNCTRL   0x05088\n#define IXGBE_MCSTCTRL  0x05090\n#define IXGBE_MRQC      0x05818\n#define IXGBE_SAQF(_i)  (0x0E000 + ((_i) * 4))  \n#define IXGBE_DAQF(_i)  (0x0E200 + ((_i) * 4))  \n#define IXGBE_SDPQF(_i) (0x0E400 + ((_i) * 4))  \n#define IXGBE_FTQF(_i)  (0x0E600 + ((_i) * 4))  \n#define IXGBE_ETQF(_i)  (0x05128 + ((_i) * 4))  \n#define IXGBE_ETQS(_i)  (0x0EC00 + ((_i) * 4))  \n#define IXGBE_SYNQF     0x0EC30  \n#define IXGBE_RQTC      0x0EC70\n#define IXGBE_MTQC      0x08120\n#define IXGBE_VLVF(_i)  (0x0F100 + ((_i) * 4))   \n#define IXGBE_VLVFB(_i) (0x0F200 + ((_i) * 4))   \n#define IXGBE_VMVIR(_i) (0x08000 + ((_i) * 4))   \n#define IXGBE_PFFLPL\t0x050B0\n#define IXGBE_PFFLPH\t0x050B4\n#define IXGBE_VT_CTL         0x051B0\n#define IXGBE_PFMAILBOX(_i)  (0x04B00 + (4 * (_i)))  \n#define IXGBE_PFMBMEM(_i)    (0x13000 + (64 * (_i)))  \n#define IXGBE_PFMBICR(_i)    (0x00710 + (4 * (_i)))  \n#define IXGBE_PFMBIMR(_i)    (0x00720 + (4 * (_i)))  \n#define IXGBE_VFRE(_i)       (0x051E0 + ((_i) * 4))\n#define IXGBE_VFTE(_i)       (0x08110 + ((_i) * 4))\n#define IXGBE_VMECM(_i)      (0x08790 + ((_i) * 4))\n#define IXGBE_QDE            0x2F04\n#define IXGBE_VMTXSW(_i)     (0x05180 + ((_i) * 4))  \n#define IXGBE_VMOLR(_i)      (0x0F000 + ((_i) * 4))  \n#define IXGBE_UTA(_i)        (0x0F400 + ((_i) * 4))\n#define IXGBE_MRCTL(_i)      (0x0F600 + ((_i) * 4))\n#define IXGBE_VMRVLAN(_i)    (0x0F610 + ((_i) * 4))\n#define IXGBE_VMRVM(_i)      (0x0F630 + ((_i) * 4))\n#define IXGBE_WQBR_RX(_i)    (0x2FB0 + ((_i) * 4))  \n#define IXGBE_WQBR_TX(_i)    (0x8130 + ((_i) * 4))  \n#define IXGBE_L34T_IMIR(_i)  (0x0E800 + ((_i) * 4))  \n#define IXGBE_RXFECCERR0         0x051B8\n#define IXGBE_LLITHRESH 0x0EC90\n#define IXGBE_IMIR(_i)  (0x05A80 + ((_i) * 4))   \n#define IXGBE_IMIREXT(_i)       (0x05AA0 + ((_i) * 4))   \n#define IXGBE_IMIRVP    0x05AC0\n#define IXGBE_VMD_CTL   0x0581C\n#define IXGBE_RETA(_i)  (0x05C00 + ((_i) * 4))   \n#define IXGBE_ERETA(_i)\t(0x0EE80 + ((_i) * 4))   \n#define IXGBE_RSSRK(_i) (0x05C80 + ((_i) * 4))   \n\n \n#define IXGBE_PFVFMRQC(_p)\t(0x03400 + ((_p) * 4))\n#define IXGBE_PFVFRSSRK(_i, _p)\t(0x018000 + ((_i) * 4) + ((_p) * 0x40))\n#define IXGBE_PFVFRETA(_i, _p)\t(0x019000 + ((_i) * 4) + ((_p) * 0x40))\n\n \n#define IXGBE_FDIRCTRL  0x0EE00\n#define IXGBE_FDIRHKEY  0x0EE68\n#define IXGBE_FDIRSKEY  0x0EE6C\n#define IXGBE_FDIRDIP4M 0x0EE3C\n#define IXGBE_FDIRSIP4M 0x0EE40\n#define IXGBE_FDIRTCPM  0x0EE44\n#define IXGBE_FDIRUDPM  0x0EE48\n#define IXGBE_FDIRSCTPM\t0x0EE78\n#define IXGBE_FDIRIP6M  0x0EE74\n#define IXGBE_FDIRM     0x0EE70\n\n \n#define IXGBE_FDIRFREE  0x0EE38\n#define IXGBE_FDIRLEN   0x0EE4C\n#define IXGBE_FDIRUSTAT 0x0EE50\n#define IXGBE_FDIRFSTAT 0x0EE54\n#define IXGBE_FDIRMATCH 0x0EE58\n#define IXGBE_FDIRMISS  0x0EE5C\n\n \n#define IXGBE_FDIRSIPv6(_i) (0x0EE0C + ((_i) * 4))  \n#define IXGBE_FDIRIPSA      0x0EE18\n#define IXGBE_FDIRIPDA      0x0EE1C\n#define IXGBE_FDIRPORT      0x0EE20\n#define IXGBE_FDIRVLAN      0x0EE24\n#define IXGBE_FDIRHASH      0x0EE28\n#define IXGBE_FDIRCMD       0x0EE2C\n\n \n#define IXGBE_TDBAL(_i) (0x06000 + ((_i) * 0x40))  \n#define IXGBE_TDBAH(_i) (0x06004 + ((_i) * 0x40))\n#define IXGBE_TDLEN(_i) (0x06008 + ((_i) * 0x40))\n#define IXGBE_TDH(_i)   (0x06010 + ((_i) * 0x40))\n#define IXGBE_TDT(_i)   (0x06018 + ((_i) * 0x40))\n#define IXGBE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))\n#define IXGBE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))\n#define IXGBE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))\n#define IXGBE_DTXCTL    0x07E00\n\n#define IXGBE_DMATXCTL      0x04A80\n#define IXGBE_PFVFSPOOF(_i) (0x08200 + ((_i) * 4))  \n#define IXGBE_PFDTXGSWC     0x08220\n#define IXGBE_DTXMXSZRQ     0x08100\n#define IXGBE_DTXTCPFLGL    0x04A88\n#define IXGBE_DTXTCPFLGH    0x04A8C\n#define IXGBE_LBDRPEN       0x0CA00\n#define IXGBE_TXPBTHRESH(_i) (0x04950 + ((_i) * 4))  \n\n#define IXGBE_DMATXCTL_TE       0x1  \n#define IXGBE_DMATXCTL_NS       0x2  \n#define IXGBE_DMATXCTL_GDV      0x8  \n#define IXGBE_DMATXCTL_MDP_EN   0x20  \n#define IXGBE_DMATXCTL_MBINTEN  0x40  \n#define IXGBE_DMATXCTL_VT_SHIFT 16   \n\n#define IXGBE_PFDTXGSWC_VT_LBEN 0x1  \n\n \n#define IXGBE_SPOOF_MACAS_MASK          0xFF\n#define IXGBE_SPOOF_VLANAS_MASK         0xFF00\n#define IXGBE_SPOOF_VLANAS_SHIFT        8\n#define IXGBE_SPOOF_ETHERTYPEAS\t\t0xFF000000\n#define IXGBE_SPOOF_ETHERTYPEAS_SHIFT\t16\n#define IXGBE_PFVFSPOOF_REG_COUNT       8\n\n#define IXGBE_DCA_TXCTRL(_i)    (0x07200 + ((_i) * 4))  \n \n#define IXGBE_DCA_TXCTRL_82599(_i)  (0x0600C + ((_i) * 0x40))\n#define IXGBE_TIPG      0x0CB00\n#define IXGBE_TXPBSIZE(_i)      (0x0CC00 + ((_i) * 4))  \n#define IXGBE_MNGTXMAP  0x0CD10\n#define IXGBE_TIPG_FIBER_DEFAULT 3\n#define IXGBE_TXPBSIZE_SHIFT    10\n\n \n#define IXGBE_WUC       0x05800\n#define IXGBE_WUFC      0x05808\n#define IXGBE_WUS       0x05810\n#define IXGBE_IPAV      0x05838\n#define IXGBE_IP4AT     0x05840  \n#define IXGBE_IP6AT     0x05880  \n\n#define IXGBE_WUPL      0x05900\n#define IXGBE_WUPM      0x05A00  \n#define IXGBE_VXLANCTRL\t0x0000507C  \n#define IXGBE_FHFT(_n)\t(0x09000 + ((_n) * 0x100))  \n#define IXGBE_FHFT_EXT(_n)\t(0x09800 + ((_n) * 0x100))  \n\n \n#define IXGBE_VXLANCTRL_VXLAN_UDPPORT_MASK     0x0000ffff  \n#define IXGBE_VXLANCTRL_GENEVE_UDPPORT_MASK    0xffff0000  \n#define IXGBE_VXLANCTRL_ALL_UDPPORT_MASK       0xffffffff  \n\n#define IXGBE_VXLANCTRL_GENEVE_UDPPORT_SHIFT   16\n\n#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX         4\n#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX     2\n\n \n#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX  128\n#define IXGBE_FHFT_LENGTH_OFFSET        0xFC   \n#define IXGBE_FHFT_LENGTH_MASK          0x0FF  \n\n \n \n#define IXGBE_WUC_PME_EN     0x00000002  \n#define IXGBE_WUC_PME_STATUS 0x00000004  \n#define IXGBE_WUC_WKEN       0x00000010  \n\n \n#define IXGBE_WUFC_LNKC 0x00000001  \n#define IXGBE_WUFC_MAG  0x00000002  \n#define IXGBE_WUFC_EX   0x00000004  \n#define IXGBE_WUFC_MC   0x00000008  \n#define IXGBE_WUFC_BC   0x00000010  \n#define IXGBE_WUFC_ARP  0x00000020  \n#define IXGBE_WUFC_IPV4 0x00000040  \n#define IXGBE_WUFC_IPV6 0x00000080  \n#define IXGBE_WUFC_MNG  0x00000100  \n\n#define IXGBE_WUFC_IGNORE_TCO   0x00008000  \n#define IXGBE_WUFC_FLX0 0x00010000  \n#define IXGBE_WUFC_FLX1 0x00020000  \n#define IXGBE_WUFC_FLX2 0x00040000  \n#define IXGBE_WUFC_FLX3 0x00080000  \n#define IXGBE_WUFC_FLX4 0x00100000  \n#define IXGBE_WUFC_FLX5 0x00200000  \n#define IXGBE_WUFC_FLX_FILTERS     0x000F0000  \n#define IXGBE_WUFC_EXT_FLX_FILTERS 0x00300000  \n#define IXGBE_WUFC_ALL_FILTERS     0x003F00FF  \n#define IXGBE_WUFC_FLX_OFFSET      16  \n\n \n#define IXGBE_WUS_LNKC  IXGBE_WUFC_LNKC\n#define IXGBE_WUS_MAG   IXGBE_WUFC_MAG\n#define IXGBE_WUS_EX    IXGBE_WUFC_EX\n#define IXGBE_WUS_MC    IXGBE_WUFC_MC\n#define IXGBE_WUS_BC    IXGBE_WUFC_BC\n#define IXGBE_WUS_ARP   IXGBE_WUFC_ARP\n#define IXGBE_WUS_IPV4  IXGBE_WUFC_IPV4\n#define IXGBE_WUS_IPV6  IXGBE_WUFC_IPV6\n#define IXGBE_WUS_MNG   IXGBE_WUFC_MNG\n#define IXGBE_WUS_FLX0  IXGBE_WUFC_FLX0\n#define IXGBE_WUS_FLX1  IXGBE_WUFC_FLX1\n#define IXGBE_WUS_FLX2  IXGBE_WUFC_FLX2\n#define IXGBE_WUS_FLX3  IXGBE_WUFC_FLX3\n#define IXGBE_WUS_FLX4  IXGBE_WUFC_FLX4\n#define IXGBE_WUS_FLX5  IXGBE_WUFC_FLX5\n#define IXGBE_WUS_FLX_FILTERS  IXGBE_WUFC_FLX_FILTERS\n\n \n#define IXGBE_WUPL_LENGTH_MASK 0xFFFF\n\n \n#define MAX_TRAFFIC_CLASS        8\n#define X540_TRAFFIC_CLASS       4\n#define DEF_TRAFFIC_CLASS        1\n#define IXGBE_RMCS      0x03D00\n#define IXGBE_DPMCS     0x07F40\n#define IXGBE_PDPMCS    0x0CD00\n#define IXGBE_RUPPBMR   0x050A0\n#define IXGBE_RT2CR(_i) (0x03C20 + ((_i) * 4))  \n#define IXGBE_RT2SR(_i) (0x03C40 + ((_i) * 4))  \n#define IXGBE_TDTQ2TCCR(_i)     (0x0602C + ((_i) * 0x40))  \n#define IXGBE_TDTQ2TCSR(_i)     (0x0622C + ((_i) * 0x40))  \n#define IXGBE_TDPT2TCCR(_i)     (0x0CD20 + ((_i) * 4))  \n#define IXGBE_TDPT2TCSR(_i)     (0x0CD40 + ((_i) * 4))  \n\n \n#define IXGBE_SECTXCTRL         0x08800\n#define IXGBE_SECTXSTAT         0x08804\n#define IXGBE_SECTXBUFFAF       0x08808\n#define IXGBE_SECTXMINIFG       0x08810\n#define IXGBE_SECRXCTRL         0x08D00\n#define IXGBE_SECRXSTAT         0x08D04\n\n \n#define IXGBE_SECTXCTRL_SECTX_DIS       0x00000001\n#define IXGBE_SECTXCTRL_TX_DIS          0x00000002\n#define IXGBE_SECTXCTRL_STORE_FORWARD   0x00000004\n\n#define IXGBE_SECTXSTAT_SECTX_RDY       0x00000001\n#define IXGBE_SECTXSTAT_SECTX_OFF_DIS   0x00000002\n#define IXGBE_SECTXSTAT_ECC_TXERR       0x00000004\n\n#define IXGBE_SECRXCTRL_SECRX_DIS       0x00000001\n#define IXGBE_SECRXCTRL_RX_DIS          0x00000002\n\n#define IXGBE_SECRXSTAT_SECRX_RDY       0x00000001\n#define IXGBE_SECRXSTAT_SECRX_OFF_DIS   0x00000002\n#define IXGBE_SECRXSTAT_ECC_RXERR       0x00000004\n\n \n#define IXGBE_LSECTXCAP         0x08A00\n#define IXGBE_LSECRXCAP         0x08F00\n#define IXGBE_LSECTXCTRL        0x08A04\n#define IXGBE_LSECTXSCL         0x08A08  \n#define IXGBE_LSECTXSCH         0x08A0C  \n#define IXGBE_LSECTXSA          0x08A10\n#define IXGBE_LSECTXPN0         0x08A14\n#define IXGBE_LSECTXPN1         0x08A18\n#define IXGBE_LSECTXKEY0(_n)    (0x08A1C + (4 * (_n)))  \n#define IXGBE_LSECTXKEY1(_n)    (0x08A2C + (4 * (_n)))  \n#define IXGBE_LSECRXCTRL        0x08F04\n#define IXGBE_LSECRXSCL         0x08F08\n#define IXGBE_LSECRXSCH         0x08F0C\n#define IXGBE_LSECRXSA(_i)      (0x08F10 + (4 * (_i)))  \n#define IXGBE_LSECRXPN(_i)      (0x08F18 + (4 * (_i)))  \n#define IXGBE_LSECRXKEY(_n, _m) (0x08F20 + ((0x10 * (_n)) + (4 * (_m))))\n#define IXGBE_LSECTXUT          0x08A3C  \n#define IXGBE_LSECTXPKTE        0x08A40  \n#define IXGBE_LSECTXPKTP        0x08A44  \n#define IXGBE_LSECTXOCTE        0x08A48  \n#define IXGBE_LSECTXOCTP        0x08A4C  \n#define IXGBE_LSECRXUT          0x08F40  \n#define IXGBE_LSECRXOCTD        0x08F44  \n#define IXGBE_LSECRXOCTV        0x08F48  \n#define IXGBE_LSECRXBAD         0x08F4C  \n#define IXGBE_LSECRXNOSCI       0x08F50  \n#define IXGBE_LSECRXUNSCI       0x08F54  \n#define IXGBE_LSECRXUNCH        0x08F58  \n#define IXGBE_LSECRXDELAY       0x08F5C  \n#define IXGBE_LSECRXLATE        0x08F60  \n#define IXGBE_LSECRXOK(_n)      (0x08F64 + (0x04 * (_n)))  \n#define IXGBE_LSECRXINV(_n)     (0x08F6C + (0x04 * (_n)))  \n#define IXGBE_LSECRXNV(_n)      (0x08F74 + (0x04 * (_n)))  \n#define IXGBE_LSECRXUNSA        0x08F7C  \n#define IXGBE_LSECRXNUSA        0x08F80  \n\n \n#define IXGBE_LSECTXCAP_SUM_MASK        0x00FF0000\n#define IXGBE_LSECTXCAP_SUM_SHIFT       16\n#define IXGBE_LSECRXCAP_SUM_MASK        0x00FF0000\n#define IXGBE_LSECRXCAP_SUM_SHIFT       16\n\n#define IXGBE_LSECTXCTRL_EN_MASK        0x00000003\n#define IXGBE_LSECTXCTRL_DISABLE        0x0\n#define IXGBE_LSECTXCTRL_AUTH           0x1\n#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT   0x2\n#define IXGBE_LSECTXCTRL_AISCI          0x00000020\n#define IXGBE_LSECTXCTRL_PNTHRSH_MASK   0xFFFFFF00\n#define IXGBE_LSECTXCTRL_RSV_MASK       0x000000D8\n\n#define IXGBE_LSECRXCTRL_EN_MASK        0x0000000C\n#define IXGBE_LSECRXCTRL_EN_SHIFT       2\n#define IXGBE_LSECRXCTRL_DISABLE        0x0\n#define IXGBE_LSECRXCTRL_CHECK          0x1\n#define IXGBE_LSECRXCTRL_STRICT         0x2\n#define IXGBE_LSECRXCTRL_DROP           0x3\n#define IXGBE_LSECRXCTRL_PLSH           0x00000040\n#define IXGBE_LSECRXCTRL_RP             0x00000080\n#define IXGBE_LSECRXCTRL_RSV_MASK       0xFFFFFF33\n\n \n#define IXGBE_IPSTXIDX          0x08900\n#define IXGBE_IPSTXSALT         0x08904\n#define IXGBE_IPSTXKEY(_i)      (0x08908 + (4 * (_i)))  \n#define IXGBE_IPSRXIDX          0x08E00\n#define IXGBE_IPSRXIPADDR(_i)   (0x08E04 + (4 * (_i)))  \n#define IXGBE_IPSRXSPI          0x08E14\n#define IXGBE_IPSRXIPIDX        0x08E18\n#define IXGBE_IPSRXKEY(_i)      (0x08E1C + (4 * (_i)))  \n#define IXGBE_IPSRXSALT         0x08E2C\n#define IXGBE_IPSRXMOD          0x08E30\n\n#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE    0x4\n\n \n#define IXGBE_RTRPCS      0x02430\n#define IXGBE_RTTDCS      0x04900\n#define IXGBE_RTTDCS_ARBDIS     0x00000040  \n#define IXGBE_RTTPCS      0x0CD00\n#define IXGBE_RTRUP2TC    0x03020\n#define IXGBE_RTTUP2TC    0x0C800\n#define IXGBE_RTRPT4C(_i) (0x02140 + ((_i) * 4))  \n#define IXGBE_TXLLQ(_i)   (0x082E0 + ((_i) * 4))  \n#define IXGBE_RTRPT4S(_i) (0x02160 + ((_i) * 4))  \n#define IXGBE_RTTDT2C(_i) (0x04910 + ((_i) * 4))  \n#define IXGBE_RTTDT2S(_i) (0x04930 + ((_i) * 4))  \n#define IXGBE_RTTPT2C(_i) (0x0CD20 + ((_i) * 4))  \n#define IXGBE_RTTPT2S(_i) (0x0CD40 + ((_i) * 4))  \n#define IXGBE_RTTDQSEL    0x04904\n#define IXGBE_RTTDT1C     0x04908\n#define IXGBE_RTTDT1S     0x0490C\n#define IXGBE_RTTQCNCR    0x08B00\n#define IXGBE_RTTQCNTG    0x04A90\n#define IXGBE_RTTBCNRD    0x0498C\n#define IXGBE_RTTQCNRR    0x0498C\n#define IXGBE_RTTDTECC    0x04990\n#define IXGBE_RTTDTECC_NO_BCN   0x00000100\n#define IXGBE_RTTBCNRC    0x04984\n#define IXGBE_RTTBCNRC_RS_ENA\t0x80000000\n#define IXGBE_RTTBCNRC_RF_DEC_MASK\t0x00003FFF\n#define IXGBE_RTTBCNRC_RF_INT_SHIFT\t14\n#define IXGBE_RTTBCNRC_RF_INT_MASK\t\\\n\t(IXGBE_RTTBCNRC_RF_DEC_MASK << IXGBE_RTTBCNRC_RF_INT_SHIFT)\n#define IXGBE_RTTBCNRM    0x04980\n#define IXGBE_RTTQCNRM    0x04980\n\n \n#define IXGBE_FCDDC(_i, _j)\t(0x20000 + ((_i) * 0x4) + ((_j) * 0x10))\n \n#define IXGBE_FCPTRL    0x02410  \n#define IXGBE_FCPTRH    0x02414  \n#define IXGBE_FCBUFF    0x02418  \n#define IXGBE_FCDMARW   0x02420  \n#define IXGBE_FCINVST0  0x03FC0  \n#define IXGBE_FCINVST(_i)       (IXGBE_FCINVST0 + ((_i) * 4))\n#define IXGBE_FCBUFF_VALID      BIT(0)     \n#define IXGBE_FCBUFF_BUFFSIZE   (3u << 3)  \n#define IXGBE_FCBUFF_WRCONTX    BIT(7)     \n#define IXGBE_FCBUFF_BUFFCNT    0x0000ff00  \n#define IXGBE_FCBUFF_OFFSET     0xffff0000  \n#define IXGBE_FCBUFF_BUFFSIZE_SHIFT  3\n#define IXGBE_FCBUFF_BUFFCNT_SHIFT   8\n#define IXGBE_FCBUFF_OFFSET_SHIFT    16\n#define IXGBE_FCDMARW_WE        BIT(14)    \n#define IXGBE_FCDMARW_RE        BIT(15)    \n#define IXGBE_FCDMARW_FCOESEL   0x000001ff   \n#define IXGBE_FCDMARW_LASTSIZE  0xffff0000   \n#define IXGBE_FCDMARW_LASTSIZE_SHIFT 16\n\n \n#define IXGBE_TEOFF     0x04A94  \n#define IXGBE_TSOFF     0x04A98  \n#define IXGBE_REOFF     0x05158  \n#define IXGBE_RSOFF     0x051F8  \n \n#define IXGBE_FCDFC(_i, _j)\t(0x28000 + ((_i) * 0x4) + ((_j) * 0x10))\n#define IXGBE_FCDFCD(_i)\t(0x30000 + ((_i) * 0x4))\n \n#define IXGBE_FCFLT     0x05108  \n#define IXGBE_FCFLTRW   0x05110  \n#define IXGBE_FCPARAM   0x051d8  \n#define IXGBE_FCFLT_VALID       BIT(0)    \n#define IXGBE_FCFLT_FIRST       BIT(1)    \n#define IXGBE_FCFLT_SEQID       0x00ff0000  \n#define IXGBE_FCFLT_SEQCNT      0xff000000  \n#define IXGBE_FCFLTRW_RVALDT    BIT(13)   \n#define IXGBE_FCFLTRW_WE        BIT(14)   \n#define IXGBE_FCFLTRW_RE        BIT(15)   \n \n#define IXGBE_FCRXCTRL  0x05100  \n#define IXGBE_FCRXCTRL_FCOELLI  BIT(0)    \n#define IXGBE_FCRXCTRL_SAVBAD   BIT(1)    \n#define IXGBE_FCRXCTRL_FRSTRDH  BIT(2)    \n#define IXGBE_FCRXCTRL_LASTSEQH BIT(3)    \n#define IXGBE_FCRXCTRL_ALLH     BIT(4)    \n#define IXGBE_FCRXCTRL_FRSTSEQH BIT(5)    \n#define IXGBE_FCRXCTRL_ICRC     BIT(6)    \n#define IXGBE_FCRXCTRL_FCCRCBO  BIT(7)    \n#define IXGBE_FCRXCTRL_FCOEVER  0x00000f00  \n#define IXGBE_FCRXCTRL_FCOEVER_SHIFT 8\n \n#define IXGBE_FCRECTL   0x0ED00  \n#define IXGBE_FCRETA0   0x0ED10  \n#define IXGBE_FCRETA(_i)        (IXGBE_FCRETA0 + ((_i) * 4))  \n#define IXGBE_FCRECTL_ENA       0x1         \n#define IXGBE_FCRETA_SIZE       8           \n#define IXGBE_FCRETA_ENTRY_MASK 0x0000007f  \n#define IXGBE_FCRETA_SIZE_X550\t32  \n \n#define IXGBE_FCRETA_ENTRY_HIGH_MASK\t0x007F0000\n#define IXGBE_FCRETA_ENTRY_HIGH_SHIFT\t16\n\n \n#define IXGBE_CRCERRS   0x04000\n#define IXGBE_ILLERRC   0x04004\n#define IXGBE_ERRBC     0x04008\n#define IXGBE_MSPDC     0x04010\n#define IXGBE_MPC(_i)   (0x03FA0 + ((_i) * 4))  \n#define IXGBE_MLFC      0x04034\n#define IXGBE_MRFC      0x04038\n#define IXGBE_RLEC      0x04040\n#define IXGBE_LXONTXC   0x03F60\n#define IXGBE_LXONRXC   0x0CF60\n#define IXGBE_LXOFFTXC  0x03F68\n#define IXGBE_LXOFFRXC  0x0CF68\n#define IXGBE_LXONRXCNT 0x041A4\n#define IXGBE_LXOFFRXCNT 0x041A8\n#define IXGBE_PXONRXCNT(_i)     (0x04140 + ((_i) * 4))  \n#define IXGBE_PXOFFRXCNT(_i)    (0x04160 + ((_i) * 4))  \n#define IXGBE_PXON2OFFCNT(_i)   (0x03240 + ((_i) * 4))  \n#define IXGBE_PXONTXC(_i)       (0x03F00 + ((_i) * 4))  \n#define IXGBE_PXONRXC(_i)       (0x0CF00 + ((_i) * 4))  \n#define IXGBE_PXOFFTXC(_i)      (0x03F20 + ((_i) * 4))  \n#define IXGBE_PXOFFRXC(_i)      (0x0CF20 + ((_i) * 4))  \n#define IXGBE_PRC64     0x0405C\n#define IXGBE_PRC127    0x04060\n#define IXGBE_PRC255    0x04064\n#define IXGBE_PRC511    0x04068\n#define IXGBE_PRC1023   0x0406C\n#define IXGBE_PRC1522   0x04070\n#define IXGBE_GPRC      0x04074\n#define IXGBE_BPRC      0x04078\n#define IXGBE_MPRC      0x0407C\n#define IXGBE_GPTC      0x04080\n#define IXGBE_GORCL     0x04088\n#define IXGBE_GORCH     0x0408C\n#define IXGBE_GOTCL     0x04090\n#define IXGBE_GOTCH     0x04094\n#define IXGBE_RNBC(_i)  (0x03FC0 + ((_i) * 4))  \n#define IXGBE_RUC       0x040A4\n#define IXGBE_RFC       0x040A8\n#define IXGBE_ROC       0x040AC\n#define IXGBE_RJC       0x040B0\n#define IXGBE_MNGPRC    0x040B4\n#define IXGBE_MNGPDC    0x040B8\n#define IXGBE_MNGPTC    0x0CF90\n#define IXGBE_TORL      0x040C0\n#define IXGBE_TORH      0x040C4\n#define IXGBE_TPR       0x040D0\n#define IXGBE_TPT       0x040D4\n#define IXGBE_PTC64     0x040D8\n#define IXGBE_PTC127    0x040DC\n#define IXGBE_PTC255    0x040E0\n#define IXGBE_PTC511    0x040E4\n#define IXGBE_PTC1023   0x040E8\n#define IXGBE_PTC1522   0x040EC\n#define IXGBE_MPTC      0x040F0\n#define IXGBE_BPTC      0x040F4\n#define IXGBE_XEC       0x04120\n#define IXGBE_SSVPC     0x08780\n\n#define IXGBE_RQSMR(_i) (0x02300 + ((_i) * 4))\n#define IXGBE_TQSMR(_i) (((_i) <= 7) ? (0x07300 + ((_i) * 4)) : \\\n\t\t\t (0x08600 + ((_i) * 4)))\n#define IXGBE_TQSM(_i)  (0x08600 + ((_i) * 4))\n\n#define IXGBE_QPRC(_i) (0x01030 + ((_i) * 0x40))  \n#define IXGBE_QPTC(_i) (0x06030 + ((_i) * 0x40))  \n#define IXGBE_QBRC(_i) (0x01034 + ((_i) * 0x40))  \n#define IXGBE_QBTC(_i) (0x06034 + ((_i) * 0x40))  \n#define IXGBE_QBRC_L(_i) (0x01034 + ((_i) * 0x40))  \n#define IXGBE_QBRC_H(_i) (0x01038 + ((_i) * 0x40))  \n#define IXGBE_QPRDC(_i) (0x01430 + ((_i) * 0x40))  \n#define IXGBE_QBTC_L(_i) (0x08700 + ((_i) * 0x8))  \n#define IXGBE_QBTC_H(_i) (0x08704 + ((_i) * 0x8))  \n#define IXGBE_FCCRC     0x05118  \n#define IXGBE_FCOERPDC  0x0241C  \n#define IXGBE_FCLAST    0x02424  \n#define IXGBE_FCOEPRC   0x02428  \n#define IXGBE_FCOEDWRC  0x0242C  \n#define IXGBE_FCOEPTC   0x08784  \n#define IXGBE_FCOEDWTC  0x08788  \n#define IXGBE_O2BGPTC   0x041C4\n#define IXGBE_O2BSPC    0x087B0\n#define IXGBE_B2OSPC    0x041C0\n#define IXGBE_B2OGPRC   0x02F90\n#define IXGBE_PCRC8ECL  0x0E810\n#define IXGBE_PCRC8ECH  0x0E811\n#define IXGBE_PCRC8ECH_MASK     0x1F\n#define IXGBE_LDPCECL   0x0E820\n#define IXGBE_LDPCECH   0x0E821\n\n \n#define IXGBE_MDIO_PHY_LOW_POWER_MODE\t0x0800\n\n#define IXGBE_MDIO_XENPAK_LASI_STATUS\t0x9005  \n#define IXGBE_XENPAK_LASI_LINK_STATUS_ALARM 0x1  \n\n#define IXGBE_MDIO_AUTO_NEG_LINK_STATUS\t0x4  \n\n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_MASK\t0x7  \n#define IXGBE_MDIO_AUTO_NEG_VEN_STAT_SPEED_MASK\t0x6  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10M_HALF 0x0  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10M_FULL 0x1  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_100M_HALF 0x2  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_100M_FULL 0x3  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_HALF 0x4  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB_FULL 0x5  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_HALF 0x6  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB_FULL 0x7  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_1GB\t0x4  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STATUS_10GB\t0x6  \n\n#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 0xC400\t \n#define IXGBE_MII_AUTONEG_XNP_TX_REG\t\t0x17\t \n#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX\t0x4000\t \n#define IXGBE_MII_1GBASE_T_ADVERTISE\t\t0x8000\t \n#define IXGBE_MII_2_5GBASE_T_ADVERTISE\t\t0x0400\n#define IXGBE_MII_5GBASE_T_ADVERTISE\t\t0x0800\n#define IXGBE_MII_RESTART\t\t\t0x200\n#define IXGBE_MII_AUTONEG_LINK_UP\t\t0x04\n#define IXGBE_MII_AUTONEG_REG\t\t\t0x0\n\n \n#define IXGBE_MAVTV(_i) (0x05010 + ((_i) * 4))  \n#define IXGBE_MFUTP(_i) (0x05030 + ((_i) * 4))  \n#define IXGBE_MANC      0x05820\n#define IXGBE_MFVAL     0x05824\n#define IXGBE_MANC2H    0x05860\n#define IXGBE_MDEF(_i)  (0x05890 + ((_i) * 4))  \n#define IXGBE_MIPAF     0x058B0\n#define IXGBE_MMAL(_i)  (0x05910 + ((_i) * 8))  \n#define IXGBE_MMAH(_i)  (0x05914 + ((_i) * 8))  \n#define IXGBE_FTFT      0x09400  \n#define IXGBE_METF(_i)  (0x05190 + ((_i) * 4))  \n#define IXGBE_MDEF_EXT(_i) (0x05160 + ((_i) * 4))  \n#define IXGBE_LSWFW     0x15014\n\n \n#define IXGBE_MANC_RCV_TCO_EN\t0x00020000  \n\n \n#define IXGBE_FWSM_MODE_MASK\t0xE\n#define IXGBE_FWSM_FW_MODE_PT\t0x4\n#define IXGBE_FWSM_FW_NVM_RECOVERY_MODE\tBIT(5)\n#define IXGBE_FWSM_EXT_ERR_IND_MASK\t0x01F80000\n#define IXGBE_FWSM_FW_VAL_BIT\tBIT(15)\n\n \n#define IXGBE_HICR      0x15F00\n#define IXGBE_FWSTS     0x15F0C\n#define IXGBE_HSMC0R    0x15F04\n#define IXGBE_HSMC1R    0x15F08\n#define IXGBE_SWSR      0x15F10\n#define IXGBE_HFDR      0x15FE8\n#define IXGBE_FLEX_MNG  0x15800  \n\n#define IXGBE_HICR_EN              0x01   \n \n#define IXGBE_HICR_C               0x02\n#define IXGBE_HICR_SV              0x04   \n#define IXGBE_HICR_FW_RESET_ENABLE 0x40\n#define IXGBE_HICR_FW_RESET        0x80\n\n \n#define IXGBE_GCR       0x11000\n#define IXGBE_GTV       0x11004\n#define IXGBE_FUNCTAG   0x11008\n#define IXGBE_GLT       0x1100C\n#define IXGBE_GSCL_1    0x11010\n#define IXGBE_GSCL_2    0x11014\n#define IXGBE_GSCL_3    0x11018\n#define IXGBE_GSCL_4    0x1101C\n#define IXGBE_GSCN_0    0x11020\n#define IXGBE_GSCN_1    0x11024\n#define IXGBE_GSCN_2    0x11028\n#define IXGBE_GSCN_3    0x1102C\n#define IXGBE_FACTPS_8259X\t0x10150\n#define IXGBE_FACTPS_X540\tIXGBE_FACTPS_8259X\n#define IXGBE_FACTPS_X550\tIXGBE_FACTPS_8259X\n#define IXGBE_FACTPS_X550EM_x\tIXGBE_FACTPS_8259X\n#define IXGBE_FACTPS_X550EM_a\t0x15FEC\n#define IXGBE_FACTPS(_hw)\tIXGBE_BY_MAC((_hw), FACTPS)\n\n#define IXGBE_PCIEANACTL  0x11040\n#define IXGBE_SWSM_8259X\t0x10140\n#define IXGBE_SWSM_X540\t\tIXGBE_SWSM_8259X\n#define IXGBE_SWSM_X550\t\tIXGBE_SWSM_8259X\n#define IXGBE_SWSM_X550EM_x\tIXGBE_SWSM_8259X\n#define IXGBE_SWSM_X550EM_a\t0x15F70\n#define IXGBE_SWSM(_hw)\t\tIXGBE_BY_MAC((_hw), SWSM)\n#define IXGBE_FWSM_8259X\t0x10148\n#define IXGBE_FWSM_X540\t\tIXGBE_FWSM_8259X\n#define IXGBE_FWSM_X550\t\tIXGBE_FWSM_8259X\n#define IXGBE_FWSM_X550EM_x\tIXGBE_FWSM_8259X\n#define IXGBE_FWSM_X550EM_a\t0x15F74\n#define IXGBE_FWSM(_hw)\t\tIXGBE_BY_MAC((_hw), FWSM)\n#define IXGBE_GSSR      0x10160\n#define IXGBE_MREVID    0x11064\n#define IXGBE_DCA_ID    0x11070\n#define IXGBE_DCA_CTRL  0x11074\n#define IXGBE_SWFW_SYNC_8259X\t\tIXGBE_GSSR\n#define IXGBE_SWFW_SYNC_X540\t\tIXGBE_SWFW_SYNC_8259X\n#define IXGBE_SWFW_SYNC_X550\t\tIXGBE_SWFW_SYNC_8259X\n#define IXGBE_SWFW_SYNC_X550EM_x\tIXGBE_SWFW_SYNC_8259X\n#define IXGBE_SWFW_SYNC_X550EM_a\t0x15F78\n#define IXGBE_SWFW_SYNC(_hw)\t\tIXGBE_BY_MAC((_hw), SWFW_SYNC)\n\n \n#define IXGBE_GCR_EXT           0x11050\n#define IXGBE_GSCL_5_82599      0x11030\n#define IXGBE_GSCL_6_82599      0x11034\n#define IXGBE_GSCL_7_82599      0x11038\n#define IXGBE_GSCL_8_82599      0x1103C\n#define IXGBE_PHYADR_82599      0x11040\n#define IXGBE_PHYDAT_82599      0x11044\n#define IXGBE_PHYCTL_82599      0x11048\n#define IXGBE_PBACLR_82599      0x11068\n\n#define IXGBE_CIAA_8259X\t0x11088\n#define IXGBE_CIAA_X540\t\tIXGBE_CIAA_8259X\n#define IXGBE_CIAA_X550\t\t0x11508\n#define IXGBE_CIAA_X550EM_x\tIXGBE_CIAA_X550\n#define IXGBE_CIAA_X550EM_a\tIXGBE_CIAA_X550\n#define IXGBE_CIAA(_hw)\t\tIXGBE_BY_MAC((_hw), CIAA)\n\n#define IXGBE_CIAD_8259X\t0x1108C\n#define IXGBE_CIAD_X540\t\tIXGBE_CIAD_8259X\n#define IXGBE_CIAD_X550\t\t0x11510\n#define IXGBE_CIAD_X550EM_x\tIXGBE_CIAD_X550\n#define IXGBE_CIAD_X550EM_a\tIXGBE_CIAD_X550\n#define IXGBE_CIAD(_hw)\t\tIXGBE_BY_MAC((_hw), CIAD)\n\n#define IXGBE_PICAUSE           0x110B0\n#define IXGBE_PIENA             0x110B8\n#define IXGBE_CDQ_MBR_82599     0x110B4\n#define IXGBE_PCIESPARE         0x110BC\n#define IXGBE_MISC_REG_82599    0x110F0\n#define IXGBE_ECC_CTRL_0_82599  0x11100\n#define IXGBE_ECC_CTRL_1_82599  0x11104\n#define IXGBE_ECC_STATUS_82599  0x110E0\n#define IXGBE_BAR_CTRL_82599    0x110F4\n\n \n#define IXGBE_GCR_CMPL_TMOUT_MASK       0x0000F000\n#define IXGBE_GCR_CMPL_TMOUT_10ms       0x00001000\n#define IXGBE_GCR_CMPL_TMOUT_RESEND     0x00010000\n#define IXGBE_GCR_CAP_VER2              0x00040000\n\n#define IXGBE_GCR_EXT_MSIX_EN           0x80000000\n#define IXGBE_GCR_EXT_BUFFERS_CLEAR     0x40000000\n#define IXGBE_GCR_EXT_VT_MODE_16        0x00000001\n#define IXGBE_GCR_EXT_VT_MODE_32        0x00000002\n#define IXGBE_GCR_EXT_VT_MODE_64        0x00000003\n#define IXGBE_GCR_EXT_SRIOV             (IXGBE_GCR_EXT_MSIX_EN | \\\n\t\t\t\t\t IXGBE_GCR_EXT_VT_MODE_64)\n\n \n#define IXGBE_TSYNCRXCTL 0x05188  \n#define IXGBE_TSYNCTXCTL 0x08C00  \n#define IXGBE_RXSTMPL    0x051E8  \n#define IXGBE_RXSTMPH    0x051A4  \n#define IXGBE_RXSATRL    0x051A0  \n#define IXGBE_RXSATRH    0x051A8  \n#define IXGBE_RXMTRL     0x05120  \n#define IXGBE_TXSTMPL    0x08C04  \n#define IXGBE_TXSTMPH    0x08C08  \n#define IXGBE_SYSTIML    0x08C0C  \n#define IXGBE_SYSTIMH    0x08C10  \n#define IXGBE_SYSTIMR    0x08C58  \n#define IXGBE_TIMINCA    0x08C14  \n#define IXGBE_TIMADJL    0x08C18  \n#define IXGBE_TIMADJH    0x08C1C  \n#define IXGBE_TSAUXC     0x08C20  \n#define IXGBE_TRGTTIML0  0x08C24  \n#define IXGBE_TRGTTIMH0  0x08C28  \n#define IXGBE_TRGTTIML1  0x08C2C  \n#define IXGBE_TRGTTIMH1  0x08C30  \n#define IXGBE_CLKTIML    0x08C34  \n#define IXGBE_CLKTIMH    0x08C38  \n#define IXGBE_FREQOUT0   0x08C34  \n#define IXGBE_FREQOUT1   0x08C38  \n#define IXGBE_AUXSTMPL0  0x08C3C  \n#define IXGBE_AUXSTMPH0  0x08C40  \n#define IXGBE_AUXSTMPL1  0x08C44  \n#define IXGBE_AUXSTMPH1  0x08C48  \n#define IXGBE_TSIM       0x08C68  \n#define IXGBE_TSSDP      0x0003C  \n\n \n#define IXGBE_RDSTATCTL   0x02C20\n#define IXGBE_RDSTAT(_i)  (0x02C00 + ((_i) * 4))  \n#define IXGBE_RDHMPN      0x02F08\n#define IXGBE_RIC_DW(_i)  (0x02F10 + ((_i) * 4))\n#define IXGBE_RDPROBE     0x02F20\n#define IXGBE_RDMAM       0x02F30\n#define IXGBE_RDMAD       0x02F34\n#define IXGBE_TDSTATCTL   0x07C20\n#define IXGBE_TDSTAT(_i)  (0x07C00 + ((_i) * 4))  \n#define IXGBE_TDHMPN      0x07F08\n#define IXGBE_TDHMPN2     0x082FC\n#define IXGBE_TXDESCIC    0x082CC\n#define IXGBE_TIC_DW(_i)  (0x07F10 + ((_i) * 4))\n#define IXGBE_TIC_DW2(_i) (0x082B0 + ((_i) * 4))\n#define IXGBE_TDPROBE     0x07F20\n#define IXGBE_TXBUFCTRL   0x0C600\n#define IXGBE_TXBUFDATA(_i) (0x0C610 + ((_i) * 4))  \n#define IXGBE_RXBUFCTRL   0x03600\n#define IXGBE_RXBUFDATA(_i) (0x03610 + ((_i) * 4))  \n#define IXGBE_PCIE_DIAG(_i)     (0x11090 + ((_i) * 4))  \n#define IXGBE_RFVAL     0x050A4\n#define IXGBE_MDFTC1    0x042B8\n#define IXGBE_MDFTC2    0x042C0\n#define IXGBE_MDFTFIFO1 0x042C4\n#define IXGBE_MDFTFIFO2 0x042C8\n#define IXGBE_MDFTS     0x042CC\n#define IXGBE_RXDATAWRPTR(_i)   (0x03700 + ((_i) * 4))  \n#define IXGBE_RXDESCWRPTR(_i)   (0x03710 + ((_i) * 4))  \n#define IXGBE_RXDATARDPTR(_i)   (0x03720 + ((_i) * 4))  \n#define IXGBE_RXDESCRDPTR(_i)   (0x03730 + ((_i) * 4))  \n#define IXGBE_TXDATAWRPTR(_i)   (0x0C700 + ((_i) * 4))  \n#define IXGBE_TXDESCWRPTR(_i)   (0x0C710 + ((_i) * 4))  \n#define IXGBE_TXDATARDPTR(_i)   (0x0C720 + ((_i) * 4))  \n#define IXGBE_TXDESCRDPTR(_i)   (0x0C730 + ((_i) * 4))  \n#define IXGBE_PCIEECCCTL 0x1106C\n#define IXGBE_RXWRPTR(_i)       (0x03100 + ((_i) * 4))  \n#define IXGBE_RXUSED(_i)        (0x03120 + ((_i) * 4))  \n#define IXGBE_RXRDPTR(_i)       (0x03140 + ((_i) * 4))  \n#define IXGBE_RXRDWRPTR(_i)     (0x03160 + ((_i) * 4))  \n#define IXGBE_TXWRPTR(_i)       (0x0C100 + ((_i) * 4))  \n#define IXGBE_TXUSED(_i)        (0x0C120 + ((_i) * 4))  \n#define IXGBE_TXRDPTR(_i)       (0x0C140 + ((_i) * 4))  \n#define IXGBE_TXRDWRPTR(_i)     (0x0C160 + ((_i) * 4))  \n#define IXGBE_PCIEECCCTL0 0x11100\n#define IXGBE_PCIEECCCTL1 0x11104\n#define IXGBE_RXDBUECC  0x03F70\n#define IXGBE_TXDBUECC  0x0CF70\n#define IXGBE_RXDBUEST 0x03F74\n#define IXGBE_TXDBUEST 0x0CF74\n#define IXGBE_PBTXECC   0x0C300\n#define IXGBE_PBRXECC   0x03300\n#define IXGBE_GHECCR    0x110B0\n\n \n#define IXGBE_PCS1GCFIG 0x04200\n#define IXGBE_PCS1GLCTL 0x04208\n#define IXGBE_PCS1GLSTA 0x0420C\n#define IXGBE_PCS1GDBG0 0x04210\n#define IXGBE_PCS1GDBG1 0x04214\n#define IXGBE_PCS1GANA  0x04218\n#define IXGBE_PCS1GANLP 0x0421C\n#define IXGBE_PCS1GANNP 0x04220\n#define IXGBE_PCS1GANLPNP 0x04224\n#define IXGBE_HLREG0    0x04240\n#define IXGBE_HLREG1    0x04244\n#define IXGBE_PAP       0x04248\n#define IXGBE_MACA      0x0424C\n#define IXGBE_APAE      0x04250\n#define IXGBE_ARD       0x04254\n#define IXGBE_AIS       0x04258\n#define IXGBE_MSCA      0x0425C\n#define IXGBE_MSRWD     0x04260\n#define IXGBE_MLADD     0x04264\n#define IXGBE_MHADD     0x04268\n#define IXGBE_MAXFRS    0x04268\n#define IXGBE_TREG      0x0426C\n#define IXGBE_PCSS1     0x04288\n#define IXGBE_PCSS2     0x0428C\n#define IXGBE_XPCSS     0x04290\n#define IXGBE_MFLCN     0x04294\n#define IXGBE_SERDESC   0x04298\n#define IXGBE_MAC_SGMII_BUSY 0x04298\n#define IXGBE_MACS      0x0429C\n#define IXGBE_AUTOC     0x042A0\n#define IXGBE_LINKS     0x042A4\n#define IXGBE_LINKS2    0x04324\n#define IXGBE_AUTOC2    0x042A8\n#define IXGBE_AUTOC3    0x042AC\n#define IXGBE_ANLP1     0x042B0\n#define IXGBE_ANLP2     0x042B4\n#define IXGBE_MACC      0x04330\n#define IXGBE_ATLASCTL  0x04800\n#define IXGBE_MMNGC     0x042D0\n#define IXGBE_ANLPNP1   0x042D4\n#define IXGBE_ANLPNP2   0x042D8\n#define IXGBE_KRPCSFC   0x042E0\n#define IXGBE_KRPCSS    0x042E4\n#define IXGBE_FECS1     0x042E8\n#define IXGBE_FECS2     0x042EC\n#define IXGBE_SMADARCTL 0x14F10\n#define IXGBE_MPVC      0x04318\n#define IXGBE_SGMIIC    0x04314\n\n \n#define IXGBE_RXNFGPC      0x041B0\n#define IXGBE_RXNFGBCL     0x041B4\n#define IXGBE_RXNFGBCH     0x041B8\n#define IXGBE_RXDGPC       0x02F50\n#define IXGBE_RXDGBCL      0x02F54\n#define IXGBE_RXDGBCH      0x02F58\n#define IXGBE_RXDDGPC      0x02F5C\n#define IXGBE_RXDDGBCL     0x02F60\n#define IXGBE_RXDDGBCH     0x02F64\n#define IXGBE_RXLPBKGPC    0x02F68\n#define IXGBE_RXLPBKGBCL   0x02F6C\n#define IXGBE_RXLPBKGBCH   0x02F70\n#define IXGBE_RXDLPBKGPC   0x02F74\n#define IXGBE_RXDLPBKGBCL  0x02F78\n#define IXGBE_RXDLPBKGBCH  0x02F7C\n#define IXGBE_TXDGPC       0x087A0\n#define IXGBE_TXDGBCL      0x087A4\n#define IXGBE_TXDGBCH      0x087A8\n\n#define IXGBE_RXDSTATCTRL 0x02F40\n\n \n#define IXGBE_VALIDATE_LINK_READY_TIMEOUT 50\n\n \n#define IXGBE_CORECTL           0x014F00\n \n#define IXGBE_BARCTRL               0x110F4\n#define IXGBE_BARCTRL_FLSIZE        0x0700\n#define IXGBE_BARCTRL_FLSIZE_SHIFT  8\n#define IXGBE_BARCTRL_CSRSIZE       0x2000\n\n \n#define IXGBE_RSCCTL_RSCEN          0x01\n#define IXGBE_RSCCTL_MAXDESC_1      0x00\n#define IXGBE_RSCCTL_MAXDESC_4      0x04\n#define IXGBE_RSCCTL_MAXDESC_8      0x08\n#define IXGBE_RSCCTL_MAXDESC_16     0x0C\n\n \n#define IXGBE_RSCDBU_RSCSMALDIS_MASK    0x0000007F\n#define IXGBE_RSCDBU_RSCACKDIS          0x00000080\n\n \n#define IXGBE_RDRXCTL_RDMTS_1_2     0x00000000  \n#define IXGBE_RDRXCTL_CRCSTRIP      0x00000002  \n#define IXGBE_RDRXCTL_PSP           0x00000004  \n#define IXGBE_RDRXCTL_MVMEN         0x00000020\n#define IXGBE_RDRXCTL_DMAIDONE      0x00000008  \n#define IXGBE_RDRXCTL_AGGDIS        0x00010000  \n#define IXGBE_RDRXCTL_RSCFRSTSIZE   0x003E0000  \n#define IXGBE_RDRXCTL_RSCLLIDIS     0x00800000  \n#define IXGBE_RDRXCTL_RSCACKC       0x02000000  \n#define IXGBE_RDRXCTL_FCOE_WRFIX    0x04000000  \n#define IXGBE_RDRXCTL_MBINTEN       0x10000000\n#define IXGBE_RDRXCTL_MDP_EN        0x20000000\n\n \n#define IXGBE_RQTC_SHIFT_TC(_i)     ((_i) * 4)\n#define IXGBE_RQTC_TC0_MASK         (0x7 << 0)\n#define IXGBE_RQTC_TC1_MASK         (0x7 << 4)\n#define IXGBE_RQTC_TC2_MASK         (0x7 << 8)\n#define IXGBE_RQTC_TC3_MASK         (0x7 << 12)\n#define IXGBE_RQTC_TC4_MASK         (0x7 << 16)\n#define IXGBE_RQTC_TC5_MASK         (0x7 << 20)\n#define IXGBE_RQTC_TC6_MASK         (0x7 << 24)\n#define IXGBE_RQTC_TC7_MASK         (0x7 << 28)\n\n \n#define IXGBE_PSRTYPE_RQPL_MASK     0x7\n#define IXGBE_PSRTYPE_RQPL_SHIFT    29\n\n \n#define IXGBE_CTRL_GIO_DIS      0x00000004  \n#define IXGBE_CTRL_LNK_RST      0x00000008  \n#define IXGBE_CTRL_RST          0x04000000  \n#define IXGBE_CTRL_RST_MASK     (IXGBE_CTRL_LNK_RST | IXGBE_CTRL_RST)\n\n \n#define IXGBE_FACTPS_MNGCG      0x20000000  \n#define IXGBE_FACTPS_LFS        0x40000000  \n\n \n#define IXGBE_MHADD_MFS_MASK    0xFFFF0000\n#define IXGBE_MHADD_MFS_SHIFT   16\n\n \n#define IXGBE_CTRL_EXT_PFRSTD   0x00004000  \n#define IXGBE_CTRL_EXT_NS_DIS   0x00010000  \n#define IXGBE_CTRL_EXT_RO_DIS   0x00020000  \n#define IXGBE_CTRL_EXT_DRV_LOAD 0x10000000  \n\n \n#define IXGBE_DCA_CTRL_DCA_ENABLE  0x00000000  \n#define IXGBE_DCA_CTRL_DCA_DISABLE 0x00000001  \n\n#define IXGBE_DCA_CTRL_DCA_MODE_CB1 0x00  \n#define IXGBE_DCA_CTRL_DCA_MODE_CB2 0x02  \n\n#define IXGBE_DCA_RXCTRL_CPUID_MASK 0x0000001F  \n#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599  0xFF000000  \n#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599 24  \n#define IXGBE_DCA_RXCTRL_DESC_DCA_EN BIT(5)  \n#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN BIT(6)  \n#define IXGBE_DCA_RXCTRL_DATA_DCA_EN BIT(7)  \n#define IXGBE_DCA_RXCTRL_DESC_RRO_EN BIT(9)  \n#define IXGBE_DCA_RXCTRL_DATA_WRO_EN BIT(13)  \n#define IXGBE_DCA_RXCTRL_HEAD_WRO_EN BIT(15)  \n\n#define IXGBE_DCA_TXCTRL_CPUID_MASK 0x0000001F  \n#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599  0xFF000000  \n#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599 24  \n#define IXGBE_DCA_TXCTRL_DESC_DCA_EN BIT(5)  \n#define IXGBE_DCA_TXCTRL_DESC_RRO_EN BIT(9)  \n#define IXGBE_DCA_TXCTRL_DESC_WRO_EN BIT(11)  \n#define IXGBE_DCA_TXCTRL_DATA_RRO_EN BIT(13)  \n#define IXGBE_DCA_MAX_QUEUES_82598   16  \n\n \n#define IXGBE_MSCA_NP_ADDR_MASK      0x0000FFFF  \n#define IXGBE_MSCA_NP_ADDR_SHIFT     0\n#define IXGBE_MSCA_DEV_TYPE_MASK     0x001F0000  \n#define IXGBE_MSCA_DEV_TYPE_SHIFT    16  \n#define IXGBE_MSCA_PHY_ADDR_MASK     0x03E00000  \n#define IXGBE_MSCA_PHY_ADDR_SHIFT    21  \n#define IXGBE_MSCA_OP_CODE_MASK      0x0C000000  \n#define IXGBE_MSCA_OP_CODE_SHIFT     26  \n#define IXGBE_MSCA_ADDR_CYCLE        0x00000000  \n#define IXGBE_MSCA_WRITE             0x04000000  \n#define IXGBE_MSCA_READ              0x0C000000  \n#define IXGBE_MSCA_READ_AUTOINC      0x08000000  \n#define IXGBE_MSCA_ST_CODE_MASK      0x30000000  \n#define IXGBE_MSCA_ST_CODE_SHIFT     28  \n#define IXGBE_MSCA_NEW_PROTOCOL      0x00000000  \n#define IXGBE_MSCA_OLD_PROTOCOL      0x10000000  \n#define IXGBE_MSCA_MDI_COMMAND       0x40000000  \n#define IXGBE_MSCA_MDI_IN_PROG_EN    0x80000000  \n\n \n#define IXGBE_MSRWD_WRITE_DATA_MASK     0x0000FFFF\n#define IXGBE_MSRWD_WRITE_DATA_SHIFT    0\n#define IXGBE_MSRWD_READ_DATA_MASK      0xFFFF0000\n#define IXGBE_MSRWD_READ_DATA_SHIFT     16\n\n \n#define IXGBE_ATLAS_PDN_LPBK    0x24\n#define IXGBE_ATLAS_PDN_10G     0xB\n#define IXGBE_ATLAS_PDN_1G      0xC\n#define IXGBE_ATLAS_PDN_AN      0xD\n\n \n#define IXGBE_ATLASCTL_WRITE_CMD        0x00010000\n#define IXGBE_ATLAS_PDN_TX_REG_EN       0x10\n#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL   0xF0\n#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL    0xF0\n#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL    0xF0\n\n \n#define IXGBE_CORECTL_WRITE_CMD         0x00010000\n\n \n\n#define IXGBE_MDIO_ZERO_DEV_TYPE\t\t0x0\n#define IXGBE_MDIO_PCS_DEV_TYPE\t\t0x3\n#define IXGBE_TWINAX_DEV\t\t\t1\n\n#define IXGBE_MDIO_COMMAND_TIMEOUT     100  \n\n#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS  0x0008  \n#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS 0x0010  \n#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED    0x0018\n#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED     0x0010\n\n#define IXGBE_MDIO_AUTO_NEG_VENDOR_STAT\t0xC800  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM  0xCC00  \n#define IXGBE_MDIO_AUTO_NEG_VENDOR_TX_ALARM2 0xCC01  \n#define IXGBE_MDIO_AUTO_NEG_VEN_LSC\t0x1  \n#define IXGBE_MDIO_AUTO_NEG_EEE_ADVT\t0x3C  \n\n#define IXGBE_MDIO_PHY_SET_LOW_POWER_MODE\t 0x0800  \n#define IXGBE_AUTO_NEG_LP_STATUS\t0xE820  \n#define IXGBE_AUTO_NEG_LP_1000BASE_CAP\t0x8000  \n#define IXGBE_MDIO_TX_VENDOR_ALARMS_3\t0xCC02  \n#define IXGBE_MDIO_TX_VENDOR_ALARMS_3_RST_MASK 0x3  \n#define IXGBE_MDIO_GLOBAL_RES_PR_10 0xC479  \n#define IXGBE_MDIO_POWER_UP_STALL\t0x8000  \n#define IXGBE_MDIO_GLOBAL_INT_CHIP_STD_MASK\t0xFF00  \n#define IXGBE_MDIO_GLOBAL_CHIP_STD_INT_FLAG\t0xFC00  \n#define IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_MASK\t0xFF01  \n#define IXGBE_MDIO_GLOBAL_INT_CHIP_VEN_FLAG\t0xFC01  \n#define IXGBE_MDIO_GLOBAL_ALARM_1\t\t0xCC00  \n#define IXGBE_MDIO_GLOBAL_ALM_1_DEV_FAULT\t0x0010  \n#define IXGBE_MDIO_GLOBAL_ALM_1_HI_TMP_FAIL\t0x4000  \n#define IXGBE_MDIO_GLOBAL_FAULT_MSG\t\t0xC850  \n#define IXGBE_MDIO_GLOBAL_FAULT_MSG_HI_TMP\t0x8007  \n#define IXGBE_MDIO_GLOBAL_INT_MASK\t\t0xD400  \n \n#define IXGBE_MDIO_GLOBAL_AN_VEN_ALM_INT_EN\t0x1000\n#define IXGBE_MDIO_GLOBAL_ALARM_1_INT\t\t0x4  \n#define IXGBE_MDIO_GLOBAL_VEN_ALM_INT_EN\t0x1  \n#define IXGBE_MDIO_GLOBAL_STD_ALM2_INT\t\t0x200  \n#define IXGBE_MDIO_GLOBAL_INT_HI_TEMP_EN\t0x4000  \n#define IXGBE_MDIO_GLOBAL_INT_DEV_FAULT_EN\t0x0010  \n\n#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR\t0xC30A  \n#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA\t0xC30B  \n#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT\t0xC30C  \n#define IXGBE_MDIO_PMA_TX_VEN_LASI_INT_MASK\t0xD401  \n#define IXGBE_MDIO_PMA_TX_VEN_LASI_INT_EN\t0x1  \n#define IXGBE_MDIO_PMD_STD_TX_DISABLE_CNTR\t0x9  \n#define IXGBE_MDIO_PMD_GLOBAL_TX_DISABLE\t0x0001  \n\n \n#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 0xC400  \n#define IXGBE_MII_AUTONEG_XNP_TX_REG             0x17    \n#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX      0x4000  \n#define IXGBE_MII_1GBASE_T_ADVERTISE             0x8000  \n#define IXGBE_MII_AUTONEG_REG                    0x0\n\n#define IXGBE_PHY_REVISION_MASK        0xFFFFFFF0\n#define IXGBE_MAX_PHY_ADDR             32\n\n \n#define TN1010_PHY_ID    0x00A19410\n#define TNX_FW_REV       0xB\n#define X540_PHY_ID      0x01540200\n#define X550_PHY_ID2\t0x01540223\n#define X550_PHY_ID3\t0x01540221\n#define X557_PHY_ID      0x01540240\n#define X557_PHY_ID2\t0x01540250\n#define QT2022_PHY_ID    0x0043A400\n#define ATH_PHY_ID       0x03429050\n#define AQ_FW_REV        0x20\n#define BCM54616S_E_PHY_ID 0x03625D10\n\n \n#define IXGBE_PHY_INIT_OFFSET_NL 0x002B\n#define IXGBE_PHY_INIT_END_NL    0xFFFF\n#define IXGBE_CONTROL_MASK_NL    0xF000\n#define IXGBE_DATA_MASK_NL       0x0FFF\n#define IXGBE_CONTROL_SHIFT_NL   12\n#define IXGBE_DELAY_NL           0\n#define IXGBE_DATA_NL            1\n#define IXGBE_CONTROL_NL         0x000F\n#define IXGBE_CONTROL_EOL_NL     0x0FFF\n#define IXGBE_CONTROL_SOL_NL     0x0000\n\n \n#define IXGBE_SDP0_GPIEN_8259X\t\t0x00000001  \n#define IXGBE_SDP1_GPIEN_8259X\t\t0x00000002  \n#define IXGBE_SDP2_GPIEN_8259X\t\t0x00000004  \n#define IXGBE_SDP0_GPIEN_X540\t\t0x00000002  \n#define IXGBE_SDP1_GPIEN_X540\t\t0x00000004  \n#define IXGBE_SDP2_GPIEN_X540\t\t0x00000008  \n#define IXGBE_SDP0_GPIEN_X550\t\tIXGBE_SDP0_GPIEN_X540\n#define IXGBE_SDP1_GPIEN_X550\t\tIXGBE_SDP1_GPIEN_X540\n#define IXGBE_SDP2_GPIEN_X550\t\tIXGBE_SDP2_GPIEN_X540\n#define IXGBE_SDP0_GPIEN_X550EM_x\tIXGBE_SDP0_GPIEN_X540\n#define IXGBE_SDP1_GPIEN_X550EM_x\tIXGBE_SDP1_GPIEN_X540\n#define IXGBE_SDP2_GPIEN_X550EM_x\tIXGBE_SDP2_GPIEN_X540\n#define IXGBE_SDP0_GPIEN_X550EM_a\tIXGBE_SDP0_GPIEN_X540\n#define IXGBE_SDP1_GPIEN_X550EM_a\tIXGBE_SDP1_GPIEN_X540\n#define IXGBE_SDP2_GPIEN_X550EM_a\tIXGBE_SDP2_GPIEN_X540\n#define IXGBE_SDP0_GPIEN(_hw)\t\tIXGBE_BY_MAC((_hw), SDP0_GPIEN)\n#define IXGBE_SDP1_GPIEN(_hw)\t\tIXGBE_BY_MAC((_hw), SDP1_GPIEN)\n#define IXGBE_SDP2_GPIEN(_hw)\t\tIXGBE_BY_MAC((_hw), SDP2_GPIEN)\n\n#define IXGBE_GPIE_MSIX_MODE     0x00000010  \n#define IXGBE_GPIE_OCD           0x00000020  \n#define IXGBE_GPIE_EIMEN         0x00000040  \n#define IXGBE_GPIE_EIAME         0x40000000\n#define IXGBE_GPIE_PBA_SUPPORT   0x80000000\n#define IXGBE_GPIE_RSC_DELAY_SHIFT 11\n#define IXGBE_GPIE_VTMODE_MASK   0x0000C000  \n#define IXGBE_GPIE_VTMODE_16     0x00004000  \n#define IXGBE_GPIE_VTMODE_32     0x00008000  \n#define IXGBE_GPIE_VTMODE_64     0x0000C000  \n\n \n#define IXGBE_TXPBSIZE_20KB     0x00005000  \n#define IXGBE_TXPBSIZE_40KB     0x0000A000  \n#define IXGBE_RXPBSIZE_48KB     0x0000C000  \n#define IXGBE_RXPBSIZE_64KB     0x00010000  \n#define IXGBE_RXPBSIZE_80KB     0x00014000  \n#define IXGBE_RXPBSIZE_128KB    0x00020000  \n#define IXGBE_RXPBSIZE_MAX      0x00080000  \n#define IXGBE_TXPBSIZE_MAX      0x00028000  \n\n#define IXGBE_TXPKT_SIZE_MAX    0xA         \n#define IXGBE_MAX_PB\t\t8\n\n \nenum {\n\tPBA_STRATEGY_EQUAL\t= 0,\t \n#define PBA_STRATEGY_EQUAL\tPBA_STRATEGY_EQUAL\n\tPBA_STRATEGY_WEIGHTED\t= 1,\t \n#define PBA_STRATEGY_WEIGHTED\tPBA_STRATEGY_WEIGHTED\n};\n\n \n#define IXGBE_TFCS_TXOFF         0x00000001\n#define IXGBE_TFCS_TXOFF0        0x00000100\n#define IXGBE_TFCS_TXOFF1        0x00000200\n#define IXGBE_TFCS_TXOFF2        0x00000400\n#define IXGBE_TFCS_TXOFF3        0x00000800\n#define IXGBE_TFCS_TXOFF4        0x00001000\n#define IXGBE_TFCS_TXOFF5        0x00002000\n#define IXGBE_TFCS_TXOFF6        0x00004000\n#define IXGBE_TFCS_TXOFF7        0x00008000\n\n \n#define IXGBE_TCPTIMER_KS            0x00000100\n#define IXGBE_TCPTIMER_COUNT_ENABLE  0x00000200\n#define IXGBE_TCPTIMER_COUNT_FINISH  0x00000400\n#define IXGBE_TCPTIMER_LOOP          0x00000800\n#define IXGBE_TCPTIMER_DURATION_MASK 0x000000FF\n\n \n#define IXGBE_HLREG0_TXCRCEN      0x00000001    \n#define IXGBE_HLREG0_RXCRCSTRP    0x00000002    \n#define IXGBE_HLREG0_JUMBOEN      0x00000004    \n#define IXGBE_HLREG0_TXPADEN      0x00000400    \n#define IXGBE_HLREG0_TXPAUSEEN    0x00001000    \n#define IXGBE_HLREG0_RXPAUSEEN    0x00004000    \n#define IXGBE_HLREG0_LPBK         0x00008000    \n#define IXGBE_HLREG0_MDCSPD       0x00010000    \n#define IXGBE_HLREG0_CONTMDC      0x00020000    \n#define IXGBE_HLREG0_CTRLFLTR     0x00040000    \n#define IXGBE_HLREG0_PREPEND      0x00F00000    \n#define IXGBE_HLREG0_PRIPAUSEEN   0x01000000    \n#define IXGBE_HLREG0_RXPAUSERECDA 0x06000000    \n#define IXGBE_HLREG0_RXLNGTHERREN 0x08000000    \n#define IXGBE_HLREG0_RXPADSTRIPEN 0x10000000    \n\n \n#define IXGBE_VMD_CTL_VMDQ_EN     0x00000001\n#define IXGBE_VMD_CTL_VMDQ_FILTER 0x00000002\n\n \n#define IXGBE_VT_CTL_DIS_DEFPL  0x20000000  \n#define IXGBE_VT_CTL_REPLEN     0x40000000  \n#define IXGBE_VT_CTL_VT_ENABLE  0x00000001   \n#define IXGBE_VT_CTL_POOL_SHIFT 7\n#define IXGBE_VT_CTL_POOL_MASK  (0x3F << IXGBE_VT_CTL_POOL_SHIFT)\n\n \n#define IXGBE_VMOLR_UPE\t\t0x00400000  \n#define IXGBE_VMOLR_VPE\t\t0x00800000  \n#define IXGBE_VMOLR_AUPE        0x01000000  \n#define IXGBE_VMOLR_ROMPE       0x02000000  \n#define IXGBE_VMOLR_ROPE        0x04000000  \n#define IXGBE_VMOLR_BAM         0x08000000  \n#define IXGBE_VMOLR_MPE         0x10000000  \n\n \n#define IXGBE_VFRE_ENABLE_ALL   0xFFFFFFFF\n\n#define IXGBE_VF_INIT_TIMEOUT   200  \n\n \n#define IXGBE_RDHMPN_RDICADDR       0x007FF800\n#define IXGBE_RDHMPN_RDICRDREQ      0x00800000\n#define IXGBE_RDHMPN_RDICADDR_SHIFT 11\n#define IXGBE_TDHMPN_TDICADDR       0x003FF800\n#define IXGBE_TDHMPN_TDICRDREQ      0x00800000\n#define IXGBE_TDHMPN_TDICADDR_SHIFT 11\n\n#define IXGBE_RDMAM_MEM_SEL_SHIFT   13\n#define IXGBE_RDMAM_DWORD_SHIFT     9\n#define IXGBE_RDMAM_DESC_COMP_FIFO  1\n#define IXGBE_RDMAM_DFC_CMD_FIFO    2\n#define IXGBE_RDMAM_TCN_STATUS_RAM  4\n#define IXGBE_RDMAM_WB_COLL_FIFO    5\n#define IXGBE_RDMAM_QSC_CNT_RAM     6\n#define IXGBE_RDMAM_QSC_QUEUE_CNT   8\n#define IXGBE_RDMAM_QSC_QUEUE_RAM   0xA\n#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE     135\n#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT     4\n#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE      48\n#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT      7\n#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE    256\n#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT    9\n#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE      8\n#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT      4\n#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE       64\n#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT       4\n#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE     32\n#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT     4\n#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE     128\n#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT     8\n\n#define IXGBE_TXDESCIC_READY        0x80000000\n\n \n#define IXGBE_RXCSUM_IPPCSE     0x00001000    \n#define IXGBE_RXCSUM_PCSD       0x00002000    \n\n \n#define IXGBE_FCRTL_XONE        0x80000000   \n#define IXGBE_FCRTH_FCEN        0x80000000   \n\n \n#define IXGBE_PAP_TXPAUSECNT_MASK   0x0000FFFF  \n\n \n#define IXGBE_RMCS_RRM          0x00000002  \n \n#define IXGBE_RMCS_RAC          0x00000004\n#define IXGBE_RMCS_DFP          IXGBE_RMCS_RAC  \n#define IXGBE_RMCS_TFCE_802_3X         0x00000008  \n#define IXGBE_RMCS_TFCE_PRIORITY       0x00000010  \n#define IXGBE_RMCS_ARBDIS       0x00000040  \n\n \n#define IXGBE_FCCFG_TFCE_802_3X         0x00000008  \n#define IXGBE_FCCFG_TFCE_PRIORITY       0x00000010  \n\n \n\n \n#define IXGBE_EICR_RTX_QUEUE    0x0000FFFF  \n#define IXGBE_EICR_FLOW_DIR     0x00010000  \n#define IXGBE_EICR_RX_MISS      0x00020000  \n#define IXGBE_EICR_PCI          0x00040000  \n#define IXGBE_EICR_MAILBOX      0x00080000  \n#define IXGBE_EICR_LSC          0x00100000  \n#define IXGBE_EICR_LINKSEC      0x00200000  \n#define IXGBE_EICR_MNG          0x00400000  \n#define IXGBE_EICR_TS           0x00800000  \n#define IXGBE_EICR_TIMESYNC     0x01000000  \n#define IXGBE_EICR_GPI_SDP0_8259X\t0x01000000  \n#define IXGBE_EICR_GPI_SDP1_8259X\t0x02000000  \n#define IXGBE_EICR_GPI_SDP2_8259X\t0x04000000  \n#define IXGBE_EICR_GPI_SDP0_X540\t0x02000000\n#define IXGBE_EICR_GPI_SDP1_X540\t0x04000000\n#define IXGBE_EICR_GPI_SDP2_X540\t0x08000000\n#define IXGBE_EICR_GPI_SDP0_X550\tIXGBE_EICR_GPI_SDP0_X540\n#define IXGBE_EICR_GPI_SDP1_X550\tIXGBE_EICR_GPI_SDP1_X540\n#define IXGBE_EICR_GPI_SDP2_X550\tIXGBE_EICR_GPI_SDP2_X540\n#define IXGBE_EICR_GPI_SDP0_X550EM_x\tIXGBE_EICR_GPI_SDP0_X540\n#define IXGBE_EICR_GPI_SDP1_X550EM_x\tIXGBE_EICR_GPI_SDP1_X540\n#define IXGBE_EICR_GPI_SDP2_X550EM_x\tIXGBE_EICR_GPI_SDP2_X540\n#define IXGBE_EICR_GPI_SDP0_X550EM_a\tIXGBE_EICR_GPI_SDP0_X540\n#define IXGBE_EICR_GPI_SDP1_X550EM_a\tIXGBE_EICR_GPI_SDP1_X540\n#define IXGBE_EICR_GPI_SDP2_X550EM_a\tIXGBE_EICR_GPI_SDP2_X540\n#define IXGBE_EICR_GPI_SDP0(_hw)\tIXGBE_BY_MAC((_hw), EICR_GPI_SDP0)\n#define IXGBE_EICR_GPI_SDP1(_hw)\tIXGBE_BY_MAC((_hw), EICR_GPI_SDP1)\n#define IXGBE_EICR_GPI_SDP2(_hw)\tIXGBE_BY_MAC((_hw), EICR_GPI_SDP2)\n\n#define IXGBE_EICR_ECC          0x10000000  \n#define IXGBE_EICR_PBUR         0x10000000  \n#define IXGBE_EICR_DHER         0x20000000  \n#define IXGBE_EICR_TCP_TIMER    0x40000000  \n#define IXGBE_EICR_OTHER        0x80000000  \n\n \n#define IXGBE_EICS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE  \n#define IXGBE_EICS_FLOW_DIR     IXGBE_EICR_FLOW_DIR   \n#define IXGBE_EICS_RX_MISS      IXGBE_EICR_RX_MISS    \n#define IXGBE_EICS_PCI          IXGBE_EICR_PCI        \n#define IXGBE_EICS_MAILBOX      IXGBE_EICR_MAILBOX    \n#define IXGBE_EICS_LSC          IXGBE_EICR_LSC        \n#define IXGBE_EICS_MNG          IXGBE_EICR_MNG        \n#define IXGBE_EICS_TIMESYNC     IXGBE_EICR_TIMESYNC   \n#define IXGBE_EICS_GPI_SDP0(_hw)\tIXGBE_EICR_GPI_SDP0(_hw)\n#define IXGBE_EICS_GPI_SDP1(_hw)\tIXGBE_EICR_GPI_SDP1(_hw)\n#define IXGBE_EICS_GPI_SDP2(_hw)\tIXGBE_EICR_GPI_SDP2(_hw)\n#define IXGBE_EICS_ECC          IXGBE_EICR_ECC        \n#define IXGBE_EICS_PBUR         IXGBE_EICR_PBUR       \n#define IXGBE_EICS_DHER         IXGBE_EICR_DHER       \n#define IXGBE_EICS_TCP_TIMER    IXGBE_EICR_TCP_TIMER  \n#define IXGBE_EICS_OTHER        IXGBE_EICR_OTHER      \n\n \n#define IXGBE_EIMS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE  \n#define IXGBE_EIMS_FLOW_DIR     IXGBE_EICR_FLOW_DIR   \n#define IXGBE_EIMS_RX_MISS      IXGBE_EICR_RX_MISS    \n#define IXGBE_EIMS_PCI          IXGBE_EICR_PCI        \n#define IXGBE_EIMS_MAILBOX      IXGBE_EICR_MAILBOX    \n#define IXGBE_EIMS_LSC          IXGBE_EICR_LSC        \n#define IXGBE_EIMS_MNG          IXGBE_EICR_MNG        \n#define IXGBE_EIMS_TS           IXGBE_EICR_TS         \n#define IXGBE_EIMS_TIMESYNC     IXGBE_EICR_TIMESYNC   \n#define IXGBE_EIMS_GPI_SDP0(_hw)\tIXGBE_EICR_GPI_SDP0(_hw)\n#define IXGBE_EIMS_GPI_SDP1(_hw)\tIXGBE_EICR_GPI_SDP1(_hw)\n#define IXGBE_EIMS_GPI_SDP2(_hw)\tIXGBE_EICR_GPI_SDP2(_hw)\n#define IXGBE_EIMS_ECC          IXGBE_EICR_ECC        \n#define IXGBE_EIMS_PBUR         IXGBE_EICR_PBUR       \n#define IXGBE_EIMS_DHER         IXGBE_EICR_DHER       \n#define IXGBE_EIMS_TCP_TIMER    IXGBE_EICR_TCP_TIMER  \n#define IXGBE_EIMS_OTHER        IXGBE_EICR_OTHER      \n\n \n#define IXGBE_EIMC_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE  \n#define IXGBE_EIMC_FLOW_DIR     IXGBE_EICR_FLOW_DIR   \n#define IXGBE_EIMC_RX_MISS      IXGBE_EICR_RX_MISS    \n#define IXGBE_EIMC_PCI          IXGBE_EICR_PCI        \n#define IXGBE_EIMC_MAILBOX      IXGBE_EICR_MAILBOX    \n#define IXGBE_EIMC_LSC          IXGBE_EICR_LSC        \n#define IXGBE_EIMC_MNG          IXGBE_EICR_MNG        \n#define IXGBE_EIMC_TIMESYNC     IXGBE_EICR_TIMESYNC   \n#define IXGBE_EIMC_GPI_SDP0(_hw)\tIXGBE_EICR_GPI_SDP0(_hw)\n#define IXGBE_EIMC_GPI_SDP1(_hw)\tIXGBE_EICR_GPI_SDP1(_hw)\n#define IXGBE_EIMC_GPI_SDP2(_hw)\tIXGBE_EICR_GPI_SDP2(_hw)\n#define IXGBE_EIMC_ECC          IXGBE_EICR_ECC        \n#define IXGBE_EIMC_PBUR         IXGBE_EICR_PBUR       \n#define IXGBE_EIMC_DHER         IXGBE_EICR_DHER       \n#define IXGBE_EIMC_TCP_TIMER    IXGBE_EICR_TCP_TIMER  \n#define IXGBE_EIMC_OTHER        IXGBE_EICR_OTHER      \n\n#define IXGBE_EIMS_ENABLE_MASK ( \\\n\t\t\t\tIXGBE_EIMS_RTX_QUEUE       | \\\n\t\t\t\tIXGBE_EIMS_LSC             | \\\n\t\t\t\tIXGBE_EIMS_TCP_TIMER       | \\\n\t\t\t\tIXGBE_EIMS_OTHER)\n\n \n#define IXGBE_IMIR_PORT_IM_EN     0x00010000   \n#define IXGBE_IMIR_PORT_BP        0x00020000   \n#define IXGBE_IMIREXT_SIZE_BP     0x00001000   \n#define IXGBE_IMIREXT_CTRL_URG    0x00002000   \n#define IXGBE_IMIREXT_CTRL_ACK    0x00004000   \n#define IXGBE_IMIREXT_CTRL_PSH    0x00008000   \n#define IXGBE_IMIREXT_CTRL_RST    0x00010000   \n#define IXGBE_IMIREXT_CTRL_SYN    0x00020000   \n#define IXGBE_IMIREXT_CTRL_FIN    0x00040000   \n#define IXGBE_IMIREXT_CTRL_BP     0x00080000   \n#define IXGBE_IMIR_SIZE_BP_82599  0x00001000  \n#define IXGBE_IMIR_CTRL_URG_82599 0x00002000  \n#define IXGBE_IMIR_CTRL_ACK_82599 0x00004000  \n#define IXGBE_IMIR_CTRL_PSH_82599 0x00008000  \n#define IXGBE_IMIR_CTRL_RST_82599 0x00010000  \n#define IXGBE_IMIR_CTRL_SYN_82599 0x00020000  \n#define IXGBE_IMIR_CTRL_FIN_82599 0x00040000  \n#define IXGBE_IMIR_CTRL_BP_82599  0x00080000  \n#define IXGBE_IMIR_LLI_EN_82599   0x00100000  \n#define IXGBE_IMIR_RX_QUEUE_MASK_82599  0x0000007F  \n#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599 21  \n#define IXGBE_IMIRVP_PRIORITY_MASK      0x00000007  \n#define IXGBE_IMIRVP_PRIORITY_EN        0x00000008  \n\n#define IXGBE_MAX_FTQF_FILTERS          128\n#define IXGBE_FTQF_PROTOCOL_MASK        0x00000003\n#define IXGBE_FTQF_PROTOCOL_TCP         0x00000000\n#define IXGBE_FTQF_PROTOCOL_UDP         0x00000001\n#define IXGBE_FTQF_PROTOCOL_SCTP        2\n#define IXGBE_FTQF_PRIORITY_MASK        0x00000007\n#define IXGBE_FTQF_PRIORITY_SHIFT       2\n#define IXGBE_FTQF_POOL_MASK            0x0000003F\n#define IXGBE_FTQF_POOL_SHIFT           8\n#define IXGBE_FTQF_5TUPLE_MASK_MASK     0x0000001F\n#define IXGBE_FTQF_5TUPLE_MASK_SHIFT    25\n#define IXGBE_FTQF_SOURCE_ADDR_MASK     0x1E\n#define IXGBE_FTQF_DEST_ADDR_MASK       0x1D\n#define IXGBE_FTQF_SOURCE_PORT_MASK     0x1B\n#define IXGBE_FTQF_DEST_PORT_MASK       0x17\n#define IXGBE_FTQF_PROTOCOL_COMP_MASK   0x0F\n#define IXGBE_FTQF_POOL_MASK_EN         0x40000000\n#define IXGBE_FTQF_QUEUE_ENABLE         0x80000000\n\n \n#define IXGBE_IRQ_CLEAR_MASK    0xFFFFFFFF\n\n \n#define IXGBE_IVAR_REG_NUM      25\n#define IXGBE_IVAR_REG_NUM_82599       64\n#define IXGBE_IVAR_TXRX_ENTRY   96\n#define IXGBE_IVAR_RX_ENTRY     64\n#define IXGBE_IVAR_RX_QUEUE(_i)    (0 + (_i))\n#define IXGBE_IVAR_TX_QUEUE(_i)    (64 + (_i))\n#define IXGBE_IVAR_TX_ENTRY     32\n\n#define IXGBE_IVAR_TCP_TIMER_INDEX       96  \n#define IXGBE_IVAR_OTHER_CAUSES_INDEX    97  \n\n#define IXGBE_MSIX_VECTOR(_i)   (0 + (_i))\n\n#define IXGBE_IVAR_ALLOC_VAL    0x80  \n\n \n#define IXGBE_MAX_ETQF_FILTERS  8\n#define IXGBE_ETQF_FCOE         0x08000000  \n#define IXGBE_ETQF_BCN          0x10000000  \n#define IXGBE_ETQF_TX_ANTISPOOF\t0x20000000  \n#define IXGBE_ETQF_1588         0x40000000  \n#define IXGBE_ETQF_FILTER_EN    0x80000000  \n#define IXGBE_ETQF_POOL_ENABLE   BIT(26)  \n#define IXGBE_ETQF_POOL_SHIFT\t\t20\n\n#define IXGBE_ETQS_RX_QUEUE     0x007F0000  \n#define IXGBE_ETQS_RX_QUEUE_SHIFT       16\n#define IXGBE_ETQS_LLI          0x20000000  \n#define IXGBE_ETQS_QUEUE_EN     0x80000000  \n\n \n#define IXGBE_ETQF_FILTER_EAPOL          0\n#define IXGBE_ETQF_FILTER_FCOE           2\n#define IXGBE_ETQF_FILTER_1588           3\n#define IXGBE_ETQF_FILTER_FIP            4\n#define IXGBE_ETQF_FILTER_LLDP\t\t 5\n#define IXGBE_ETQF_FILTER_LACP\t\t 6\n#define IXGBE_ETQF_FILTER_FC\t\t 7\n\n \n#define IXGBE_VLNCTRL_VET       0x0000FFFF   \n#define IXGBE_VLNCTRL_CFI       0x10000000   \n#define IXGBE_VLNCTRL_CFIEN     0x20000000   \n#define IXGBE_VLNCTRL_VFE       0x40000000   \n#define IXGBE_VLNCTRL_VME       0x80000000   \n\n \n#define IXGBE_VLVF_VIEN         0x80000000   \n#define IXGBE_VLVF_ENTRIES      64\n#define IXGBE_VLVF_VLANID_MASK  0x00000FFF\n\n \n#define IXGBE_VMVIR_VLANA_DEFAULT 0x40000000  \n#define IXGBE_VMVIR_VLANA_NEVER   0x80000000  \n\n#define IXGBE_ETHERNET_IEEE_VLAN_TYPE 0x8100   \n\n \n#define IXGBE_STATUS_LAN_ID         0x0000000C  \n#define IXGBE_STATUS_LAN_ID_SHIFT   2           \n#define IXGBE_STATUS_GIO            0x00080000  \n\n#define IXGBE_STATUS_LAN_ID_0   0x00000000  \n#define IXGBE_STATUS_LAN_ID_1   0x00000004  \n\n \n#define IXGBE_ESDP_SDP0 0x00000001  \n#define IXGBE_ESDP_SDP1 0x00000002  \n#define IXGBE_ESDP_SDP2 0x00000004  \n#define IXGBE_ESDP_SDP3 0x00000008  \n#define IXGBE_ESDP_SDP4 0x00000010  \n#define IXGBE_ESDP_SDP5 0x00000020  \n#define IXGBE_ESDP_SDP6 0x00000040  \n#define IXGBE_ESDP_SDP0_DIR     0x00000100  \n#define IXGBE_ESDP_SDP1_DIR     0x00000200  \n#define IXGBE_ESDP_SDP4_DIR     0x00000004  \n#define IXGBE_ESDP_SDP5_DIR     0x00002000  \n#define IXGBE_ESDP_SDP0_NATIVE  0x00010000  \n#define IXGBE_ESDP_SDP1_NATIVE  0x00020000  \n\n \n#define IXGBE_LED_IVRT_BASE      0x00000040\n#define IXGBE_LED_BLINK_BASE     0x00000080\n#define IXGBE_LED_MODE_MASK_BASE 0x0000000F\n#define IXGBE_LED_OFFSET(_base, _i) (_base << (8 * (_i)))\n#define IXGBE_LED_MODE_SHIFT(_i) (8 * (_i))\n#define IXGBE_LED_IVRT(_i)       IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)\n#define IXGBE_LED_BLINK(_i)      IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)\n#define IXGBE_LED_MODE_MASK(_i)  IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)\n#define IXGBE_X557_LED_MANUAL_SET_MASK\tBIT(8)\n#define IXGBE_X557_MAX_LED_INDEX\t3\n#define IXGBE_X557_LED_PROVISIONING\t0xC430\n\n \n#define IXGBE_LED_LINK_UP       0x0\n#define IXGBE_LED_LINK_10G      0x1\n#define IXGBE_LED_MAC           0x2\n#define IXGBE_LED_FILTER        0x3\n#define IXGBE_LED_LINK_ACTIVE   0x4\n#define IXGBE_LED_LINK_1G       0x5\n#define IXGBE_LED_ON            0xE\n#define IXGBE_LED_OFF           0xF\n\n \n#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 0xC0000000\n#define IXGBE_AUTOC_KX4_SUPP    0x80000000\n#define IXGBE_AUTOC_KX_SUPP     0x40000000\n#define IXGBE_AUTOC_PAUSE       0x30000000\n#define IXGBE_AUTOC_ASM_PAUSE   0x20000000\n#define IXGBE_AUTOC_SYM_PAUSE   0x10000000\n#define IXGBE_AUTOC_RF          0x08000000\n#define IXGBE_AUTOC_PD_TMR      0x06000000\n#define IXGBE_AUTOC_AN_RX_LOOSE 0x01000000\n#define IXGBE_AUTOC_AN_RX_DRIFT 0x00800000\n#define IXGBE_AUTOC_AN_RX_ALIGN 0x007C0000\n#define IXGBE_AUTOC_FECA        0x00040000\n#define IXGBE_AUTOC_FECR        0x00020000\n#define IXGBE_AUTOC_KR_SUPP     0x00010000\n#define IXGBE_AUTOC_AN_RESTART  0x00001000\n#define IXGBE_AUTOC_FLU         0x00000001\n#define IXGBE_AUTOC_LMS_SHIFT   13\n#define IXGBE_AUTOC_LMS_10G_SERIAL      (0x3 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_KX4_KX_KR       (0x4 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_SGMII_1G_100M   (0x5 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN (0x6 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII (0x7 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_MASK            (0x7 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN   (0x0 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN  (0x1 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_1G_AN           (0x2 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_KX4_AN          (0x4 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN    (0x6 << IXGBE_AUTOC_LMS_SHIFT)\n#define IXGBE_AUTOC_LMS_ATTACH_TYPE     (0x7 << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)\n\n#define IXGBE_AUTOC_1G_PMA_PMD_MASK    0x00000200\n#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT   9\n#define IXGBE_AUTOC_10G_PMA_PMD_MASK   0x00000180\n#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT  7\n#define IXGBE_AUTOC_10G_XAUI   (0u << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_10G_KX4    (1u << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_10G_CX4    (2u << IXGBE_AUTOC_10G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_1G_BX      (0u << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_1G_KX      (1u << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_1G_SFI     (0u << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC_1G_KX_BX   (1u << IXGBE_AUTOC_1G_PMA_PMD_SHIFT)\n\n#define IXGBE_AUTOC2_UPPER_MASK  0xFFFF0000\n#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK  0x00030000\n#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT 16\n#define IXGBE_AUTOC2_10G_KR  (0u << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC2_10G_XFI (1u << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC2_10G_SFI (2u << IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)\n#define IXGBE_AUTOC2_LINK_DISABLE_ON_D3_MASK  0x50000000\n#define IXGBE_AUTOC2_LINK_DISABLE_MASK        0x70000000\n\n#define IXGBE_MACC_FLU       0x00000001\n#define IXGBE_MACC_FSV_10G   0x00030000\n#define IXGBE_MACC_FS        0x00040000\n#define IXGBE_MAC_RX2TX_LPBK 0x00000002\n\n \n#define IXGBE_MMNGC_MNG_VETO  0x00000001\n\n \n#define IXGBE_LINKS_KX_AN_COMP  0x80000000\n#define IXGBE_LINKS_UP          0x40000000\n#define IXGBE_LINKS_SPEED       0x20000000\n#define IXGBE_LINKS_MODE        0x18000000\n#define IXGBE_LINKS_RX_MODE     0x06000000\n#define IXGBE_LINKS_TX_MODE     0x01800000\n#define IXGBE_LINKS_XGXS_EN     0x00400000\n#define IXGBE_LINKS_SGMII_EN    0x02000000\n#define IXGBE_LINKS_PCS_1G_EN   0x00200000\n#define IXGBE_LINKS_1G_AN_EN    0x00100000\n#define IXGBE_LINKS_KX_AN_IDLE  0x00080000\n#define IXGBE_LINKS_1G_SYNC     0x00040000\n#define IXGBE_LINKS_10G_ALIGN   0x00020000\n#define IXGBE_LINKS_10G_LANE_SYNC 0x00017000\n#define IXGBE_LINKS_TL_FAULT    0x00001000\n#define IXGBE_LINKS_SIGNAL      0x00000F00\n\n#define IXGBE_LINKS_SPEED_NON_STD   0x08000000\n#define IXGBE_LINKS_SPEED_82599     0x30000000\n#define IXGBE_LINKS_SPEED_10G_82599 0x30000000\n#define IXGBE_LINKS_SPEED_1G_82599  0x20000000\n#define IXGBE_LINKS_SPEED_100_82599 0x10000000\n#define IXGBE_LINKS_SPEED_10_X550EM_A 0\n#define IXGBE_LINK_UP_TIME      90  \n#define IXGBE_AUTO_NEG_TIME     45  \n\n#define IXGBE_LINKS2_AN_SUPPORTED   0x00000040\n\n \n#define IXGBE_PCS1GLSTA_LINK_OK         1\n#define IXGBE_PCS1GLSTA_SYNK_OK         0x10\n#define IXGBE_PCS1GLSTA_AN_COMPLETE     0x10000\n#define IXGBE_PCS1GLSTA_AN_PAGE_RX      0x20000\n#define IXGBE_PCS1GLSTA_AN_TIMED_OUT    0x40000\n#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT 0x80000\n#define IXGBE_PCS1GLSTA_AN_ERROR_RWS    0x100000\n\n#define IXGBE_PCS1GANA_SYM_PAUSE        0x80\n#define IXGBE_PCS1GANA_ASM_PAUSE        0x100\n\n \n#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN  0x00040000  \n#define IXGBE_PCS1GLCTL_FLV_LINK_UP     1\n#define IXGBE_PCS1GLCTL_FORCE_LINK      0x20\n#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH  0x40\n#define IXGBE_PCS1GLCTL_AN_ENABLE       0x10000\n#define IXGBE_PCS1GLCTL_AN_RESTART      0x20000\n\n \n#define IXGBE_ANLP1_PAUSE               0x0C00\n#define IXGBE_ANLP1_SYM_PAUSE           0x0400\n#define IXGBE_ANLP1_ASM_PAUSE           0x0800\n#define IXGBE_ANLP1_AN_STATE_MASK       0x000f0000\n\n \n#define IXGBE_SWSM_SMBI 0x00000001  \n#define IXGBE_SWSM_SWESMBI 0x00000002  \n#define IXGBE_SWSM_WMNG 0x00000004  \n#define IXGBE_SWFW_REGSMP 0x80000000  \n\n \n#define IXGBE_GSSR_EEP_SM\t\t0x0001\n#define IXGBE_GSSR_PHY0_SM\t\t0x0002\n#define IXGBE_GSSR_PHY1_SM\t\t0x0004\n#define IXGBE_GSSR_MAC_CSR_SM\t\t0x0008\n#define IXGBE_GSSR_FLASH_SM\t\t0x0010\n#define IXGBE_GSSR_NVM_UPDATE_SM\t0x0200\n#define IXGBE_GSSR_SW_MNG_SM\t\t0x0400\n#define IXGBE_GSSR_TOKEN_SM\t0x40000000  \n#define IXGBE_GSSR_SHARED_I2C_SM\t0x1806  \n#define IXGBE_GSSR_I2C_MASK\t\t0x1800\n#define IXGBE_GSSR_NVM_PHY_MASK\t\t0xF\n\n \n#define IXGBE_FWSTS_FWRI    0x00000200  \n\n \n#define IXGBE_EEC_SK        0x00000001  \n#define IXGBE_EEC_CS        0x00000002  \n#define IXGBE_EEC_DI        0x00000004  \n#define IXGBE_EEC_DO        0x00000008  \n#define IXGBE_EEC_FWE_MASK  0x00000030  \n#define IXGBE_EEC_FWE_DIS   0x00000010  \n#define IXGBE_EEC_FWE_EN    0x00000020  \n#define IXGBE_EEC_FWE_SHIFT 4\n#define IXGBE_EEC_REQ       0x00000040  \n#define IXGBE_EEC_GNT       0x00000080  \n#define IXGBE_EEC_PRES      0x00000100  \n#define IXGBE_EEC_ARD       0x00000200  \n#define IXGBE_EEC_FLUP      0x00800000  \n#define IXGBE_EEC_SEC1VAL   0x02000000  \n#define IXGBE_EEC_FLUDONE   0x04000000  \n \n#define IXGBE_EEC_ADDR_SIZE 0x00000400\n#define IXGBE_EEC_SIZE      0x00007800  \n#define IXGBE_EERD_MAX_ADDR 0x00003FFF  \n\n#define IXGBE_EEC_SIZE_SHIFT          11\n#define IXGBE_EEPROM_WORD_SIZE_SHIFT  6\n#define IXGBE_EEPROM_OPCODE_BITS      8\n\n \n#define IXGBE_PBANUM_LENGTH 11\n\n \n#define IXGBE_PBANUM_PTR_GUARD\t\t0xFAFA\n#define IXGBE_EEPROM_CHECKSUM\t\t0x3F\n#define IXGBE_EEPROM_SUM\t\t0xBABA\n#define IXGBE_EEPROM_CTRL_4\t\t0x45\n#define IXGBE_EE_CTRL_4_INST_ID\t\t0x10\n#define IXGBE_EE_CTRL_4_INST_ID_SHIFT\t4\n#define IXGBE_PCIE_ANALOG_PTR\t\t0x03\n#define IXGBE_ATLAS0_CONFIG_PTR\t\t0x04\n#define IXGBE_PHY_PTR\t\t\t0x04\n#define IXGBE_ATLAS1_CONFIG_PTR\t\t0x05\n#define IXGBE_OPTION_ROM_PTR\t\t0x05\n#define IXGBE_PCIE_GENERAL_PTR\t\t0x06\n#define IXGBE_PCIE_CONFIG0_PTR\t\t0x07\n#define IXGBE_PCIE_CONFIG1_PTR\t\t0x08\n#define IXGBE_CORE0_PTR\t\t\t0x09\n#define IXGBE_CORE1_PTR\t\t\t0x0A\n#define IXGBE_MAC0_PTR\t\t\t0x0B\n#define IXGBE_MAC1_PTR\t\t\t0x0C\n#define IXGBE_CSR0_CONFIG_PTR\t\t0x0D\n#define IXGBE_CSR1_CONFIG_PTR\t\t0x0E\n#define IXGBE_PCIE_ANALOG_PTR_X550\t0x02\n#define IXGBE_SHADOW_RAM_SIZE_X550\t0x4000\n#define IXGBE_IXGBE_PCIE_GENERAL_SIZE\t0x24\n#define IXGBE_PCIE_CONFIG_SIZE\t\t0x08\n#define IXGBE_EEPROM_LAST_WORD\t\t0x41\n#define IXGBE_FW_PTR\t\t\t0x0F\n#define IXGBE_PBANUM0_PTR\t\t0x15\n#define IXGBE_PBANUM1_PTR\t\t0x16\n#define IXGBE_FREE_SPACE_PTR\t\t0X3E\n\n \n#define IXGBE_ETS_CFG                   0x26\n#define IXGBE_ETS_LTHRES_DELTA_MASK     0x07C0\n#define IXGBE_ETS_LTHRES_DELTA_SHIFT    6\n#define IXGBE_ETS_TYPE_MASK             0x0038\n#define IXGBE_ETS_TYPE_SHIFT            3\n#define IXGBE_ETS_TYPE_EMC              0x000\n#define IXGBE_ETS_TYPE_EMC_SHIFTED      0x000\n#define IXGBE_ETS_NUM_SENSORS_MASK      0x0007\n#define IXGBE_ETS_DATA_LOC_MASK         0x3C00\n#define IXGBE_ETS_DATA_LOC_SHIFT        10\n#define IXGBE_ETS_DATA_INDEX_MASK       0x0300\n#define IXGBE_ETS_DATA_INDEX_SHIFT      8\n#define IXGBE_ETS_DATA_HTHRESH_MASK     0x00FF\n\n#define IXGBE_SAN_MAC_ADDR_PTR  0x28\n#define IXGBE_DEVICE_CAPS       0x2C\n#define IXGBE_SERIAL_NUMBER_MAC_ADDR 0x11\n#define IXGBE_PCIE_MSIX_82599_CAPS  0x72\n#define IXGBE_MAX_MSIX_VECTORS_82599\t0x40\n#define IXGBE_PCIE_MSIX_82598_CAPS  0x62\n#define IXGBE_MAX_MSIX_VECTORS_82598\t0x13\n\n \n#define IXGBE_PCIE_MSIX_TBL_SZ_MASK     0x7FF\n\n \n#define IXGBE_ISCSI_BOOT_CAPS           0x0033\n#define IXGBE_ISCSI_SETUP_PORT_0        0x0030\n#define IXGBE_ISCSI_SETUP_PORT_1        0x0034\n\n \n#define IXGBE_EEPROM_MAX_RETRY_SPI      5000  \n#define IXGBE_EEPROM_STATUS_RDY_SPI     0x01\n#define IXGBE_EEPROM_READ_OPCODE_SPI    0x03   \n#define IXGBE_EEPROM_WRITE_OPCODE_SPI   0x02   \n#define IXGBE_EEPROM_A8_OPCODE_SPI      0x08   \n#define IXGBE_EEPROM_WREN_OPCODE_SPI    0x06   \n \n#define IXGBE_EEPROM_WRDI_OPCODE_SPI    0x04\n#define IXGBE_EEPROM_RDSR_OPCODE_SPI    0x05   \n#define IXGBE_EEPROM_WRSR_OPCODE_SPI    0x01   \n#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI 0x20   \n#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI  0xD8   \n#define IXGBE_EEPROM_ERASE256_OPCODE_SPI  0xDB   \n\n \n#define IXGBE_EEPROM_RW_REG_DATA   16  \n#define IXGBE_EEPROM_RW_REG_DONE   2   \n#define IXGBE_EEPROM_RW_REG_START  1   \n#define IXGBE_EEPROM_RW_ADDR_SHIFT 2   \n#define IXGBE_NVM_POLL_WRITE       1   \n#define IXGBE_NVM_POLL_READ        0   \n\n#define NVM_INIT_CTRL_3\t\t\t0x38\n#define NVM_INIT_CTRL_3_LPLU\t\t0x8\n#define NVM_INIT_CTRL_3_D10GMP_PORT0\t0x40\n#define NVM_INIT_CTRL_3_D10GMP_PORT1\t0x100\n\n#define IXGBE_EEPROM_PAGE_SIZE_MAX       128\n#define IXGBE_EEPROM_RD_BUFFER_MAX_COUNT 512  \n#define IXGBE_EEPROM_WR_BUFFER_MAX_COUNT 256  \n\n#define IXGBE_EEPROM_CTRL_2\t1  \n#define IXGBE_EEPROM_CCD_BIT\t2  \n\n#ifndef IXGBE_EEPROM_GRANT_ATTEMPTS\n#define IXGBE_EEPROM_GRANT_ATTEMPTS 1000  \n#endif\n\n#ifndef IXGBE_EERD_EEWR_ATTEMPTS\n \n#define IXGBE_EERD_EEWR_ATTEMPTS 100000\n#endif\n\n#ifndef IXGBE_FLUDONE_ATTEMPTS\n \n#define IXGBE_FLUDONE_ATTEMPTS 20000\n#endif\n\n#define IXGBE_PCIE_CTRL2                 0x5    \n#define IXGBE_PCIE_CTRL2_DUMMY_ENABLE    0x8    \n#define IXGBE_PCIE_CTRL2_LAN_DISABLE     0x2    \n#define IXGBE_PCIE_CTRL2_DISABLE_SELECT  0x1    \n\n#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET  0x0\n#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET  0x3\n#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP  0x1\n#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS  0x2\n#define IXGBE_DEVICE_CAPS_NO_CROSSTALK_WR\tBIT(7)\n#define IXGBE_FW_LESM_PARAMETERS_PTR     0x2\n#define IXGBE_FW_LESM_STATE_1            0x1\n#define IXGBE_FW_LESM_STATE_ENABLED      0x8000  \n#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR   0x4\n#define IXGBE_FW_PATCH_VERSION_4         0x7\n#define IXGBE_FCOE_IBA_CAPS_BLK_PTR         0x33  \n#define IXGBE_FCOE_IBA_CAPS_FCOE            0x20  \n#define IXGBE_ISCSI_FCOE_BLK_PTR            0x17  \n#define IXGBE_ISCSI_FCOE_FLAGS_OFFSET       0x0   \n#define IXGBE_ISCSI_FCOE_FLAGS_ENABLE       0x1   \n#define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR      0x27  \n#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET  0x0  \n#define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET 0x1  \n#define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET 0x4  \n#define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET  0x7  \n#define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET  0x8  \n#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC  0x0  \n#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN  0x1  \n\n#define IXGBE_DEVICE_CAPS_WOL_PORT0_1  0x4  \n#define IXGBE_DEVICE_CAPS_WOL_PORT0    0x8  \n#define IXGBE_DEVICE_CAPS_WOL_MASK     0xC  \n\n \n#define IXGBE_PCI_DEVICE_STATUS   0xAA\n#define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING   0x0020\n#define IXGBE_PCI_LINK_STATUS     0xB2\n#define IXGBE_PCI_DEVICE_CONTROL2 0xC8\n#define IXGBE_PCI_LINK_WIDTH      0x3F0\n#define IXGBE_PCI_LINK_WIDTH_1    0x10\n#define IXGBE_PCI_LINK_WIDTH_2    0x20\n#define IXGBE_PCI_LINK_WIDTH_4    0x40\n#define IXGBE_PCI_LINK_WIDTH_8    0x80\n#define IXGBE_PCI_LINK_SPEED      0xF\n#define IXGBE_PCI_LINK_SPEED_2500 0x1\n#define IXGBE_PCI_LINK_SPEED_5000 0x2\n#define IXGBE_PCI_LINK_SPEED_8000 0x3\n#define IXGBE_PCI_HEADER_TYPE_REGISTER  0x0E\n#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC 0x80\n#define IXGBE_PCI_DEVICE_CONTROL2_16ms  0x0005\n\n#define IXGBE_PCIDEVCTRL2_TIMEO_MASK\t0xf\n#define IXGBE_PCIDEVCTRL2_16_32ms_def\t0x0\n#define IXGBE_PCIDEVCTRL2_50_100us\t0x1\n#define IXGBE_PCIDEVCTRL2_1_2ms\t\t0x2\n#define IXGBE_PCIDEVCTRL2_16_32ms\t0x5\n#define IXGBE_PCIDEVCTRL2_65_130ms\t0x6\n#define IXGBE_PCIDEVCTRL2_260_520ms\t0x9\n#define IXGBE_PCIDEVCTRL2_1_2s\t\t0xa\n#define IXGBE_PCIDEVCTRL2_4_8s\t\t0xd\n#define IXGBE_PCIDEVCTRL2_17_34s\t0xe\n\n \n#define IXGBE_PCI_PRIMARY_DISABLE_TIMEOUT\t800\n\n \n#define IXGBE_RAH_VIND_MASK     0x003C0000\n#define IXGBE_RAH_VIND_SHIFT    18\n#define IXGBE_RAH_AV            0x80000000\n#define IXGBE_CLEAR_VMDQ_ALL    0xFFFFFFFF\n\n \n#define IXGBE_RFCTL_ISCSI_DIS       0x00000001\n#define IXGBE_RFCTL_ISCSI_DWC_MASK  0x0000003E\n#define IXGBE_RFCTL_ISCSI_DWC_SHIFT 1\n#define IXGBE_RFCTL_RSC_DIS\t\t0x00000020\n#define IXGBE_RFCTL_NFSW_DIS        0x00000040\n#define IXGBE_RFCTL_NFSR_DIS        0x00000080\n#define IXGBE_RFCTL_NFS_VER_MASK    0x00000300\n#define IXGBE_RFCTL_NFS_VER_SHIFT   8\n#define IXGBE_RFCTL_NFS_VER_2       0\n#define IXGBE_RFCTL_NFS_VER_3       1\n#define IXGBE_RFCTL_NFS_VER_4       2\n#define IXGBE_RFCTL_IPV6_DIS        0x00000400\n#define IXGBE_RFCTL_IPV6_XSUM_DIS   0x00000800\n#define IXGBE_RFCTL_IPFRSP_DIS      0x00004000\n#define IXGBE_RFCTL_IPV6_EX_DIS     0x00010000\n#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS 0x00020000\n\n \n#define IXGBE_TXDCTL_ENABLE     0x02000000  \n#define IXGBE_TXDCTL_SWFLSH     0x04000000  \n#define IXGBE_TXDCTL_WTHRESH_SHIFT      16  \n \n#define IXGBE_TX_PAD_ENABLE     0x00000400\n#define IXGBE_JUMBO_FRAME_ENABLE 0x00000004   \n \n#define IXGBE_MAX_FRAME_SZ      0x40040000\n\n#define IXGBE_TDWBAL_HEAD_WB_ENABLE   0x1       \n#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE 0x2       \n\n \n#define IXGBE_RXCTRL_RXEN       0x00000001   \n#define IXGBE_RXCTRL_DMBYPS     0x00000002   \n#define IXGBE_RXDCTL_ENABLE     0x02000000   \n#define IXGBE_RXDCTL_SWFLSH     0x04000000   \n#define IXGBE_RXDCTL_RLPMLMASK  0x00003FFF   \n#define IXGBE_RXDCTL_RLPML_EN   0x00008000\n#define IXGBE_RXDCTL_VME        0x40000000   \n\n#define IXGBE_TSAUXC_EN_CLK\t\t0x00000004\n#define IXGBE_TSAUXC_SYNCLK\t\t0x00000008\n#define IXGBE_TSAUXC_SDP0_INT\t\t0x00000040\n#define IXGBE_TSAUXC_EN_TT0\t\t0x00000001\n#define IXGBE_TSAUXC_EN_TT1\t\t0x00000002\n#define IXGBE_TSAUXC_ST0\t\t0x00000010\n#define IXGBE_TSAUXC_DISABLE_SYSTIME\t0x80000000\n\n#define IXGBE_TSSDP_TS_SDP0_SEL_MASK\t0x000000C0\n#define IXGBE_TSSDP_TS_SDP0_CLK0\t0x00000080\n#define IXGBE_TSSDP_TS_SDP0_EN\t\t0x00000100\n\n#define IXGBE_TSYNCTXCTL_VALID\t\t0x00000001  \n#define IXGBE_TSYNCTXCTL_ENABLED\t0x00000010  \n\n#define IXGBE_TSYNCRXCTL_VALID\t\t0x00000001  \n#define IXGBE_TSYNCRXCTL_TYPE_MASK\t0x0000000E  \n#define IXGBE_TSYNCRXCTL_TYPE_L2_V2\t0x00\n#define IXGBE_TSYNCRXCTL_TYPE_L4_V1\t0x02\n#define IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2\t0x04\n#define IXGBE_TSYNCRXCTL_TYPE_ALL\t0x08\n#define IXGBE_TSYNCRXCTL_TYPE_EVENT_V2\t0x0A\n#define IXGBE_TSYNCRXCTL_ENABLED\t0x00000010  \n#define IXGBE_TSYNCRXCTL_TSIP_UT_EN\t0x00800000  \n\n#define IXGBE_TSIM_TXTS\t\t\t0x00000002\n\n#define IXGBE_RXMTRL_V1_CTRLT_MASK\t0x000000FF\n#define IXGBE_RXMTRL_V1_SYNC_MSG\t0x00\n#define IXGBE_RXMTRL_V1_DELAY_REQ_MSG\t0x01\n#define IXGBE_RXMTRL_V1_FOLLOWUP_MSG\t0x02\n#define IXGBE_RXMTRL_V1_DELAY_RESP_MSG\t0x03\n#define IXGBE_RXMTRL_V1_MGMT_MSG\t0x04\n\n#define IXGBE_RXMTRL_V2_MSGID_MASK\t\t0x0000FF00\n#define IXGBE_RXMTRL_V2_SYNC_MSG\t\t0x0000\n#define IXGBE_RXMTRL_V2_DELAY_REQ_MSG\t\t0x0100\n#define IXGBE_RXMTRL_V2_PDELAY_REQ_MSG\t\t0x0200\n#define IXGBE_RXMTRL_V2_PDELAY_RESP_MSG\t\t0x0300\n#define IXGBE_RXMTRL_V2_FOLLOWUP_MSG\t\t0x0800\n#define IXGBE_RXMTRL_V2_DELAY_RESP_MSG\t\t0x0900\n#define IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG\t0x0A00\n#define IXGBE_RXMTRL_V2_ANNOUNCE_MSG\t\t0x0B00\n#define IXGBE_RXMTRL_V2_SIGNALING_MSG\t\t0x0C00\n#define IXGBE_RXMTRL_V2_MGMT_MSG\t\t0x0D00\n\n#define IXGBE_FCTRL_SBP 0x00000002  \n#define IXGBE_FCTRL_MPE 0x00000100  \n#define IXGBE_FCTRL_UPE 0x00000200  \n#define IXGBE_FCTRL_BAM 0x00000400  \n#define IXGBE_FCTRL_PMCF 0x00001000  \n#define IXGBE_FCTRL_DPF 0x00002000  \n \n#define IXGBE_FCTRL_RPFCE 0x00004000\n#define IXGBE_FCTRL_RFCE 0x00008000  \n#define IXGBE_MFLCN_PMCF        0x00000001  \n#define IXGBE_MFLCN_DPF         0x00000002  \n#define IXGBE_MFLCN_RPFCE       0x00000004  \n#define IXGBE_MFLCN_RFCE        0x00000008  \n#define IXGBE_MFLCN_RPFCE_MASK\t0x00000FF4  \n\n#define IXGBE_MFLCN_RPFCE_SHIFT\t\t 4\n\n \n#define IXGBE_MRQC_RSSEN                 0x00000001   \n#define IXGBE_MRQC_MRQE_MASK                    0xF  \n#define IXGBE_MRQC_RT8TCEN               0x00000002  \n#define IXGBE_MRQC_RT4TCEN               0x00000003  \n#define IXGBE_MRQC_RTRSS8TCEN            0x00000004  \n#define IXGBE_MRQC_RTRSS4TCEN            0x00000005  \n#define IXGBE_MRQC_VMDQEN                0x00000008  \n#define IXGBE_MRQC_VMDQRSS32EN           0x0000000A  \n#define IXGBE_MRQC_VMDQRSS64EN           0x0000000B  \n#define IXGBE_MRQC_VMDQRT8TCEN           0x0000000C  \n#define IXGBE_MRQC_VMDQRT4TCEN           0x0000000D  \n#define IXGBE_MRQC_RSS_FIELD_MASK        0xFFFF0000\n#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP    0x00010000\n#define IXGBE_MRQC_RSS_FIELD_IPV4        0x00020000\n#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 0x00040000\n#define IXGBE_MRQC_RSS_FIELD_IPV6_EX     0x00080000\n#define IXGBE_MRQC_RSS_FIELD_IPV6        0x00100000\n#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP    0x00200000\n#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP    0x00400000\n#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP    0x00800000\n#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 0x01000000\n#define IXGBE_MRQC_MULTIPLE_RSS          0x00002000\n#define IXGBE_MRQC_L3L4TXSWEN            0x00008000\n\n#define IXGBE_FWSM_TS_ENABLED\t0x1\n\n \n#define IXGBE_QDE_ENABLE\t0x00000001\n#define IXGBE_QDE_HIDE_VLAN\t0x00000002\n#define IXGBE_QDE_IDX_MASK\t0x00007F00\n#define IXGBE_QDE_IDX_SHIFT\t8\n#define IXGBE_QDE_WRITE\t\t0x00010000\n\n#define IXGBE_TXD_POPTS_IXSM 0x01        \n#define IXGBE_TXD_POPTS_TXSM 0x02        \n#define IXGBE_TXD_CMD_EOP    0x01000000  \n#define IXGBE_TXD_CMD_IFCS   0x02000000  \n#define IXGBE_TXD_CMD_IC     0x04000000  \n#define IXGBE_TXD_CMD_RS     0x08000000  \n#define IXGBE_TXD_CMD_DEXT   0x20000000  \n#define IXGBE_TXD_CMD_VLE    0x40000000  \n#define IXGBE_TXD_STAT_DD    0x00000001  \n\n \n#define IXGBE_MTQC_RT_ENA       0x1  \n#define IXGBE_MTQC_VT_ENA       0x2  \n#define IXGBE_MTQC_64Q_1PB      0x0  \n#define IXGBE_MTQC_32VF         0x8  \n#define IXGBE_MTQC_64VF         0x4  \n#define IXGBE_MTQC_8TC_8TQ      0xC  \n#define IXGBE_MTQC_4TC_4TQ\t0x8  \n\n \n#define IXGBE_RXD_STAT_DD       0x01     \n#define IXGBE_RXD_STAT_EOP      0x02     \n#define IXGBE_RXD_STAT_FLM      0x04     \n#define IXGBE_RXD_STAT_VP       0x08     \n#define IXGBE_RXDADV_NEXTP_MASK   0x000FFFF0  \n#define IXGBE_RXDADV_NEXTP_SHIFT  0x00000004\n#define IXGBE_RXD_STAT_UDPCS    0x10     \n#define IXGBE_RXD_STAT_L4CS     0x20     \n#define IXGBE_RXD_STAT_IPCS     0x40     \n#define IXGBE_RXD_STAT_PIF      0x80     \n#define IXGBE_RXD_STAT_CRCV     0x100    \n#define IXGBE_RXD_STAT_OUTERIPCS  0x100  \n#define IXGBE_RXD_STAT_VEXT     0x200    \n#define IXGBE_RXD_STAT_UDPV     0x400    \n#define IXGBE_RXD_STAT_DYNINT   0x800    \n#define IXGBE_RXD_STAT_LLINT    0x800    \n#define IXGBE_RXD_STAT_TSIP     0x08000  \n#define IXGBE_RXD_STAT_TS       0x10000  \n#define IXGBE_RXD_STAT_SECP     0x20000  \n#define IXGBE_RXD_STAT_LB       0x40000  \n#define IXGBE_RXD_STAT_ACK      0x8000   \n#define IXGBE_RXD_ERR_CE        0x01     \n#define IXGBE_RXD_ERR_LE        0x02     \n#define IXGBE_RXD_ERR_PE        0x08     \n#define IXGBE_RXD_ERR_OSE       0x10     \n#define IXGBE_RXD_ERR_USE       0x20     \n#define IXGBE_RXD_ERR_TCPE      0x40     \n#define IXGBE_RXD_ERR_IPE       0x80     \n#define IXGBE_RXDADV_ERR_MASK           0xfff00000  \n#define IXGBE_RXDADV_ERR_SHIFT          20          \n#define IXGBE_RXDADV_ERR_OUTERIPER\t0x04000000  \n#define IXGBE_RXDADV_ERR_FCEOFE         0x80000000  \n#define IXGBE_RXDADV_ERR_FCERR          0x00700000  \n#define IXGBE_RXDADV_ERR_FDIR_LEN       0x00100000  \n#define IXGBE_RXDADV_ERR_FDIR_DROP      0x00200000  \n#define IXGBE_RXDADV_ERR_FDIR_COLL      0x00400000  \n#define IXGBE_RXDADV_ERR_HBO    0x00800000  \n#define IXGBE_RXDADV_ERR_CE     0x01000000  \n#define IXGBE_RXDADV_ERR_LE     0x02000000  \n#define IXGBE_RXDADV_ERR_PE     0x08000000  \n#define IXGBE_RXDADV_ERR_OSE    0x10000000  \n#define IXGBE_RXDADV_ERR_IPSEC_INV_PROTOCOL  0x08000000  \n#define IXGBE_RXDADV_ERR_IPSEC_INV_LENGTH    0x10000000  \n#define IXGBE_RXDADV_ERR_IPSEC_AUTH_FAILED   0x18000000\n#define IXGBE_RXDADV_ERR_USE    0x20000000  \n#define IXGBE_RXDADV_ERR_TCPE   0x40000000  \n#define IXGBE_RXDADV_ERR_IPE    0x80000000  \n#define IXGBE_RXD_VLAN_ID_MASK  0x0FFF   \n#define IXGBE_RXD_PRI_MASK      0xE000   \n#define IXGBE_RXD_PRI_SHIFT     13\n#define IXGBE_RXD_CFI_MASK      0x1000   \n#define IXGBE_RXD_CFI_SHIFT     12\n\n#define IXGBE_RXDADV_STAT_DD            IXGBE_RXD_STAT_DD   \n#define IXGBE_RXDADV_STAT_EOP           IXGBE_RXD_STAT_EOP  \n#define IXGBE_RXDADV_STAT_FLM           IXGBE_RXD_STAT_FLM  \n#define IXGBE_RXDADV_STAT_VP            IXGBE_RXD_STAT_VP   \n#define IXGBE_RXDADV_STAT_MASK          0x000fffff  \n#define IXGBE_RXDADV_STAT_FCEOFS        0x00000040  \n#define IXGBE_RXDADV_STAT_FCSTAT        0x00000030  \n#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000  \n#define IXGBE_RXDADV_STAT_FCSTAT_NODDP  0x00000010  \n#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020  \n#define IXGBE_RXDADV_STAT_FCSTAT_DDP    0x00000030  \n#define IXGBE_RXDADV_STAT_TS\t\t0x00010000  \n#define IXGBE_RXDADV_STAT_SECP\t\t0x00020000  \n\n \n#define IXGBE_PSRTYPE_TCPHDR    0x00000010\n#define IXGBE_PSRTYPE_UDPHDR    0x00000020\n#define IXGBE_PSRTYPE_IPV4HDR   0x00000100\n#define IXGBE_PSRTYPE_IPV6HDR   0x00000200\n#define IXGBE_PSRTYPE_L2HDR     0x00001000\n\n \n#define IXGBE_SRRCTL_BSIZEPKT_SHIFT     10      \n#define IXGBE_SRRCTL_RDMTS_SHIFT        22\n#define IXGBE_SRRCTL_RDMTS_MASK         0x01C00000\n#define IXGBE_SRRCTL_DROP_EN            0x10000000\n#define IXGBE_SRRCTL_BSIZEPKT_MASK      0x0000007F\n#define IXGBE_SRRCTL_BSIZEHDR_MASK      0x00003F00\n#define IXGBE_SRRCTL_DESCTYPE_LEGACY    0x00000000\n#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000\n#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000\n#define IXGBE_SRRCTL_DESCTYPE_MASK      0x0E000000\n\n#define IXGBE_RXDPS_HDRSTAT_HDRSP       0x00008000\n#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF\n\n#define IXGBE_RXDADV_RSSTYPE_MASK       0x0000000F\n#define IXGBE_RXDADV_PKTTYPE_MASK       0x0000FFF0\n#define IXGBE_RXDADV_PKTTYPE_MASK_EX    0x0001FFF0\n#define IXGBE_RXDADV_HDRBUFLEN_MASK     0x00007FE0\n#define IXGBE_RXDADV_RSCCNT_MASK        0x001E0000\n#define IXGBE_RXDADV_RSCCNT_SHIFT       17\n#define IXGBE_RXDADV_HDRBUFLEN_SHIFT    5\n#define IXGBE_RXDADV_SPLITHEADER_EN     0x00001000\n#define IXGBE_RXDADV_SPH                0x8000\n\n \n#define IXGBE_RXDADV_RSSTYPE_NONE       0x00000000\n#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP   0x00000001\n#define IXGBE_RXDADV_RSSTYPE_IPV4       0x00000002\n#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP   0x00000003\n#define IXGBE_RXDADV_RSSTYPE_IPV6_EX    0x00000004\n#define IXGBE_RXDADV_RSSTYPE_IPV6       0x00000005\n#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006\n#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP   0x00000007\n#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP   0x00000008\n#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009\n\n \n#define IXGBE_RXDADV_PKTTYPE_NONE       0x00000000\n#define IXGBE_RXDADV_PKTTYPE_IPV4       0x00000010  \n#define IXGBE_RXDADV_PKTTYPE_IPV4_EX    0x00000020  \n#define IXGBE_RXDADV_PKTTYPE_IPV6       0x00000040  \n#define IXGBE_RXDADV_PKTTYPE_IPV6_EX    0x00000080  \n#define IXGBE_RXDADV_PKTTYPE_TCP        0x00000100  \n#define IXGBE_RXDADV_PKTTYPE_UDP        0x00000200  \n#define IXGBE_RXDADV_PKTTYPE_SCTP       0x00000400  \n#define IXGBE_RXDADV_PKTTYPE_NFS        0x00000800  \n#define IXGBE_RXDADV_PKTTYPE_VXLAN\t0x00000800  \n#define IXGBE_RXDADV_PKTTYPE_TUNNEL\t0x00010000  \n#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP  0x00001000  \n#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH   0x00002000  \n#define IXGBE_RXDADV_PKTTYPE_LINKSEC    0x00004000  \n#define IXGBE_RXDADV_PKTTYPE_ETQF       0x00008000  \n#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK  0x00000070  \n#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT 4           \n\n \n#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \\\n\t\t\t\t      IXGBE_RXD_ERR_CE | \\\n\t\t\t\t      IXGBE_RXD_ERR_LE | \\\n\t\t\t\t      IXGBE_RXD_ERR_PE | \\\n\t\t\t\t      IXGBE_RXD_ERR_OSE | \\\n\t\t\t\t      IXGBE_RXD_ERR_USE)\n\n#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \\\n\t\t\t\t      IXGBE_RXDADV_ERR_CE | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_LE | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_PE | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_OSE | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_IPSEC_INV_PROTOCOL | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_IPSEC_INV_LENGTH | \\\n\t\t\t\t      IXGBE_RXDADV_ERR_USE)\n\n \n#define IXGBE_MCSTCTRL_MFE      0x4\n\n \n#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE  8\n#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE  8\n#define IXGBE_REQ_TX_BUFFER_GRANULARITY   1024\n\n \n#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK  0x0FFF  \n#define IXGBE_RX_DESC_SPECIAL_PRI_MASK   0xE000  \n#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT  0x000D  \n#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT  IXGBE_RX_DESC_SPECIAL_PRI_SHIFT\n\n \n#define IXGBE_MBVFICR_INDEX(vf_number)   (vf_number >> 4)\n#define IXGBE_MBVFICR(_i)\t\t(0x00710 + ((_i) * 4))\n#define IXGBE_VFLRE(_i)\t\t((((_i) & 1) ? 0x001C0 : 0x00600))\n#define IXGBE_VFLREC(_i)\t\t(0x00700 + ((_i) * 4))\n \n#define IXGBE_PVFTDH(P)\t\t(0x06010 + (0x40 * (P)))\n#define IXGBE_PVFTDT(P)\t\t(0x06018 + (0x40 * (P)))\n#define IXGBE_PVFTXDCTL(P)\t(0x06028 + (0x40 * (P)))\n#define IXGBE_PVFTDWBAL(P)\t(0x06038 + (0x40 * (P)))\n#define IXGBE_PVFTDWBAH(P)\t(0x0603C + (0x40 * (P)))\n#define IXGBE_PVFGPRC(x)\t(0x0101C + (0x40 * (x)))\n#define IXGBE_PVFGPTC(x)\t(0x08300 + (0x04 * (x)))\n#define IXGBE_PVFGORC_LSB(x)\t(0x01020 + (0x40 * (x)))\n#define IXGBE_PVFGORC_MSB(x)\t(0x0D020 + (0x40 * (x)))\n#define IXGBE_PVFGOTC_LSB(x)\t(0x08400 + (0x08 * (x)))\n#define IXGBE_PVFGOTC_MSB(x)\t(0x08404 + (0x08 * (x)))\n#define IXGBE_PVFMPRC(x)\t(0x0D01C + (0x40 * (x)))\n\n#define IXGBE_PVFTDWBALn(q_per_pool, vf_number, vf_q_index) \\\n\t\t(IXGBE_PVFTDWBAL((q_per_pool)*(vf_number) + (vf_q_index)))\n#define IXGBE_PVFTDWBAHn(q_per_pool, vf_number, vf_q_index) \\\n\t\t(IXGBE_PVFTDWBAH((q_per_pool)*(vf_number) + (vf_q_index)))\n\n#define IXGBE_PVFTDHN(q_per_pool, vf_number, vf_q_index) \\\n\t\t(IXGBE_PVFTDH((q_per_pool)*(vf_number) + (vf_q_index)))\n#define IXGBE_PVFTDTN(q_per_pool, vf_number, vf_q_index) \\\n\t\t(IXGBE_PVFTDT((q_per_pool)*(vf_number) + (vf_q_index)))\n\nenum ixgbe_fdir_pballoc_type {\n\tIXGBE_FDIR_PBALLOC_NONE = 0,\n\tIXGBE_FDIR_PBALLOC_64K  = 1,\n\tIXGBE_FDIR_PBALLOC_128K = 2,\n\tIXGBE_FDIR_PBALLOC_256K = 3,\n};\n#define IXGBE_FDIR_PBALLOC_SIZE_SHIFT           16\n\n \n#define IXGBE_FDIRCTRL_PBALLOC_64K              0x00000001\n#define IXGBE_FDIRCTRL_PBALLOC_128K             0x00000002\n#define IXGBE_FDIRCTRL_PBALLOC_256K             0x00000003\n#define IXGBE_FDIRCTRL_INIT_DONE                0x00000008\n#define IXGBE_FDIRCTRL_PERFECT_MATCH            0x00000010\n#define IXGBE_FDIRCTRL_REPORT_STATUS            0x00000020\n#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS     0x00000080\n#define IXGBE_FDIRCTRL_DROP_Q_SHIFT             8\n#define IXGBE_FDIRCTRL_FLEX_SHIFT               16\n#define IXGBE_FDIRCTRL_DROP_NO_MATCH\t\t0x00008000\n#define IXGBE_FDIRCTRL_FILTERMODE_SHIFT\t\t21\n#define IXGBE_FDIRCTRL_FILTERMODE_MACVLAN\t0x0001  \n#define IXGBE_FDIRCTRL_FILTERMODE_CLOUD\t\t0x0002  \n#define IXGBE_FDIRCTRL_SEARCHLIM                0x00800000\n#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT         24\n#define IXGBE_FDIRCTRL_FULL_THRESH_MASK         0xF0000000\n#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT        28\n\n#define IXGBE_FDIRTCPM_DPORTM_SHIFT             16\n#define IXGBE_FDIRUDPM_DPORTM_SHIFT             16\n#define IXGBE_FDIRIP6M_DIPM_SHIFT               16\n#define IXGBE_FDIRM_VLANID                      0x00000001\n#define IXGBE_FDIRM_VLANP                       0x00000002\n#define IXGBE_FDIRM_POOL                        0x00000004\n#define IXGBE_FDIRM_L4P                         0x00000008\n#define IXGBE_FDIRM_FLEX                        0x00000010\n#define IXGBE_FDIRM_DIPv6                       0x00000020\n\n#define IXGBE_FDIRFREE_FREE_MASK                0xFFFF\n#define IXGBE_FDIRFREE_FREE_SHIFT               0\n#define IXGBE_FDIRFREE_COLL_MASK                0x7FFF0000\n#define IXGBE_FDIRFREE_COLL_SHIFT               16\n#define IXGBE_FDIRLEN_MAXLEN_MASK               0x3F\n#define IXGBE_FDIRLEN_MAXLEN_SHIFT              0\n#define IXGBE_FDIRLEN_MAXHASH_MASK              0x7FFF0000\n#define IXGBE_FDIRLEN_MAXHASH_SHIFT             16\n#define IXGBE_FDIRUSTAT_ADD_MASK                0xFFFF\n#define IXGBE_FDIRUSTAT_ADD_SHIFT               0\n#define IXGBE_FDIRUSTAT_REMOVE_MASK             0xFFFF0000\n#define IXGBE_FDIRUSTAT_REMOVE_SHIFT            16\n#define IXGBE_FDIRFSTAT_FADD_MASK               0x00FF\n#define IXGBE_FDIRFSTAT_FADD_SHIFT              0\n#define IXGBE_FDIRFSTAT_FREMOVE_MASK            0xFF00\n#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT           8\n#define IXGBE_FDIRPORT_DESTINATION_SHIFT        16\n#define IXGBE_FDIRVLAN_FLEX_SHIFT               16\n#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT       15\n#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT       16\n\n#define IXGBE_FDIRCMD_CMD_MASK                  0x00000003\n#define IXGBE_FDIRCMD_CMD_ADD_FLOW              0x00000001\n#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW           0x00000002\n#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT        0x00000003\n#define IXGBE_FDIRCMD_FILTER_VALID              0x00000004\n#define IXGBE_FDIRCMD_FILTER_UPDATE             0x00000008\n#define IXGBE_FDIRCMD_IPv6DMATCH                0x00000010\n#define IXGBE_FDIRCMD_L4TYPE_UDP                0x00000020\n#define IXGBE_FDIRCMD_L4TYPE_TCP                0x00000040\n#define IXGBE_FDIRCMD_L4TYPE_SCTP               0x00000060\n#define IXGBE_FDIRCMD_IPV6                      0x00000080\n#define IXGBE_FDIRCMD_CLEARHT                   0x00000100\n#define IXGBE_FDIRCMD_DROP                      0x00000200\n#define IXGBE_FDIRCMD_INT                       0x00000400\n#define IXGBE_FDIRCMD_LAST                      0x00000800\n#define IXGBE_FDIRCMD_COLLISION                 0x00001000\n#define IXGBE_FDIRCMD_QUEUE_EN                  0x00008000\n#define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT           5\n#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT            16\n#define IXGBE_FDIRCMD_RX_TUNNEL_FILTER_SHIFT\t23\n#define IXGBE_FDIRCMD_VT_POOL_SHIFT             24\n#define IXGBE_FDIR_INIT_DONE_POLL               10\n#define IXGBE_FDIRCMD_CMD_POLL                  10\n#define IXGBE_FDIRCMD_TUNNEL_FILTER\t\t0x00800000\n\n#define IXGBE_FDIR_DROP_QUEUE                   127\n\n \n#define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH\t1792  \n#define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH\t448  \n#define IXGBE_HI_COMMAND_TIMEOUT\t500  \n#define IXGBE_HI_FLASH_ERASE_TIMEOUT\t1000  \n#define IXGBE_HI_FLASH_UPDATE_TIMEOUT\t5000  \n#define IXGBE_HI_FLASH_APPLY_TIMEOUT\t0  \n\n \n#define FW_CEM_HDR_LEN\t\t\t0x4\n#define FW_CEM_CMD_DRIVER_INFO\t\t0xDD\n#define FW_CEM_CMD_DRIVER_INFO_LEN\t0x5\n#define FW_CEM_CMD_RESERVED\t\t0x0\n#define FW_CEM_UNUSED_VER\t\t0x0\n#define FW_CEM_MAX_RETRIES\t\t3\n#define FW_CEM_RESP_STATUS_SUCCESS\t0x1\n#define FW_CEM_DRIVER_VERSION_SIZE\t39  \n#define FW_READ_SHADOW_RAM_CMD\t\t0x31\n#define FW_READ_SHADOW_RAM_LEN\t\t0x6\n#define FW_WRITE_SHADOW_RAM_CMD\t\t0x33\n#define FW_WRITE_SHADOW_RAM_LEN\t\t0xA  \n#define FW_SHADOW_RAM_DUMP_CMD\t\t0x36\n#define FW_SHADOW_RAM_DUMP_LEN\t\t0\n#define FW_DEFAULT_CHECKSUM\t\t0xFF  \n#define FW_NVM_DATA_OFFSET\t\t3\n#define FW_MAX_READ_BUFFER_SIZE\t\t1024\n#define FW_DISABLE_RXEN_CMD\t\t0xDE\n#define FW_DISABLE_RXEN_LEN\t\t0x1\n#define FW_PHY_MGMT_REQ_CMD\t\t0x20\n#define FW_PHY_TOKEN_REQ_CMD\t\t0x0A\n#define FW_PHY_TOKEN_REQ_LEN\t\t2\n#define FW_PHY_TOKEN_REQ\t\t0\n#define FW_PHY_TOKEN_REL\t\t1\n#define FW_PHY_TOKEN_OK\t\t\t1\n#define FW_PHY_TOKEN_RETRY\t\t0x80\n#define FW_PHY_TOKEN_DELAY\t\t5\t \n#define FW_PHY_TOKEN_WAIT\t\t5\t \n#define FW_PHY_TOKEN_RETRIES ((FW_PHY_TOKEN_WAIT * 1000) / FW_PHY_TOKEN_DELAY)\n#define FW_INT_PHY_REQ_CMD\t\t0xB\n#define FW_INT_PHY_REQ_LEN\t\t10\n#define FW_INT_PHY_REQ_READ\t\t0\n#define FW_INT_PHY_REQ_WRITE\t\t1\n#define FW_PHY_ACT_REQ_CMD\t\t5\n#define FW_PHY_ACT_DATA_COUNT\t\t4\n#define FW_PHY_ACT_REQ_LEN\t\t(4 + 4 * FW_PHY_ACT_DATA_COUNT)\n#define FW_PHY_ACT_INIT_PHY\t\t1\n#define FW_PHY_ACT_SETUP_LINK\t\t2\n#define FW_PHY_ACT_LINK_SPEED_10\tBIT(0)\n#define FW_PHY_ACT_LINK_SPEED_100\tBIT(1)\n#define FW_PHY_ACT_LINK_SPEED_1G\tBIT(2)\n#define FW_PHY_ACT_LINK_SPEED_2_5G\tBIT(3)\n#define FW_PHY_ACT_LINK_SPEED_5G\tBIT(4)\n#define FW_PHY_ACT_LINK_SPEED_10G\tBIT(5)\n#define FW_PHY_ACT_LINK_SPEED_20G\tBIT(6)\n#define FW_PHY_ACT_LINK_SPEED_25G\tBIT(7)\n#define FW_PHY_ACT_LINK_SPEED_40G\tBIT(8)\n#define FW_PHY_ACT_LINK_SPEED_50G\tBIT(9)\n#define FW_PHY_ACT_LINK_SPEED_100G\tBIT(10)\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT 16\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_MASK (3 << \\\n\t\t\t\t\t  HW_PHY_ACT_SETUP_LINK_PAUSE_SHIFT)\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_NONE 0u\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_TX\t1u\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_RX\t2u\n#define FW_PHY_ACT_SETUP_LINK_PAUSE_RXTX 3u\n#define FW_PHY_ACT_SETUP_LINK_LP\tBIT(18)\n#define FW_PHY_ACT_SETUP_LINK_HP\tBIT(19)\n#define FW_PHY_ACT_SETUP_LINK_EEE\tBIT(20)\n#define FW_PHY_ACT_SETUP_LINK_AN\tBIT(22)\n#define FW_PHY_ACT_SETUP_LINK_RSP_DOWN\tBIT(0)\n#define FW_PHY_ACT_GET_LINK_INFO\t3\n#define FW_PHY_ACT_GET_LINK_INFO_EEE\tBIT(19)\n#define FW_PHY_ACT_GET_LINK_INFO_FC_TX\tBIT(20)\n#define FW_PHY_ACT_GET_LINK_INFO_FC_RX\tBIT(21)\n#define FW_PHY_ACT_GET_LINK_INFO_POWER\tBIT(22)\n#define FW_PHY_ACT_GET_LINK_INFO_AN_COMPLETE\tBIT(24)\n#define FW_PHY_ACT_GET_LINK_INFO_TEMP\tBIT(25)\n#define FW_PHY_ACT_GET_LINK_INFO_LP_FC_TX\tBIT(28)\n#define FW_PHY_ACT_GET_LINK_INFO_LP_FC_RX\tBIT(29)\n#define FW_PHY_ACT_FORCE_LINK_DOWN\t4\n#define FW_PHY_ACT_FORCE_LINK_DOWN_OFF\tBIT(0)\n#define FW_PHY_ACT_PHY_SW_RESET\t\t5\n#define FW_PHY_ACT_PHY_HW_RESET\t\t6\n#define FW_PHY_ACT_GET_PHY_INFO\t\t7\n#define FW_PHY_ACT_UD_2\t\t\t0x1002\n#define FW_PHY_ACT_UD_2_10G_KR_EEE\tBIT(6)\n#define FW_PHY_ACT_UD_2_10G_KX4_EEE\tBIT(5)\n#define FW_PHY_ACT_UD_2_1G_KX_EEE\tBIT(4)\n#define FW_PHY_ACT_UD_2_10G_T_EEE\tBIT(3)\n#define FW_PHY_ACT_UD_2_1G_T_EEE\tBIT(2)\n#define FW_PHY_ACT_UD_2_100M_TX_EEE\tBIT(1)\n#define FW_PHY_ACT_RETRIES\t\t50\n#define FW_PHY_INFO_SPEED_MASK\t\t0xFFFu\n#define FW_PHY_INFO_ID_HI_MASK\t\t0xFFFF0000u\n#define FW_PHY_INFO_ID_LO_MASK\t\t0x0000FFFFu\n\n \nstruct ixgbe_hic_hdr {\n\tu8 cmd;\n\tu8 buf_len;\n\tunion {\n\t\tu8 cmd_resv;\n\t\tu8 ret_status;\n\t} cmd_or_resp;\n\tu8 checksum;\n};\n\nstruct ixgbe_hic_hdr2_req {\n\tu8 cmd;\n\tu8 buf_lenh;\n\tu8 buf_lenl;\n\tu8 checksum;\n};\n\nstruct ixgbe_hic_hdr2_rsp {\n\tu8 cmd;\n\tu8 buf_lenl;\n\tu8 buf_lenh_status;      \n\tu8 checksum;\n};\n\nunion ixgbe_hic_hdr2 {\n\tstruct ixgbe_hic_hdr2_req req;\n\tstruct ixgbe_hic_hdr2_rsp rsp;\n};\n\nstruct ixgbe_hic_drv_info {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8 port_num;\n\tu8 ver_sub;\n\tu8 ver_build;\n\tu8 ver_min;\n\tu8 ver_maj;\n\tu8 pad;  \n\tu16 pad2;  \n};\n\nstruct ixgbe_hic_drv_info2 {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8 port_num;\n\tu8 ver_sub;\n\tu8 ver_build;\n\tu8 ver_min;\n\tu8 ver_maj;\n\tchar driver_string[FW_CEM_DRIVER_VERSION_SIZE];\n};\n\n \nstruct ixgbe_hic_read_shadow_ram {\n\tunion ixgbe_hic_hdr2 hdr;\n\tu32 address;\n\tu16 length;\n\tu16 pad2;\n\tu16 data;\n\tu16 pad3;\n};\n\nstruct ixgbe_hic_write_shadow_ram {\n\tunion ixgbe_hic_hdr2 hdr;\n\t__be32 address;\n\t__be16 length;\n\tu16 pad2;\n\tu16 data;\n\tu16 pad3;\n};\n\nstruct ixgbe_hic_disable_rxen {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8  port_number;\n\tu8  pad2;\n\tu16 pad3;\n};\n\nstruct ixgbe_hic_phy_token_req {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8 port_number;\n\tu8 command_type;\n\tu16 pad;\n};\n\nstruct ixgbe_hic_internal_phy_req {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8 port_number;\n\tu8 command_type;\n\t__be16 address;\n\tu16 rsv1;\n\t__be32 write_data;\n\tu16 pad;\n} __packed;\n\nstruct ixgbe_hic_internal_phy_resp {\n\tstruct ixgbe_hic_hdr hdr;\n\t__be32 read_data;\n};\n\nstruct ixgbe_hic_phy_activity_req {\n\tstruct ixgbe_hic_hdr hdr;\n\tu8 port_number;\n\tu8 pad;\n\t__le16 activity_id;\n\t__be32 data[FW_PHY_ACT_DATA_COUNT];\n};\n\nstruct ixgbe_hic_phy_activity_resp {\n\tstruct ixgbe_hic_hdr hdr;\n\t__be32 data[FW_PHY_ACT_DATA_COUNT];\n};\n\n \nunion ixgbe_adv_tx_desc {\n\tstruct {\n\t\t__le64 buffer_addr;       \n\t\t__le32 cmd_type_len;\n\t\t__le32 olinfo_status;\n\t} read;\n\tstruct {\n\t\t__le64 rsvd;        \n\t\t__le32 nxtseq_seed;\n\t\t__le32 status;\n\t} wb;\n};\n\n \nunion ixgbe_adv_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t__le32 data;\n\t\t\t\tstruct {\n\t\t\t\t\t__le16 pkt_info;  \n\t\t\t\t\t__le16 hdr_info;  \n\t\t\t\t} hs_rss;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;  \n\t\t\t\t\t__le16 csum;  \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;  \n\t\t\t__le16 length;  \n\t\t\t__le16 vlan;  \n\t\t} upper;\n\t} wb;   \n};\n\n \nstruct ixgbe_adv_tx_context_desc {\n\t__le32 vlan_macip_lens;\n\t__le32 fceof_saidx;\n\t__le32 type_tucmd_mlhl;\n\t__le32 mss_l4len_idx;\n};\n\n \n#define IXGBE_ADVTXD_DTALEN_MASK      0x0000FFFF  \n#define IXGBE_ADVTXD_MAC_LINKSEC      0x00040000  \n#define IXGBE_ADVTXD_MAC_TSTAMP\t      0x00080000  \n#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK   0x000003FF  \n#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK    0x000001FF  \n#define IXGBE_ADVTXD_DTYP_MASK  0x00F00000  \n#define IXGBE_ADVTXD_DTYP_CTXT  0x00200000  \n#define IXGBE_ADVTXD_DTYP_DATA  0x00300000  \n#define IXGBE_ADVTXD_DCMD_EOP   IXGBE_TXD_CMD_EOP   \n#define IXGBE_ADVTXD_DCMD_IFCS  IXGBE_TXD_CMD_IFCS  \n#define IXGBE_ADVTXD_DCMD_RS    IXGBE_TXD_CMD_RS    \n#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI 0x10000000     \n#define IXGBE_ADVTXD_DCMD_DEXT  IXGBE_TXD_CMD_DEXT  \n#define IXGBE_ADVTXD_DCMD_VLE   IXGBE_TXD_CMD_VLE   \n#define IXGBE_ADVTXD_DCMD_TSE   0x80000000  \n#define IXGBE_ADVTXD_STAT_DD    IXGBE_TXD_STAT_DD   \n#define IXGBE_ADVTXD_STAT_SN_CRC      0x00000002  \n#define IXGBE_ADVTXD_STAT_RSV   0x0000000C  \n#define IXGBE_ADVTXD_IDX_SHIFT  4  \n#define IXGBE_ADVTXD_CC         0x00000080  \n#define IXGBE_ADVTXD_POPTS_SHIFT      8   \n#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM << \\\n\t\t\t\t IXGBE_ADVTXD_POPTS_SHIFT)\n#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM << \\\n\t\t\t\t IXGBE_ADVTXD_POPTS_SHIFT)\n#define IXGBE_ADVTXD_POPTS_IPSEC     0x00000400  \n#define IXGBE_ADVTXD_POPTS_ISCO_1ST  0x00000000  \n#define IXGBE_ADVTXD_POPTS_ISCO_MDL  0x00000800  \n#define IXGBE_ADVTXD_POPTS_ISCO_LAST 0x00001000  \n#define IXGBE_ADVTXD_POPTS_ISCO_FULL 0x00001800  \n#define IXGBE_ADVTXD_POPTS_RSV       0x00002000  \n#define IXGBE_ADVTXD_PAYLEN_SHIFT    14  \n#define IXGBE_ADVTXD_MACLEN_SHIFT    9   \n#define IXGBE_ADVTXD_VLAN_SHIFT      16   \n#define IXGBE_ADVTXD_TUCMD_IPV4      0x00000400   \n#define IXGBE_ADVTXD_TUCMD_IPV6      0x00000000   \n#define IXGBE_ADVTXD_TUCMD_L4T_UDP   0x00000000   \n#define IXGBE_ADVTXD_TUCMD_L4T_TCP   0x00000800   \n#define IXGBE_ADVTXD_TUCMD_L4T_SCTP  0x00001000   \n#define IXGBE_ADVTXD_TUCMD_L4T_RSV     0x00001800  \n#define IXGBE_ADVTXD_TUCMD_MKRREQ    0x00002000  \n#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 0x00002000  \n#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000 \n#define IXGBE_ADVTXT_TUCMD_FCOE      0x00008000        \n#define IXGBE_ADVTXD_FCOEF_SOF       (BIT(2) << 10)  \n#define IXGBE_ADVTXD_FCOEF_PARINC    (BIT(3) << 10)  \n#define IXGBE_ADVTXD_FCOEF_ORIE      (BIT(4) << 10)  \n#define IXGBE_ADVTXD_FCOEF_ORIS      (BIT(5) << 10)  \n#define IXGBE_ADVTXD_FCOEF_EOF_N     (0u << 10)   \n#define IXGBE_ADVTXD_FCOEF_EOF_T     (1u << 10)   \n#define IXGBE_ADVTXD_FCOEF_EOF_NI    (2u << 10)   \n#define IXGBE_ADVTXD_FCOEF_EOF_A     (3u << 10)   \n#define IXGBE_ADVTXD_FCOEF_EOF_MASK  (3u << 10)   \n#define IXGBE_ADVTXD_L4LEN_SHIFT     8   \n#define IXGBE_ADVTXD_MSS_SHIFT       16   \n\n \ntypedef u32 ixgbe_autoneg_advertised;\n \ntypedef u32 ixgbe_link_speed;\n#define IXGBE_LINK_SPEED_UNKNOWN\t0\n#define IXGBE_LINK_SPEED_10_FULL\t0x0002\n#define IXGBE_LINK_SPEED_100_FULL\t0x0008\n#define IXGBE_LINK_SPEED_1GB_FULL\t0x0020\n#define IXGBE_LINK_SPEED_2_5GB_FULL\t0x0400\n#define IXGBE_LINK_SPEED_5GB_FULL\t0x0800\n#define IXGBE_LINK_SPEED_10GB_FULL\t0x0080\n#define IXGBE_LINK_SPEED_82598_AUTONEG (IXGBE_LINK_SPEED_1GB_FULL | \\\n\t\t\t\t\tIXGBE_LINK_SPEED_10GB_FULL)\n#define IXGBE_LINK_SPEED_82599_AUTONEG (IXGBE_LINK_SPEED_100_FULL | \\\n\t\t\t\t\tIXGBE_LINK_SPEED_1GB_FULL | \\\n\t\t\t\t\tIXGBE_LINK_SPEED_10GB_FULL)\n\n \n\n \n#define IXGBE_BT2KB(BT) ((BT + (8 * 1024 - 1)) / (8 * 1024))\n#define IXGBE_B2BT(BT) (BT * 8)\n\n \n#define IXGBE_PFC_D\t672\n\n \n#define IXGBE_CABLE_DC\t5556  \n#define IXGBE_CABLE_DO\t5000  \n\n \n#define IXGBE_PHY_DC\t25600\t \n#define IXGBE_MAC_DC\t8192\t \n#define IXGBE_XAUI_DC\t(2 * 2048)  \n\n#define IXGBE_ID_X540\t(IXGBE_MAC_DC + IXGBE_XAUI_DC + IXGBE_PHY_DC)\n\n \n#define IXGBE_PHY_D\t12800\n#define IXGBE_MAC_D\t4096\n#define IXGBE_XAUI_D\t(2 * 1024)\n\n#define IXGBE_ID\t(IXGBE_MAC_D + IXGBE_XAUI_D + IXGBE_PHY_D)\n\n \n#define IXGBE_HD\t6144\n\n \n#define IXGBE_PCI_DELAY\t10000\n\n \n#define IXGBE_DV_X540(_max_frame_link, _max_frame_tc) \\\n\t\t\t((36 * \\\n\t\t\t  (IXGBE_B2BT(_max_frame_link) + \\\n\t\t\t   IXGBE_PFC_D + \\\n\t\t\t   (2 * IXGBE_CABLE_DC) + \\\n\t\t\t   (2 * IXGBE_ID_X540) + \\\n\t\t\t   IXGBE_HD) / 25 + 1) + \\\n\t\t\t 2 * IXGBE_B2BT(_max_frame_tc))\n\n \n#define IXGBE_DV(_max_frame_link, _max_frame_tc) \\\n\t\t\t((36 * \\\n\t\t\t  (IXGBE_B2BT(_max_frame_link) + \\\n\t\t\t   IXGBE_PFC_D + \\\n\t\t\t   (2 * IXGBE_CABLE_DC) + \\\n\t\t\t   (2 * IXGBE_ID) + \\\n\t\t\t   IXGBE_HD) / 25 + 1) + \\\n\t\t\t 2 * IXGBE_B2BT(_max_frame_tc))\n\n \n#define IXGBE_LOW_DV_X540(_max_frame_tc) \\\n\t\t\t(2 * IXGBE_B2BT(_max_frame_tc) + \\\n\t\t\t(36 * IXGBE_PCI_DELAY / 25) + 1)\n#define IXGBE_LOW_DV(_max_frame_tc) \\\n\t\t\t(2 * IXGBE_LOW_DV_X540(_max_frame_tc))\n\n \n#define IXGBE_ATR_BUCKET_HASH_KEY    0x3DAD14E2\n#define IXGBE_ATR_SIGNATURE_HASH_KEY 0x174D3614\n\n \n#define IXGBE_ATR_HASH_MASK\t\t0x7fff\n#define IXGBE_ATR_L4TYPE_MASK\t\t0x3\n#define IXGBE_ATR_L4TYPE_UDP\t\t0x1\n#define IXGBE_ATR_L4TYPE_TCP\t\t0x2\n#define IXGBE_ATR_L4TYPE_SCTP\t\t0x3\n#define IXGBE_ATR_L4TYPE_IPV6_MASK\t0x4\n#define IXGBE_ATR_L4TYPE_TUNNEL_MASK\t0x10\nenum ixgbe_atr_flow_type {\n\tIXGBE_ATR_FLOW_TYPE_IPV4   = 0x0,\n\tIXGBE_ATR_FLOW_TYPE_UDPV4  = 0x1,\n\tIXGBE_ATR_FLOW_TYPE_TCPV4  = 0x2,\n\tIXGBE_ATR_FLOW_TYPE_SCTPV4 = 0x3,\n\tIXGBE_ATR_FLOW_TYPE_IPV6   = 0x4,\n\tIXGBE_ATR_FLOW_TYPE_UDPV6  = 0x5,\n\tIXGBE_ATR_FLOW_TYPE_TCPV6  = 0x6,\n\tIXGBE_ATR_FLOW_TYPE_SCTPV6 = 0x7,\n};\n\n \nunion ixgbe_atr_input {\n\t \n\tstruct {\n\t\tu8     vm_pool;\n\t\tu8     flow_type;\n\t\t__be16 vlan_id;\n\t\t__be32 dst_ip[4];\n\t\t__be32 src_ip[4];\n\t\t__be16 src_port;\n\t\t__be16 dst_port;\n\t\t__be16 flex_bytes;\n\t\t__be16 bkt_hash;\n\t} formatted;\n\t__be32 dword_stream[11];\n};\n\n \nunion ixgbe_atr_hash_dword {\n\tstruct {\n\t\tu8 vm_pool;\n\t\tu8 flow_type;\n\t\t__be16 vlan_id;\n\t} formatted;\n\t__be32 ip;\n\tstruct {\n\t\t__be16 src;\n\t\t__be16 dst;\n\t} port;\n\t__be16 flex_bytes;\n\t__be32 dword;\n};\n\n#define IXGBE_MVALS_INIT(m)\t\t\\\n\tIXGBE_CAT(EEC, m),\t\t\\\n\tIXGBE_CAT(FLA, m),\t\t\\\n\tIXGBE_CAT(GRC, m),\t\t\\\n\tIXGBE_CAT(FACTPS, m),\t\t\\\n\tIXGBE_CAT(SWSM, m),\t\t\\\n\tIXGBE_CAT(SWFW_SYNC, m),\t\\\n\tIXGBE_CAT(FWSM, m),\t\t\\\n\tIXGBE_CAT(SDP0_GPIEN, m),\t\\\n\tIXGBE_CAT(SDP1_GPIEN, m),\t\\\n\tIXGBE_CAT(SDP2_GPIEN, m),\t\\\n\tIXGBE_CAT(EICR_GPI_SDP0, m),\t\\\n\tIXGBE_CAT(EICR_GPI_SDP1, m),\t\\\n\tIXGBE_CAT(EICR_GPI_SDP2, m),\t\\\n\tIXGBE_CAT(CIAA, m),\t\t\\\n\tIXGBE_CAT(CIAD, m),\t\t\\\n\tIXGBE_CAT(I2C_CLK_IN, m),\t\\\n\tIXGBE_CAT(I2C_CLK_OUT, m),\t\\\n\tIXGBE_CAT(I2C_DATA_IN, m),\t\\\n\tIXGBE_CAT(I2C_DATA_OUT, m),\t\\\n\tIXGBE_CAT(I2C_DATA_OE_N_EN, m),\t\\\n\tIXGBE_CAT(I2C_BB_EN, m),\t\\\n\tIXGBE_CAT(I2C_CLK_OE_N_EN, m),\t\\\n\tIXGBE_CAT(I2CCTL, m)\n\nenum ixgbe_mvals {\n\tIXGBE_MVALS_INIT(IDX),\n\tIXGBE_MVALS_IDX_LIMIT\n};\n\nenum ixgbe_eeprom_type {\n\tixgbe_eeprom_uninitialized = 0,\n\tixgbe_eeprom_spi,\n\tixgbe_flash,\n\tixgbe_eeprom_none  \n};\n\nenum ixgbe_mac_type {\n\tixgbe_mac_unknown = 0,\n\tixgbe_mac_82598EB,\n\tixgbe_mac_82599EB,\n\tixgbe_mac_X540,\n\tixgbe_mac_X550,\n\tixgbe_mac_X550EM_x,\n\tixgbe_mac_x550em_a,\n\tixgbe_num_macs\n};\n\nenum ixgbe_phy_type {\n\tixgbe_phy_unknown = 0,\n\tixgbe_phy_none,\n\tixgbe_phy_tn,\n\tixgbe_phy_aq,\n\tixgbe_phy_x550em_kr,\n\tixgbe_phy_x550em_kx4,\n\tixgbe_phy_x550em_xfi,\n\tixgbe_phy_x550em_ext_t,\n\tixgbe_phy_ext_1g_t,\n\tixgbe_phy_cu_unknown,\n\tixgbe_phy_qt,\n\tixgbe_phy_xaui,\n\tixgbe_phy_nl,\n\tixgbe_phy_sfp_passive_tyco,\n\tixgbe_phy_sfp_passive_unknown,\n\tixgbe_phy_sfp_active_unknown,\n\tixgbe_phy_sfp_avago,\n\tixgbe_phy_sfp_ftl,\n\tixgbe_phy_sfp_ftl_active,\n\tixgbe_phy_sfp_unknown,\n\tixgbe_phy_sfp_intel,\n\tixgbe_phy_qsfp_passive_unknown,\n\tixgbe_phy_qsfp_active_unknown,\n\tixgbe_phy_qsfp_intel,\n\tixgbe_phy_qsfp_unknown,\n\tixgbe_phy_sfp_unsupported,\n\tixgbe_phy_sgmii,\n\tixgbe_phy_fw,\n\tixgbe_phy_generic\n};\n\n \nenum ixgbe_sfp_type {\n\tixgbe_sfp_type_da_cu = 0,\n\tixgbe_sfp_type_sr = 1,\n\tixgbe_sfp_type_lr = 2,\n\tixgbe_sfp_type_da_cu_core0 = 3,\n\tixgbe_sfp_type_da_cu_core1 = 4,\n\tixgbe_sfp_type_srlr_core0 = 5,\n\tixgbe_sfp_type_srlr_core1 = 6,\n\tixgbe_sfp_type_da_act_lmt_core0 = 7,\n\tixgbe_sfp_type_da_act_lmt_core1 = 8,\n\tixgbe_sfp_type_1g_cu_core0 = 9,\n\tixgbe_sfp_type_1g_cu_core1 = 10,\n\tixgbe_sfp_type_1g_sx_core0 = 11,\n\tixgbe_sfp_type_1g_sx_core1 = 12,\n\tixgbe_sfp_type_1g_lx_core0 = 13,\n\tixgbe_sfp_type_1g_lx_core1 = 14,\n\tixgbe_sfp_type_not_present = 0xFFFE,\n\tixgbe_sfp_type_unknown = 0xFFFF\n};\n\nenum ixgbe_media_type {\n\tixgbe_media_type_unknown = 0,\n\tixgbe_media_type_fiber,\n\tixgbe_media_type_fiber_qsfp,\n\tixgbe_media_type_fiber_lco,\n\tixgbe_media_type_copper,\n\tixgbe_media_type_backplane,\n\tixgbe_media_type_cx4,\n\tixgbe_media_type_virtual\n};\n\n \nenum ixgbe_fc_mode {\n\tixgbe_fc_none = 0,\n\tixgbe_fc_rx_pause,\n\tixgbe_fc_tx_pause,\n\tixgbe_fc_full,\n\tixgbe_fc_default\n};\n\n \n#define IXGBE_SMARTSPEED_MAX_RETRIES\t3\nenum ixgbe_smart_speed {\n\tixgbe_smart_speed_auto = 0,\n\tixgbe_smart_speed_on,\n\tixgbe_smart_speed_off\n};\n\n \nenum ixgbe_bus_type {\n\tixgbe_bus_type_unknown = 0,\n\tixgbe_bus_type_pci_express,\n\tixgbe_bus_type_internal,\n\tixgbe_bus_type_reserved\n};\n\n \nenum ixgbe_bus_speed {\n\tixgbe_bus_speed_unknown = 0,\n\tixgbe_bus_speed_33      = 33,\n\tixgbe_bus_speed_66      = 66,\n\tixgbe_bus_speed_100     = 100,\n\tixgbe_bus_speed_120     = 120,\n\tixgbe_bus_speed_133     = 133,\n\tixgbe_bus_speed_2500    = 2500,\n\tixgbe_bus_speed_5000    = 5000,\n\tixgbe_bus_speed_8000    = 8000,\n\tixgbe_bus_speed_reserved\n};\n\n \nenum ixgbe_bus_width {\n\tixgbe_bus_width_unknown = 0,\n\tixgbe_bus_width_pcie_x1 = 1,\n\tixgbe_bus_width_pcie_x2 = 2,\n\tixgbe_bus_width_pcie_x4 = 4,\n\tixgbe_bus_width_pcie_x8 = 8,\n\tixgbe_bus_width_32      = 32,\n\tixgbe_bus_width_64      = 64,\n\tixgbe_bus_width_reserved\n};\n\nstruct ixgbe_addr_filter_info {\n\tu32 num_mc_addrs;\n\tu32 rar_used_count;\n\tu32 mta_in_use;\n\tu32 overflow_promisc;\n\tbool uc_set_promisc;\n\tbool user_set_promisc;\n};\n\n \nstruct ixgbe_bus_info {\n\tenum ixgbe_bus_speed speed;\n\tenum ixgbe_bus_width width;\n\tenum ixgbe_bus_type type;\n\n\tu8 func;\n\tu8 lan_id;\n\tu8 instance_id;\n};\n\n \nstruct ixgbe_fc_info {\n\tu32 high_water[MAX_TRAFFIC_CLASS];  \n\tu32 low_water[MAX_TRAFFIC_CLASS];  \n\tu16 pause_time;  \n\tbool send_xon;  \n\tbool strict_ieee;  \n\tbool disable_fc_autoneg;  \n\tbool fc_was_autonegged;  \n\tenum ixgbe_fc_mode current_mode;  \n\tenum ixgbe_fc_mode requested_mode;  \n};\n\n \nstruct ixgbe_hw_stats {\n\tu64 crcerrs;\n\tu64 illerrc;\n\tu64 errbc;\n\tu64 mspdc;\n\tu64 mpctotal;\n\tu64 mpc[8];\n\tu64 mlfc;\n\tu64 mrfc;\n\tu64 rlec;\n\tu64 lxontxc;\n\tu64 lxonrxc;\n\tu64 lxofftxc;\n\tu64 lxoffrxc;\n\tu64 pxontxc[8];\n\tu64 pxonrxc[8];\n\tu64 pxofftxc[8];\n\tu64 pxoffrxc[8];\n\tu64 prc64;\n\tu64 prc127;\n\tu64 prc255;\n\tu64 prc511;\n\tu64 prc1023;\n\tu64 prc1522;\n\tu64 gprc;\n\tu64 bprc;\n\tu64 mprc;\n\tu64 gptc;\n\tu64 gorc;\n\tu64 gotc;\n\tu64 rnbc[8];\n\tu64 ruc;\n\tu64 rfc;\n\tu64 roc;\n\tu64 rjc;\n\tu64 mngprc;\n\tu64 mngpdc;\n\tu64 mngptc;\n\tu64 tor;\n\tu64 tpr;\n\tu64 tpt;\n\tu64 ptc64;\n\tu64 ptc127;\n\tu64 ptc255;\n\tu64 ptc511;\n\tu64 ptc1023;\n\tu64 ptc1522;\n\tu64 mptc;\n\tu64 bptc;\n\tu64 xec;\n\tu64 rqsmr[16];\n\tu64 tqsmr[8];\n\tu64 qprc[16];\n\tu64 qptc[16];\n\tu64 qbrc[16];\n\tu64 qbtc[16];\n\tu64 qprdc[16];\n\tu64 pxon2offc[8];\n\tu64 fdirustat_add;\n\tu64 fdirustat_remove;\n\tu64 fdirfstat_fadd;\n\tu64 fdirfstat_fremove;\n\tu64 fdirmatch;\n\tu64 fdirmiss;\n\tu64 fccrc;\n\tu64 fcoerpdc;\n\tu64 fcoeprc;\n\tu64 fcoeptc;\n\tu64 fcoedwrc;\n\tu64 fcoedwtc;\n\tu64 fcoe_noddp;\n\tu64 fcoe_noddp_ext_buff;\n\tu64 b2ospc;\n\tu64 b2ogprc;\n\tu64 o2bgptc;\n\tu64 o2bspc;\n};\n\n \nstruct ixgbe_hw;\n\n \nstruct ixgbe_eeprom_operations {\n\ts32 (*init_params)(struct ixgbe_hw *);\n\ts32 (*read)(struct ixgbe_hw *, u16, u16 *);\n\ts32 (*read_buffer)(struct ixgbe_hw *, u16, u16, u16 *);\n\ts32 (*write)(struct ixgbe_hw *, u16, u16);\n\ts32 (*write_buffer)(struct ixgbe_hw *, u16, u16, u16 *);\n\ts32 (*validate_checksum)(struct ixgbe_hw *, u16 *);\n\ts32 (*update_checksum)(struct ixgbe_hw *);\n\ts32 (*calc_checksum)(struct ixgbe_hw *);\n};\n\nstruct ixgbe_mac_operations {\n\ts32 (*init_hw)(struct ixgbe_hw *);\n\ts32 (*reset_hw)(struct ixgbe_hw *);\n\ts32 (*start_hw)(struct ixgbe_hw *);\n\ts32 (*clear_hw_cntrs)(struct ixgbe_hw *);\n\tenum ixgbe_media_type (*get_media_type)(struct ixgbe_hw *);\n\ts32 (*get_mac_addr)(struct ixgbe_hw *, u8 *);\n\ts32 (*get_san_mac_addr)(struct ixgbe_hw *, u8 *);\n\ts32 (*get_device_caps)(struct ixgbe_hw *, u16 *);\n\ts32 (*get_wwn_prefix)(struct ixgbe_hw *, u16 *, u16 *);\n\ts32 (*stop_adapter)(struct ixgbe_hw *);\n\ts32 (*get_bus_info)(struct ixgbe_hw *);\n\tvoid (*set_lan_id)(struct ixgbe_hw *);\n\ts32 (*read_analog_reg8)(struct ixgbe_hw*, u32, u8*);\n\ts32 (*write_analog_reg8)(struct ixgbe_hw*, u32, u8);\n\ts32 (*setup_sfp)(struct ixgbe_hw *);\n\ts32 (*disable_rx_buff)(struct ixgbe_hw *);\n\ts32 (*enable_rx_buff)(struct ixgbe_hw *);\n\ts32 (*enable_rx_dma)(struct ixgbe_hw *, u32);\n\ts32 (*acquire_swfw_sync)(struct ixgbe_hw *, u32);\n\tvoid (*release_swfw_sync)(struct ixgbe_hw *, u32);\n\tvoid (*init_swfw_sync)(struct ixgbe_hw *);\n\ts32 (*prot_autoc_read)(struct ixgbe_hw *, bool *, u32 *);\n\ts32 (*prot_autoc_write)(struct ixgbe_hw *, u32, bool);\n\n\t \n\tvoid (*disable_tx_laser)(struct ixgbe_hw *);\n\tvoid (*enable_tx_laser)(struct ixgbe_hw *);\n\tvoid (*flap_tx_laser)(struct ixgbe_hw *);\n\tvoid (*stop_link_on_d3)(struct ixgbe_hw *);\n\ts32 (*setup_link)(struct ixgbe_hw *, ixgbe_link_speed, bool);\n\ts32 (*setup_mac_link)(struct ixgbe_hw *, ixgbe_link_speed, bool);\n\ts32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *, bool);\n\ts32 (*get_link_capabilities)(struct ixgbe_hw *, ixgbe_link_speed *,\n\t\t\t\t     bool *);\n\tvoid (*set_rate_select_speed)(struct ixgbe_hw *, ixgbe_link_speed);\n\n\t \n\tvoid (*set_rxpba)(struct ixgbe_hw *, int, u32, int);\n\n\t \n\ts32 (*led_on)(struct ixgbe_hw *, u32);\n\ts32 (*led_off)(struct ixgbe_hw *, u32);\n\ts32 (*blink_led_start)(struct ixgbe_hw *, u32);\n\ts32 (*blink_led_stop)(struct ixgbe_hw *, u32);\n\ts32 (*init_led_link_act)(struct ixgbe_hw *);\n\n\t \n\ts32 (*set_rar)(struct ixgbe_hw *, u32, u8 *, u32, u32);\n\ts32 (*clear_rar)(struct ixgbe_hw *, u32);\n\ts32 (*set_vmdq)(struct ixgbe_hw *, u32, u32);\n\ts32 (*set_vmdq_san_mac)(struct ixgbe_hw *, u32);\n\ts32 (*clear_vmdq)(struct ixgbe_hw *, u32, u32);\n\ts32 (*init_rx_addrs)(struct ixgbe_hw *);\n\ts32 (*update_mc_addr_list)(struct ixgbe_hw *, struct net_device *);\n\ts32 (*enable_mc)(struct ixgbe_hw *);\n\ts32 (*disable_mc)(struct ixgbe_hw *);\n\ts32 (*clear_vfta)(struct ixgbe_hw *);\n\ts32 (*set_vfta)(struct ixgbe_hw *, u32, u32, bool, bool);\n\ts32 (*init_uta_tables)(struct ixgbe_hw *);\n\tvoid (*set_mac_anti_spoofing)(struct ixgbe_hw *, bool, int);\n\tvoid (*set_vlan_anti_spoofing)(struct ixgbe_hw *, bool, int);\n\n\t \n\ts32 (*fc_enable)(struct ixgbe_hw *);\n\ts32 (*setup_fc)(struct ixgbe_hw *);\n\tvoid (*fc_autoneg)(struct ixgbe_hw *);\n\n\t \n\ts32 (*set_fw_drv_ver)(struct ixgbe_hw *, u8, u8, u8, u8, u16,\n\t\t\t      const char *);\n\ts32 (*get_thermal_sensor_data)(struct ixgbe_hw *);\n\ts32 (*init_thermal_sensor_thresh)(struct ixgbe_hw *hw);\n\tbool (*fw_recovery_mode)(struct ixgbe_hw *hw);\n\tvoid (*disable_rx)(struct ixgbe_hw *hw);\n\tvoid (*enable_rx)(struct ixgbe_hw *hw);\n\tvoid (*set_source_address_pruning)(struct ixgbe_hw *, bool,\n\t\t\t\t\t   unsigned int);\n\tvoid (*set_ethertype_anti_spoofing)(struct ixgbe_hw *, bool, int);\n\n\t \n\ts32 (*dmac_config)(struct ixgbe_hw *hw);\n\ts32 (*dmac_update_tcs)(struct ixgbe_hw *hw);\n\ts32 (*dmac_config_tcs)(struct ixgbe_hw *hw);\n\ts32 (*read_iosf_sb_reg)(struct ixgbe_hw *, u32, u32, u32 *);\n\ts32 (*write_iosf_sb_reg)(struct ixgbe_hw *, u32, u32, u32);\n};\n\nstruct ixgbe_phy_operations {\n\ts32 (*identify)(struct ixgbe_hw *);\n\ts32 (*identify_sfp)(struct ixgbe_hw *);\n\ts32 (*init)(struct ixgbe_hw *);\n\ts32 (*reset)(struct ixgbe_hw *);\n\ts32 (*read_reg)(struct ixgbe_hw *, u32, u32, u16 *);\n\ts32 (*write_reg)(struct ixgbe_hw *, u32, u32, u16);\n\ts32 (*read_reg_mdi)(struct ixgbe_hw *, u32, u32, u16 *);\n\ts32 (*write_reg_mdi)(struct ixgbe_hw *, u32, u32, u16);\n\ts32 (*setup_link)(struct ixgbe_hw *);\n\ts32 (*setup_internal_link)(struct ixgbe_hw *);\n\ts32 (*setup_link_speed)(struct ixgbe_hw *, ixgbe_link_speed, bool);\n\ts32 (*check_link)(struct ixgbe_hw *, ixgbe_link_speed *, bool *);\n\ts32 (*read_i2c_byte)(struct ixgbe_hw *, u8, u8, u8 *);\n\ts32 (*write_i2c_byte)(struct ixgbe_hw *, u8, u8, u8);\n\ts32 (*read_i2c_sff8472)(struct ixgbe_hw *, u8 , u8 *);\n\ts32 (*read_i2c_eeprom)(struct ixgbe_hw *, u8 , u8 *);\n\ts32 (*write_i2c_eeprom)(struct ixgbe_hw *, u8, u8);\n\ts32 (*check_overtemp)(struct ixgbe_hw *);\n\ts32 (*set_phy_power)(struct ixgbe_hw *, bool on);\n\ts32 (*enter_lplu)(struct ixgbe_hw *);\n\ts32 (*handle_lasi)(struct ixgbe_hw *hw);\n\ts32 (*read_i2c_byte_unlocked)(struct ixgbe_hw *, u8 offset, u8 addr,\n\t\t\t\t      u8 *value);\n\ts32 (*write_i2c_byte_unlocked)(struct ixgbe_hw *, u8 offset, u8 addr,\n\t\t\t\t       u8 value);\n};\n\nstruct ixgbe_link_operations {\n\ts32 (*read_link)(struct ixgbe_hw *, u8 addr, u16 reg, u16 *val);\n\ts32 (*read_link_unlocked)(struct ixgbe_hw *, u8 addr, u16 reg,\n\t\t\t\t  u16 *val);\n\ts32 (*write_link)(struct ixgbe_hw *, u8 addr, u16 reg, u16 val);\n\ts32 (*write_link_unlocked)(struct ixgbe_hw *, u8 addr, u16 reg,\n\t\t\t\t   u16 val);\n};\n\nstruct ixgbe_link_info {\n\tstruct ixgbe_link_operations ops;\n\tu8 addr;\n};\n\nstruct ixgbe_eeprom_info {\n\tstruct ixgbe_eeprom_operations  ops;\n\tenum ixgbe_eeprom_type          type;\n\tu32                             semaphore_delay;\n\tu16                             word_size;\n\tu16                             address_bits;\n\tu16                             word_page_size;\n\tu16\t\t\t\tctrl_word_3;\n};\n\n#define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED\t0x01\nstruct ixgbe_mac_info {\n\tstruct ixgbe_mac_operations     ops;\n\tenum ixgbe_mac_type             type;\n\tu8                              addr[ETH_ALEN];\n\tu8                              perm_addr[ETH_ALEN];\n\tu8                              san_addr[ETH_ALEN];\n\t \n\tu16                             wwnn_prefix;\n\t \n\tu16                             wwpn_prefix;\n\tu16\t\t\t\tmax_msix_vectors;\n#define IXGBE_MAX_MTA\t\t\t128\n\tu32\t\t\t\tmta_shadow[IXGBE_MAX_MTA];\n\ts32                             mc_filter_type;\n\tu32                             mcft_size;\n\tu32                             vft_size;\n\tu32                             num_rar_entries;\n\tu32                             rar_highwater;\n\tu32\t\t\t\trx_pb_size;\n\tu32                             max_tx_queues;\n\tu32                             max_rx_queues;\n\tu32                             orig_autoc;\n\tu32                             orig_autoc2;\n\tbool                            orig_link_settings_stored;\n\tbool                            autotry_restart;\n\tu8                              flags;\n\tu8\t\t\t\tsan_mac_rar_index;\n\tstruct ixgbe_thermal_sensor_data  thermal_sensor_data;\n\tbool\t\t\t\tset_lben;\n\tu8\t\t\t\tled_link_act;\n};\n\nstruct ixgbe_phy_info {\n\tstruct ixgbe_phy_operations     ops;\n\tstruct mdio_if_info\t\tmdio;\n\tenum ixgbe_phy_type             type;\n\tu32                             id;\n\tenum ixgbe_sfp_type             sfp_type;\n\tbool                            sfp_setup_needed;\n\tu32                             revision;\n\tenum ixgbe_media_type           media_type;\n\tu32\t\t\t\tphy_semaphore_mask;\n\tbool                            reset_disable;\n\tixgbe_autoneg_advertised        autoneg_advertised;\n\tixgbe_link_speed\t\tspeeds_supported;\n\tixgbe_link_speed\t\teee_speeds_supported;\n\tixgbe_link_speed\t\teee_speeds_advertised;\n\tenum ixgbe_smart_speed          smart_speed;\n\tbool                            smart_speed_active;\n\tbool                            multispeed_fiber;\n\tbool                            reset_if_overtemp;\n\tbool                            qsfp_shared_i2c_bus;\n\tu32\t\t\t\tnw_mng_if_sel;\n};\n\n#include \"ixgbe_mbx.h\"\n\nstruct ixgbe_mbx_operations {\n\ts32 (*init_params)(struct ixgbe_hw *hw);\n\ts32 (*read)(struct ixgbe_hw *, u32 *, u16,  u16);\n\ts32 (*write)(struct ixgbe_hw *, u32 *, u16, u16);\n\ts32 (*read_posted)(struct ixgbe_hw *, u32 *, u16,  u16);\n\ts32 (*write_posted)(struct ixgbe_hw *, u32 *, u16, u16);\n\ts32 (*check_for_msg)(struct ixgbe_hw *, u16);\n\ts32 (*check_for_ack)(struct ixgbe_hw *, u16);\n\ts32 (*check_for_rst)(struct ixgbe_hw *, u16);\n};\n\nstruct ixgbe_mbx_stats {\n\tu32 msgs_tx;\n\tu32 msgs_rx;\n\n\tu32 acks;\n\tu32 reqs;\n\tu32 rsts;\n};\n\nstruct ixgbe_mbx_info {\n\tconst struct ixgbe_mbx_operations *ops;\n\tstruct ixgbe_mbx_stats stats;\n\tu32 timeout;\n\tu32 usec_delay;\n\tu32 v2p_mailbox;\n\tu16 size;\n};\n\nstruct ixgbe_hw {\n\tu8 __iomem\t\t\t*hw_addr;\n\tvoid\t\t\t\t*back;\n\tstruct ixgbe_mac_info\t\tmac;\n\tstruct ixgbe_addr_filter_info\taddr_ctrl;\n\tstruct ixgbe_fc_info\t\tfc;\n\tstruct ixgbe_phy_info\t\tphy;\n\tstruct ixgbe_link_info\t\tlink;\n\tstruct ixgbe_eeprom_info\teeprom;\n\tstruct ixgbe_bus_info\t\tbus;\n\tstruct ixgbe_mbx_info\t\tmbx;\n\tconst u32\t\t\t*mvals;\n\tu16\t\t\t\tdevice_id;\n\tu16\t\t\t\tvendor_id;\n\tu16\t\t\t\tsubsystem_device_id;\n\tu16\t\t\t\tsubsystem_vendor_id;\n\tu8\t\t\t\trevision_id;\n\tbool\t\t\t\tadapter_stopped;\n\tbool\t\t\t\tforce_full_reset;\n\tbool\t\t\t\tallow_unsupported_sfp;\n\tbool\t\t\t\twol_enabled;\n\tbool\t\t\t\tneed_crosstalk_fix;\n};\n\nstruct ixgbe_info {\n\tenum ixgbe_mac_type\t\tmac;\n\ts32 \t\t\t\t(*get_invariants)(struct ixgbe_hw *);\n\tconst struct ixgbe_mac_operations\t*mac_ops;\n\tconst struct ixgbe_eeprom_operations\t*eeprom_ops;\n\tconst struct ixgbe_phy_operations\t*phy_ops;\n\tconst struct ixgbe_mbx_operations\t*mbx_ops;\n\tconst struct ixgbe_link_operations\t*link_ops;\n\tconst u32\t\t\t*mvals;\n};\n\n\n \n#define IXGBE_ERR_EEPROM                        -1\n#define IXGBE_ERR_EEPROM_CHECKSUM               -2\n#define IXGBE_ERR_PHY                           -3\n#define IXGBE_ERR_CONFIG                        -4\n#define IXGBE_ERR_PARAM                         -5\n#define IXGBE_ERR_MAC_TYPE                      -6\n#define IXGBE_ERR_UNKNOWN_PHY                   -7\n#define IXGBE_ERR_LINK_SETUP                    -8\n#define IXGBE_ERR_ADAPTER_STOPPED               -9\n#define IXGBE_ERR_INVALID_MAC_ADDR              -10\n#define IXGBE_ERR_DEVICE_NOT_SUPPORTED          -11\n#define IXGBE_ERR_PRIMARY_REQUESTS_PENDING      -12\n#define IXGBE_ERR_INVALID_LINK_SETTINGS         -13\n#define IXGBE_ERR_AUTONEG_NOT_COMPLETE          -14\n#define IXGBE_ERR_RESET_FAILED                  -15\n#define IXGBE_ERR_SWFW_SYNC                     -16\n#define IXGBE_ERR_PHY_ADDR_INVALID              -17\n#define IXGBE_ERR_I2C                           -18\n#define IXGBE_ERR_SFP_NOT_SUPPORTED             -19\n#define IXGBE_ERR_SFP_NOT_PRESENT               -20\n#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT       -21\n#define IXGBE_ERR_NO_SAN_ADDR_PTR               -22\n#define IXGBE_ERR_FDIR_REINIT_FAILED            -23\n#define IXGBE_ERR_EEPROM_VERSION                -24\n#define IXGBE_ERR_NO_SPACE                      -25\n#define IXGBE_ERR_OVERTEMP                      -26\n#define IXGBE_ERR_FC_NOT_NEGOTIATED             -27\n#define IXGBE_ERR_FC_NOT_SUPPORTED              -28\n#define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE        -30\n#define IXGBE_ERR_PBA_SECTION                   -31\n#define IXGBE_ERR_INVALID_ARGUMENT              -32\n#define IXGBE_ERR_HOST_INTERFACE_COMMAND        -33\n#define IXGBE_ERR_FDIR_CMD_INCOMPLETE\t\t-38\n#define IXGBE_ERR_FW_RESP_INVALID\t\t-39\n#define IXGBE_ERR_TOKEN_RETRY\t\t\t-40\n#define IXGBE_NOT_IMPLEMENTED                   0x7FFFFFFF\n\n#define IXGBE_FUSES0_GROUP(_i)\t\t(0x11158 + ((_i) * 4))\n#define IXGBE_FUSES0_300MHZ\t\tBIT(5)\n#define IXGBE_FUSES0_REV_MASK\t\t(3u << 6)\n\n#define IXGBE_KRM_PORT_CAR_GEN_CTRL(P)\t((P) ? 0x8010 : 0x4010)\n#define IXGBE_KRM_LINK_S1(P)\t\t((P) ? 0x8200 : 0x4200)\n#define IXGBE_KRM_LINK_CTRL_1(P)\t((P) ? 0x820C : 0x420C)\n#define IXGBE_KRM_AN_CNTL_1(P)\t\t((P) ? 0x822C : 0x422C)\n#define IXGBE_KRM_AN_CNTL_4(P)\t\t((P) ? 0x8238 : 0x4238)\n#define IXGBE_KRM_AN_CNTL_8(P)\t\t((P) ? 0x8248 : 0x4248)\n#define IXGBE_KRM_PCS_KX_AN(P)\t\t((P) ? 0x9918 : 0x5918)\n#define IXGBE_KRM_SGMII_CTRL(P)\t\t((P) ? 0x82A0 : 0x42A0)\n#define IXGBE_KRM_LP_BASE_PAGE_HIGH(P)\t((P) ? 0x836C : 0x436C)\n#define IXGBE_KRM_DSP_TXFFE_STATE_4(P)\t((P) ? 0x8634 : 0x4634)\n#define IXGBE_KRM_DSP_TXFFE_STATE_5(P)\t((P) ? 0x8638 : 0x4638)\n#define IXGBE_KRM_RX_TRN_LINKUP_CTRL(P)\t((P) ? 0x8B00 : 0x4B00)\n#define IXGBE_KRM_PMD_DFX_BURNIN(P)\t((P) ? 0x8E00 : 0x4E00)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20(P)\t((P) ? 0x9054 : 0x5054)\n#define IXGBE_KRM_TX_COEFF_CTRL_1(P)\t((P) ? 0x9520 : 0x5520)\n#define IXGBE_KRM_RX_ANA_CTL(P)\t\t((P) ? 0x9A00 : 0x5A00)\n#define IXGBE_KRM_FLX_TMRS_CTRL_ST31(P)\t((P) ? 0x9180 : 0x5180)\n\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_DA\t\t~(0x3 << 20)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_SR\t\tBIT(20)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SFI_10G_LR\t\t(0x2 << 20)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SGMII_EN\t\tBIT(25)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_AN37_EN\t\tBIT(26)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_AN_EN\t\tBIT(27)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10M\t\t~(0x7 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_100M\t\tBIT(28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_1G\t\t(0x2 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_10G\t\t(0x3 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_AN\t\t(0x4 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_2_5G\t\t(0x7 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_SPEED_MASK\t\t(0x7 << 28)\n#define IXGBE_KRM_PMD_FLX_MASK_ST20_FW_AN_RESTART\tBIT(31)\n\n#define IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_32B\t\tBIT(9)\n#define IXGBE_KRM_PORT_CAR_GEN_CTRL_NELB_KRPCS\t\tBIT(11)\n\n#define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_MASK\t(7u << 8)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_1G\t(2u << 8)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_FORCE_SPEED_10G\t(4u << 8)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_SGMII_EN\t\tBIT(12)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CLAUSE_37_EN\tBIT(13)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_FEC_REQ\t\tBIT(14)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_FEC\t\tBIT(15)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KX\t\tBIT(16)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_CAP_KR\t\tBIT(18)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KX\t\tBIT(24)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_EEE_CAP_KR\t\tBIT(26)\n#define IXGBE_KRM_LINK_S1_MAC_AN_COMPLETE\t\tBIT(28)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_ENABLE\t\tBIT(29)\n#define IXGBE_KRM_LINK_CTRL_1_TETH_AN_RESTART\t\tBIT(31)\n\n#define IXGBE_KRM_AN_CNTL_1_SYM_PAUSE\t\t\tBIT(28)\n#define IXGBE_KRM_AN_CNTL_1_ASM_PAUSE\t\t\tBIT(29)\n\n#define IXGBE_KRM_AN_CNTL_8_LINEAR\t\t\tBIT(0)\n#define IXGBE_KRM_AN_CNTL_8_LIMITING\t\t\tBIT(1)\n\n#define IXGBE_KRM_LP_BASE_PAGE_HIGH_SYM_PAUSE\t\tBIT(10)\n#define IXGBE_KRM_LP_BASE_PAGE_HIGH_ASM_PAUSE\t\tBIT(11)\n#define IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_100_D\tBIT(12)\n#define IXGBE_KRM_SGMII_CTRL_MAC_TAR_FORCE_10_D\t\tBIT(19)\n\n#define IXGBE_KRM_DSP_TXFFE_STATE_C0_EN\t\t\tBIT(6)\n#define IXGBE_KRM_DSP_TXFFE_STATE_CP1_CN1_EN\t\tBIT(15)\n#define IXGBE_KRM_DSP_TXFFE_STATE_CO_ADAPT_EN\t\tBIT(16)\n\n#define IXGBE_KRM_RX_TRN_LINKUP_CTRL_CONV_WO_PROTOCOL\tBIT(4)\n#define IXGBE_KRM_RX_TRN_LINKUP_CTRL_PROTOCOL_BYPASS\tBIT(2)\n\n#define IXGBE_KRM_PMD_DFX_BURNIN_TX_RX_KR_LB_MASK\t(3u << 16)\n\n#define IXGBE_KRM_TX_COEFF_CTRL_1_CMINUS1_OVRRD_EN\tBIT(1)\n#define IXGBE_KRM_TX_COEFF_CTRL_1_CPLUS1_OVRRD_EN\tBIT(2)\n#define IXGBE_KRM_TX_COEFF_CTRL_1_CZERO_EN\t\tBIT(3)\n#define IXGBE_KRM_TX_COEFF_CTRL_1_OVRRD_EN\t\tBIT(31)\n\n#define IXGBE_SB_IOSF_INDIRECT_CTRL\t\t0x00011144\n#define IXGBE_SB_IOSF_INDIRECT_DATA\t\t0x00011148\n\n#define IXGBE_SB_IOSF_CTRL_ADDR_SHIFT\t\t0\n#define IXGBE_SB_IOSF_CTRL_ADDR_MASK\t\t0xFF\n#define IXGBE_SB_IOSF_CTRL_RESP_STAT_SHIFT\t18\n#define IXGBE_SB_IOSF_CTRL_RESP_STAT_MASK \\\n\t\t\t\t(0x3 << IXGBE_SB_IOSF_CTRL_RESP_STAT_SHIFT)\n#define IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT\t20\n#define IXGBE_SB_IOSF_CTRL_CMPL_ERR_MASK \\\n\t\t\t\t(0xFF << IXGBE_SB_IOSF_CTRL_CMPL_ERR_SHIFT)\n#define IXGBE_SB_IOSF_CTRL_TARGET_SELECT_SHIFT\t28\n#define IXGBE_SB_IOSF_CTRL_TARGET_SELECT_MASK\t0x7\n#define IXGBE_SB_IOSF_CTRL_BUSY_SHIFT\t\t31\n#define IXGBE_SB_IOSF_CTRL_BUSY\t\tBIT(IXGBE_SB_IOSF_CTRL_BUSY_SHIFT)\n#define IXGBE_SB_IOSF_TARGET_KR_PHY\t0\n\n#define IXGBE_NW_MNG_IF_SEL\t\t0x00011178\n#define IXGBE_NW_MNG_IF_SEL_MDIO_ACT\t\tBIT(1)\n#define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_10M\tBIT(17)\n#define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_100M\tBIT(18)\n#define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_1G\tBIT(19)\n#define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_2_5G\tBIT(20)\n#define IXGBE_NW_MNG_IF_SEL_PHY_SPEED_10G\tBIT(21)\n#define IXGBE_NW_MNG_IF_SEL_SGMII_ENABLE\tBIT(25)\n#define IXGBE_NW_MNG_IF_SEL_INT_PHY_MODE\tBIT(24)  \n#define IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT\t3\n#define IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD\t\\\n\t\t\t\t(0x1F << IXGBE_NW_MNG_IF_SEL_MDIO_PHY_ADD_SHIFT)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}