<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>【FPGA】FPGA跨时钟域处理 | NOTE</title>
    <meta name="description" content="向着200w进发！">
    <meta name="generator" content="VitePress v1.3.4">
    <link rel="preload stylesheet" href="/assets/style.BTBPRswQ.css" as="style">
    
    <script type="module" src="/assets/app.iC-S7J8I.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/assets/chunks/theme.DMpwcNMP.js">
    <link rel="modulepreload" href="/assets/chunks/framework.DWZwO2WB.js">
    <link rel="modulepreload" href="/assets/posts_【FPGA】FPGA跨时钟域处理.md.B3z1ermF.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><!--[--><div class="Layout" data-v-d8b57b2d><!--[--><!--]--><!--[--><span tabindex="-1" data-v-c8291ffa></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-c8291ffa> Skip to content </a><!--]--><!----><header class="VPNav" data-v-d8b57b2d data-v-7ad780c2><div class="VPNavBar" data-v-7ad780c2 data-v-9fd4d1dd><div class="wrapper" data-v-9fd4d1dd><div class="container" data-v-9fd4d1dd><div class="title" data-v-9fd4d1dd><div class="VPNavBarTitle" data-v-9fd4d1dd data-v-0ad69264><a class="title" href="/" data-v-0ad69264><!--[--><!--]--><!--[--><img class="VPImage logo" src="/logo_main.png" alt data-v-ab19afbb><!--]--><span data-v-0ad69264>NOTE</span><!--[--><!--]--></a></div></div><div class="content" data-v-9fd4d1dd><div class="content-body" data-v-9fd4d1dd><!--[--><!--]--><div class="VPNavBarSearch search" data-v-9fd4d1dd><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-9fd4d1dd data-v-afb2845e><span id="main-nav-aria-label" class="visually-hidden" data-v-afb2845e> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Home</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/category.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Category</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/archives.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Archives</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/tags.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Tags</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/about.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>About</span><!--]--></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-9fd4d1dd data-v-3f90c1a5><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-3f90c1a5 data-v-be9742d9 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-be9742d9></span><span class="vpi-moon moon" data-v-be9742d9></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-9fd4d1dd data-v-ef6192dc data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/jiamingyy" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-9fd4d1dd data-v-f953d92f data-v-af5898d3><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-af5898d3><span class="vpi-more-horizontal icon" data-v-af5898d3></span></button><div class="menu" data-v-af5898d3><div class="VPMenu" data-v-af5898d3 data-v-20ed86d6><!----><!--[--><!--[--><!----><div class="group" data-v-f953d92f><div class="item appearance" data-v-f953d92f><p class="label" data-v-f953d92f>Appearance</p><div class="appearance-action" data-v-f953d92f><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-f953d92f data-v-be9742d9 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-be9742d9></span><span class="vpi-moon moon" data-v-be9742d9></span><!--]--></span></span></button></div></div></div><div class="group" data-v-f953d92f><div class="item social-links" data-v-f953d92f><div class="VPSocialLinks social-links-list" data-v-f953d92f data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/jiamingyy" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-9fd4d1dd data-v-6bee1efd><span class="container" data-v-6bee1efd><span class="top" data-v-6bee1efd></span><span class="middle" data-v-6bee1efd></span><span class="bottom" data-v-6bee1efd></span></span></button></div></div></div></div><div class="divider" data-v-9fd4d1dd><div class="divider-line" data-v-9fd4d1dd></div></div></div><!----></header><div class="VPLocalNav empty fixed" data-v-d8b57b2d data-v-2488c25a><div class="container" data-v-2488c25a><!----><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-2488c25a data-v-883964e0><button data-v-883964e0>Return to top</button><!----></div></div></div><!----><div class="VPContent" id="VPContent" data-v-d8b57b2d data-v-9a6c75ad><div class="VPDoc has-aside" data-v-9a6c75ad data-v-e6f2a212><!--[--><!--]--><div class="container" data-v-e6f2a212><div class="aside" data-v-e6f2a212><div class="aside-curtain" data-v-e6f2a212></div><div class="aside-container" data-v-e6f2a212><div class="aside-content" data-v-e6f2a212><div class="VPDocAside" data-v-e6f2a212 data-v-cb998dce><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-cb998dce data-v-f610f197><div class="content" data-v-f610f197><div class="outline-marker" data-v-f610f197></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-f610f197>目录</div><ul class="VPDocOutlineItem root" data-v-f610f197 data-v-53c99d69><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-cb998dce></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-e6f2a212><div class="content-container" data-v-e6f2a212><!--[--><!--[--><!--[--><div style="padding-top:20px;" class="post-info"> 发布时间：2023-03-21    <!--[--><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=数字电路">数字电路</a></span><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=FPGA">FPGA</a></span><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=Verilog">Verilog</a></span><!--]--></div><!--]--><!--]--><!--]--><main class="main" data-v-e6f2a212><div style="position:relative;" class="vp-doc _posts_%E3%80%90FPGA%E3%80%91FPGA%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E5%A4%84%E7%90%86" data-v-e6f2a212><div><p>（实习准备）学习 FPGA 中跨时钟域通信问题的处理。</p><p>跨时钟域通信出现的问题：</p><h2 id="亚稳态问题" tabindex="-1">亚稳态问题： <a class="header-anchor" href="#亚稳态问题" aria-label="Permalink to &quot;亚稳态问题：&quot;">​</a></h2><p>如下图所示，触发器的存储需要有一个建立时间 <mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.025ex;" xmlns="http://www.w3.org/2000/svg" width="3.471ex" height="1.557ex" role="img" focusable="false" viewBox="0 -677 1534 688" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(704,0)"><g data-mml-node="mi"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(469,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z" style="stroke-width:3;"></path></g></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mi>T</mi><mrow data-mjx-texclass="ORD"><mi>s</mi><mi>t</mi></mrow></math></mjx-assistive-mml></mjx-container> 和保持时间<mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.357ex;" xmlns="http://www.w3.org/2000/svg" width="3.262ex" height="1.889ex" role="img" focusable="false" viewBox="0 -677 1442 834.8" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" transform="translate(617,-150) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mi"><path data-c="210E" d="M137 683Q138 683 209 688T282 694Q294 694 294 685Q294 674 258 534Q220 386 220 383Q220 381 227 388Q288 442 357 442Q411 442 444 415T478 336Q478 285 440 178T402 50Q403 36 407 31T422 26Q450 26 474 56T513 138Q516 149 519 151T535 153Q555 153 555 145Q555 144 551 130Q535 71 500 33Q466 -10 419 -10H414Q367 -10 346 17T325 74Q325 90 361 192T398 345Q398 404 354 404H349Q266 404 205 306L198 293L164 158Q132 28 127 16Q114 -11 83 -11Q69 -11 59 -2T48 16Q48 30 121 320L195 616Q195 629 188 632T149 637H128Q122 643 122 645T124 664Q129 683 137 683Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(576,0)"><path data-c="1D451" d="M366 683Q367 683 438 688T511 694Q523 694 523 686Q523 679 450 384T375 83T374 68Q374 26 402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487H491Q506 153 506 145Q506 140 503 129Q490 79 473 48T445 8T417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157Q33 205 53 255T101 341Q148 398 195 420T280 442Q336 442 364 400Q369 394 369 396Q370 400 396 505T424 616Q424 629 417 632T378 637H357Q351 643 351 645T353 664Q358 683 366 683ZM352 326Q329 405 277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q233 26 290 98L298 109L352 326Z" style="stroke-width:3;"></path></g></g></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><msub><mi>T</mi><mrow data-mjx-texclass="ORD"><mi>h</mi><mi>d</mi></mrow></msub></math></mjx-assistive-mml></mjx-container>。数据变化的时间需要在 <mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.025ex;" xmlns="http://www.w3.org/2000/svg" width="3.471ex" height="1.557ex" role="img" focusable="false" viewBox="0 -677 1534 688" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(704,0)"><g data-mml-node="mi"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(469,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z" style="stroke-width:3;"></path></g></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mi>T</mi><mrow data-mjx-texclass="ORD"><mi>s</mi><mi>t</mi></mrow></math></mjx-assistive-mml></mjx-container>之前，需要在上升沿发生后至少保持<mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.025ex;" xmlns="http://www.w3.org/2000/svg" width="4.072ex" height="1.595ex" role="img" focusable="false" viewBox="0 -694 1800 705" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(704,0)"><g data-mml-node="mi"><path data-c="210E" d="M137 683Q138 683 209 688T282 694Q294 694 294 685Q294 674 258 534Q220 386 220 383Q220 381 227 388Q288 442 357 442Q411 442 444 415T478 336Q478 285 440 178T402 50Q403 36 407 31T422 26Q450 26 474 56T513 138Q516 149 519 151T535 153Q555 153 555 145Q555 144 551 130Q535 71 500 33Q466 -10 419 -10H414Q367 -10 346 17T325 74Q325 90 361 192T398 345Q398 404 354 404H349Q266 404 205 306L198 293L164 158Q132 28 127 16Q114 -11 83 -11Q69 -11 59 -2T48 16Q48 30 121 320L195 616Q195 629 188 632T149 637H128Q122 643 122 645T124 664Q129 683 137 683Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(576,0)"><path data-c="1D451" d="M366 683Q367 683 438 688T511 694Q523 694 523 686Q523 679 450 384T375 83T374 68Q374 26 402 26Q411 27 422 35Q443 55 463 131Q469 151 473 152Q475 153 483 153H487H491Q506 153 506 145Q506 140 503 129Q490 79 473 48T445 8T417 -8Q409 -10 393 -10Q359 -10 336 5T306 36L300 51Q299 52 296 50Q294 48 292 46Q233 -10 172 -10Q117 -10 75 30T33 157Q33 205 53 255T101 341Q148 398 195 420T280 442Q336 442 364 400Q369 394 369 396Q370 400 396 505T424 616Q424 629 417 632T378 637H357Q351 643 351 645T353 664Q358 683 366 683ZM352 326Q329 405 277 405Q242 405 210 374T160 293Q131 214 119 129Q119 126 119 118T118 106Q118 61 136 44T179 26Q233 26 290 98L298 109L352 326Z" style="stroke-width:3;"></path></g></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mi>T</mi><mrow data-mjx-texclass="ORD"><mi>h</mi><mi>d</mi></mrow></math></mjx-assistive-mml></mjx-container>时间才能进行所存。如果数据不满足建立时间和保持时间，则会出现亚稳态问题，此时触发器中保存的内容是不定态。</p><p><img src="https://i.imgur.com/a4M4522.png" alt=""></p><h2 id="解决办法" tabindex="-1">解决办法 <a class="header-anchor" href="#解决办法" aria-label="Permalink to &quot;解决办法&quot;">​</a></h2><ol><li><p>电平同步器： 针对单bit</p></li><li><p>脉冲同步器： 针对单bit</p></li><li><p>FIFO, RAM ： 针对多bit</p></li></ol><h2 id="同步器" tabindex="-1">同步器 <a class="header-anchor" href="#同步器" aria-label="Permalink to &quot;同步器&quot;">​</a></h2><ol><li>复位处理模块</li><li>快到慢的同步器</li><li>慢到快的同步器</li><li>双边缘检测器</li></ol><p>“打两拍“ 同步的原理：异步赋值会产生亚稳态。概率数学上的处理的方式。每个触发器发生亚稳态的概率是独立的，多个触发器串联可以使 发生亚稳态的概率大大减小。“打三拍” 降低的概率和“打两拍”的差别不大。</p><p>同步复位代码：</p><div class="language-verilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 代码规范：</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 模块名为 功能+_module ,如果是驱动则以 _driver结尾</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 信号的名称 i_，o_ 分别表示 输入和输出的前缀</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 寄存器变量的声明 以 reg_ 进行开头</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">module</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> sync_rst_module</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">( </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">	input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_sysclk	,</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_rst		,</span></span>
<span class="line"><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;">    output</span><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;">		o_sync_rst</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">	</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)；</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 告诉综合器，将这两个寄存器放在同一个 CLB 中</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    (* ANYNC_REG = </span><span style="--shiki-light:#032F62;--shiki-dark:#9ECBFF;">&quot;TRUE&quot;</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">*)</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    reg r_rst1, r_rst2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 一般的规范要求一个always块中只能处理一个信号，但是这里的设计比较简单，这里就直接写在一起了</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    always</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> @(</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">posedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_sysclk) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">        if</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> (i_rst) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        	r_rst1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 1&#39;b1</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">            r_rst2 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 1&#39;b1</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">        end</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> else</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        	r_rst1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_rst;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">            r_rst2 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_rst1;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">        end</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> o_sync_rst </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_rst2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">endmodule</span></span></code></pre></div><p>慢时钟域到快时钟域同步：设计上和同步复位的代码是差不多的</p><div class="language-verilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">module</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> s2f_sync_module</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">	input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_clk_slow		,</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_signal		,</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_clk_fast		,</span></span>
<span class="line"><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;">    output</span><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;"> 		o_sync_signal</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">	</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)；</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    (* ANYNC_REG = </span><span style="--shiki-light:#032F62;--shiki-dark:#9ECBFF;">&quot;TRUE&quot;</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">*)</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    reg r_s1, r_s2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    always</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> @(</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">posedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_clk_fast) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_s1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_signal;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_s2 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_s1;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> o_sync_signal </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_s2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">endmodule</span></span></code></pre></div><p>快时钟域到慢时钟域同步：也叫<strong>脉冲同步器</strong>。</p><p>与慢到快不同的是需要进行脉冲周期延拓</p><div class="language-verilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">module</span><span style="--shiki-light:#6F42C1;--shiki-dark:#B392F0;"> f2s_sync_module</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">(</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">	input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_clk_slow		,</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_signal		,</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    input</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> 		i_clk_fast		,</span></span>
<span class="line"><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;">    output</span><span style="--shiki-light:#22863A;--shiki-dark:#85E89D;"> 		o_sync_signal</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">	</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)；</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    reg r_d1, r_d2;</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 延拓用的寄存器</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    wire</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_pos;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    (</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">*</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> ANYNC_REG </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#032F62;--shiki-dark:#9ECBFF;"> &quot;TRUE&quot;</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">*</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    reg</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_s1, r_s2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">   	</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    always</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> @(</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">posedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_clk_slow) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_d1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_signal;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_d2 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_d1;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 信号延拓 2个周期</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_pos </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_signal </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">|</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_d1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">|</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_d2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 打两拍用的寄存器</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    (</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">*</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> ANYNC_REG </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#032F62;--shiki-dark:#9ECBFF;"> &quot;TRUE&quot;</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">*</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">)</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    reg</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_p1, r_p2;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    always</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> @(</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">posedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> i_clk_slow) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_p1 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_pos;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        r_p2 </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_p1;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">    // 同步输出</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> o_sync_signal </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> r_p2;</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">    </span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">endmodule</span></span></code></pre></div><h2 id="异步fifo" tabindex="-1">异步FIFO <a class="header-anchor" href="#异步fifo" aria-label="Permalink to &quot;异步FIFO&quot;">​</a></h2><p>待补充， 参考 《Simulation and Synthesis Techniques for Asynchronous FIFO Design》</p></div></div></main><footer class="VPDocFooter" data-v-e6f2a212 data-v-1bcd8184><!--[--><!--]--><div class="edit-info" data-v-1bcd8184><!----><div class="last-updated" data-v-1bcd8184><p class="VPLastUpdated" data-v-1bcd8184 data-v-1bb0c8a8>最新更新: <time datetime="2024-09-30T09:36:03.000Z" data-v-1bb0c8a8></time></p></div></div><!----></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div><div class="site-footer"> MIT Licensed | Jiamingyy Copyright © 2022-present <br> Powered by <a class="vitepress" target="_blank" href="//vitepress.vuejs.org/">VitePress - 1.3.4</a> Theme by <a class="vitepress" target="_blank" href="//github.com/airene/vitepress-blog-pure">Vitepress-blog-pure</a></div><!--]--></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"index.md\":\"CmaerrRb\",\"page_2.md\":\"BQ8SMMKF\",\"page_3.md\":\"DfW4pIHz\",\"page_4.md\":\"CFS4kdsj\",\"pages_about.md\":\"B7BsXKXT\",\"pages_archives.md\":\"CPGv38VQ\",\"pages_category.md\":\"BdIcz0NV\",\"pages_tags.md\":\"BgkLC7Gw\",\"posts_【fpga】axi总线学习.md\":\"CKVgzhEy\",\"posts_【fpga】fpga时序约束.md\":\"YDZ5es_3\",\"posts_【fpga】fpga跨时钟域处理.md\":\"B3z1ermF\",\"posts_【fpga】modelsim仿真.md\":\"5dUPOOQB\",\"posts_【fpga】verilog-编程规范.md\":\"BOh84lce\",\"posts_【fpga】verilog代码模板.md\":\"BjRzJyV4\",\"posts_【fpga】verilog基础.md\":\"DPdzVSZ4\",\"posts_【fpga】verilog状态机基础.md\":\"BHHCPEjO\",\"posts_【fpga】开发板ps部分配置信息.md\":\"MtjqoWTS\",\"posts_【fpga】数字电路基础 - 基础知识.md\":\"qCxBT_Wy\",\"posts_【fpga】数字电路基础 - 时序逻辑.md\":\"BpgiLBSH\",\"posts_【fpga】贴片元件的焊接方法.md\":\"B9mj6xv-\",\"posts_【linux】linux-shell脚本基础.md\":\"BXL_l0WM\",\"posts_【research】mlp的bp推导与实现(上).md\":\"mCNllqNy\",\"posts_【research】mlp的bp推导与实现-下.md\":\"Dus9ptmx\",\"posts_【research】pytorch的张量扩展机制.md\":\"B4l9Be4Y\",\"posts_【research】基础神经网络架构总结.md\":\"CL8Tuj4s\",\"posts_【research】定点数量化.md\":\"C_zWoaYe\",\"posts_【research】浮点数运算.md\":\"DbJ4KCaU\",\"posts_【research】论文结构.md\":\"4HaAwX0A\",\"posts_【skills】2024博客迁移.md\":\"COScXQm7\",\"posts_【skills】cpp基础语法.md\":\"CNVqupiu\",\"posts_【skills】c语言函数指针.md\":\"C3jekad2\",\"posts_【skills】docker搭建深度学习环境.md\":\"DYcn1sqO\",\"posts_【skills】fastapi note.md\":\"D1fhr0eg\",\"posts_【skills】git使用基础.md\":\"Ds7BBLWr\",\"posts_【skills】linux创建快捷方式.md\":\"uP6h19AK\",\"posts_【skills】linux炼丹中常用命令总结.md\":\"pG_ZP5U5\",\"posts_【skills】makefile基础.md\":\"BPkpoF9n\",\"posts_【skills】matplotlib笔记.md\":\"Du50jDtu\",\"posts_【skills】pandas教程.md\":\"DLZdwgOY\",\"posts_【skills】pthread并行程序开发.md\":\"65pyA4bv\",\"posts_【skills】python log output.md\":\"CMtjUHWo\",\"posts_【skills】tmux使用总结.md\":\"DGsHsVAY\",\"posts_【skills】tqdm常用方法总结.md\":\"C-_thYms\",\"posts_【skills】vim高效编辑.md\":\"W-LxyBGj\",\"posts_【skills】vue note.md\":\"T61Xly9i\",\"posts_【skills】使用ssh访问github.md\":\"D2yUh2OQ\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"NOTE\",\"description\":\"向着200w进发！\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"logo\":\"/logo_main.png\",\"authorName\":\"Jiamingyy\",\"authorAvatar\":\"/avatar.png\",\"authorInfo\":\"CS Ph.D 在读\",\"authorTalk\":\"好好生活，好好科研，好好搞钱！\",\"posts\":[{\"frontMatter\":{\"title\":\"【Skills】2024博客迁移\",\"date\":\"2024-10-03\",\"tags\":[\"vue\",\"Vitepress\",\"Github\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】2024博客迁移.html\"},{\"frontMatter\":{\"title\":\"【Skills】FastAPI学习笔记\",\"date\":\"2024-08-30\",\"tags\":[\"FastAPI\",\"Python\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】FastAPI Note.html\"},{\"frontMatter\":{\"title\":\"【Skills】Vue学习笔记\",\"date\":\"2024-08-29\",\"tags\":[\"Vue\",\"JavaScript\",\"前端\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Vue Note.html\"},{\"frontMatter\":{\"title\":\"【Skills】CPP基础语法\",\"date\":\"2024-07-20\",\"tags\":[\"CPP\",\"C\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】CPP基础语法.html\"},{\"frontMatter\":{\"date\":\"2023-04-09\",\"title\":\"【Research】基础神经网络架构总结\",\"category\":[\"Research\"],\"tags\":[\"Deep Learning\"]},\"regularPath\":\"/posts/【Research】基础神经网络架构总结.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA时序约束\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Modelsim仿真.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA时序约束\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】FPGA时序约束.html\"},{\"frontMatter\":{\"title\":\"【FPGA】AXI总线学习\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】AXI总线学习.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA跨时钟域处理\",\"date\":\"2023-03-21\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】FPGA跨时钟域处理.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog代码模板\",\"date\":\"2023-03-13\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】verilog代码模板.html\"},{\"frontMatter\":{\"title\":\"【Skills】C语言函数指针\",\"date\":\"2022-10-25\",\"tags\":[\"C\",\"Linux\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】C语言函数指针.html\"},{\"frontMatter\":{\"title\":\"【Skills】Matplotlib笔记\",\"date\":\"2022-10-17\",\"tags\":[\"Python\",\"matplotlib\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Matplotlib笔记.html\"},{\"frontMatter\":{\"title\":\"【Research】定点数量化\",\"date\":\"2022-10-12\",\"tags\":[\"Paper\",\"Writing\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】定点数量化.html\"},{\"frontMatter\":{\"title\":\"【FPGA】开发板PS部分配置信息\",\"date\":\"2022-10-08\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】开发板PS部分配置信息.html\"},{\"frontMatter\":{\"title\":\"【Skills】vim高效编辑\",\"date\":\"2022-09-23\",\"tags\":[\"FPGA\",\"Vim\",\"Verilog\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】vim高效编辑.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog编程规范\",\"date\":\"2022-09-19\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】verilog-编程规范.html\"},{\"frontMatter\":{\"title\":\"【Research】pytorch的张量扩展机制\",\"date\":\"2022-09-13\",\"tags\":[\"Pytorch\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】pytorch的张量扩展机制.html\"},{\"frontMatter\":{\"title\":\"【FPGA】Verilog状态机基础\",\"date\":\"2022-09-10\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Verilog状态机基础.html\"},{\"frontMatter\":{\"title\":\"【Skills】Python Logging 使用总结\",\"date\":\"2022-08-31\",\"tags\":[\"Python\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Python Log output.html\"},{\"frontMatter\":{\"title\":\"【Research】浮点数运算\",\"date\":\"2022-08-25\",\"tags\":[\"FPGA\",\"Float\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】浮点数运算.html\"},{\"frontMatter\":{\"title\":\"【Skills】Git使用基础\",\"date\":\"2022-08-16\",\"tags\":[\"Git\",\"shell\"],\"category\":[\"Skills\"],\"description\":\"系统学习Git的常用命令\"},\"regularPath\":\"/posts/【Skills】Git使用基础.html\"},{\"frontMatter\":{\"title\":\"【Skills】Linux炼丹中常用命令总结\",\"date\":\"2022-08-09\",\"tags\":[\"Linux\",\"shell\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Linux炼丹中常用命令总结.html\"},{\"frontMatter\":{\"title\":\"【Research】论文写作结构总结\",\"date\":\"2022-07-29\",\"tags\":[\"Paper\",\"Writing\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】论文结构.html\"},{\"frontMatter\":{\"date\":\"2022-05-07\",\"title\":\"【FPGA】贴片元件焊接方法\",\"tags\":[\"焊接方法\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】贴片元件的焊接方法.html\"},{\"frontMatter\":{\"title\":\"【Skills】tmux使用总结\",\"date\":\"2022-04-28\",\"tags\":[\"Linux\",\"tmux\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】tmux使用总结.html\"},{\"frontMatter\":{\"title\":\"【Skills】Gnome 创建快捷方式\",\"date\":\"2022-04-28\",\"tags\":[\"Linux\",\"Ubuntu\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Linux创建快捷方式.html\"},{\"frontMatter\":{\"title\":\"【Skills】tqdm常用方法总结\",\"date\":\"2022-04-27\",\"tags\":[\"Python\",\"tqdm\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】tqdm常用方法总结.html\"},{\"frontMatter\":{\"title\":\"【Skills】pthread并行程序开发基础\",\"date\":\"2022-04-23\",\"tags\":[\"linux\",\"pthread\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】pthread并行程序开发.html\"},{\"frontMatter\":{\"title\":\"【Skills】makefile基础\",\"date\":\"2022-04-11\",\"tags\":[\"linux\",\"makefile\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】makefile基础.html\"},{\"frontMatter\":{\"title\":\"【Linux】linux shell脚本基础\",\"date\":\"2022-04-10\",\"tags\":[\"shell\",\"linux\"],\"category\":[\"Linux\"]},\"regularPath\":\"/posts/【Linux】linux-shell脚本基础.html\"},{\"frontMatter\":{\"title\":\"【Research】MLP的BP推导与实现(下)\",\"date\":\"2022-04-05\",\"tags\":[\"机器学习\",\"BP算法\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】MLP的BP推导与实现-下.html\"},{\"frontMatter\":{\"title\":\"【Skills】pandas教程\",\"date\":\"2022-03-29\",\"tags\":[\"数据分析\",\"Pandas\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】pandas教程.html\"},{\"frontMatter\":{\"title\":\"【FPGA】数字电路基础 - 时序逻辑\",\"date\":\"2022-03-17\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】数字电路基础 - 时序逻辑.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog语法基础\",\"date\":\"2022-03-17\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Verilog基础.html\"},{\"frontMatter\":{\"title\":\"【FPGA】数字电路基础 - 基础知识\",\"date\":\"2022-03-16\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】数字电路基础 - 基础知识.html\"},{\"frontMatter\":{\"title\":\"【Skills】docker搭建深度学习环境\",\"date\":\"2022-03-13\",\"tags\":[\"Docker\",\"机器学习\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】docker搭建深度学习环境.html\"},{\"frontMatter\":{\"title\":\"【Skills】Access Github Without Password\",\"date\":\"2022-03-11\",\"tags\":[\"工具使用\",\"Git\"],\"category\":[\"Skills\"],\"description\":\"记录配置使用 git 可以免密访问gtihub\"},\"regularPath\":\"/posts/【Skills】使用SSH访问Github.html\"},{\"frontMatter\":{\"title\":\"【Research】MLP的BP推导与实现-上\",\"date\":\"2022-03-11\",\"tags\":[\"机器学习\",\"BP算法\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】MLP的BP推导与实现(上).html\"}],\"website\":\"https://github.com/airene/vitepress-blog-pure\",\"comment\":{\"repo\":\"airene/vitepress-blog-pure\",\"themes\":\"github-light\",\"issueTerm\":\"pathname\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Category\",\"link\":\"/pages/category\"},{\"text\":\"Archives\",\"link\":\"/pages/archives\"},{\"text\":\"Tags\",\"link\":\"/pages/tags\"},{\"text\":\"About\",\"link\":\"/pages/about\"}],\"search\":{\"provider\":\"local\"},\"lastUpdated\":true,\"lastUpdatedText\":\"最新更新\",\"outlineTitle\":\"目录\",\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/jiamingyy\"}]},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>