#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000157c31e8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000157c322cef0_0 .net "PC", 31 0, v00000157c32285e0_0;  1 drivers
v00000157c322d030_0 .var "clk", 0 0;
v00000157c322d350_0 .net "clkout", 0 0, L_00000157c3303290;  1 drivers
v00000157c322d670_0 .net "cycles_consumed", 31 0, v00000157c322da30_0;  1 drivers
v00000157c322dcb0_0 .var "rst", 0 0;
S_00000157c3193560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000157c31e8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000157c3202680 .param/l "RType" 0 4 2, C4<000000>;
P_00000157c32026b8 .param/l "add" 0 4 5, C4<100000>;
P_00000157c32026f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000157c3202728 .param/l "addu" 0 4 5, C4<100001>;
P_00000157c3202760 .param/l "and_" 0 4 5, C4<100100>;
P_00000157c3202798 .param/l "andi" 0 4 8, C4<001100>;
P_00000157c32027d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000157c3202808 .param/l "bne" 0 4 10, C4<000101>;
P_00000157c3202840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000157c3202878 .param/l "j" 0 4 12, C4<000010>;
P_00000157c32028b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000157c32028e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000157c3202920 .param/l "lw" 0 4 8, C4<100011>;
P_00000157c3202958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000157c3202990 .param/l "or_" 0 4 5, C4<100101>;
P_00000157c32029c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000157c3202a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000157c3202a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000157c3202a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000157c3202aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000157c3202ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000157c3202b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000157c3202b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000157c3202b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000157c3202bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000157c3202bf8 .param/l "xori" 0 4 8, C4<001110>;
L_00000157c3302f10 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3302880 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3303220 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c33033e0 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c33035a0 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3302c70 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3303530 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3302b20 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3303290 .functor OR 1, v00000157c322d030_0, v00000157c31f3300_0, C4<0>, C4<0>;
L_00000157c3303300 .functor OR 1, L_00000157c334f9b0, L_00000157c3351030, C4<0>, C4<0>;
L_00000157c3302c00 .functor AND 1, L_00000157c3351210, L_00000157c3350f90, C4<1>, C4<1>;
L_00000157c3302a40 .functor NOT 1, v00000157c322dcb0_0, C4<0>, C4<0>, C4<0>;
L_00000157c3302ce0 .functor OR 1, L_00000157c3350130, L_00000157c3350810, C4<0>, C4<0>;
L_00000157c3302d50 .functor OR 1, L_00000157c3302ce0, L_00000157c33501d0, C4<0>, C4<0>;
L_00000157c3302ff0 .functor OR 1, L_00000157c3350db0, L_00000157c3362f10, C4<0>, C4<0>;
L_00000157c3303140 .functor AND 1, L_00000157c3350d10, L_00000157c3302ff0, C4<1>, C4<1>;
L_00000157c3302ab0 .functor OR 1, L_00000157c3362b50, L_00000157c3361d90, C4<0>, C4<0>;
L_00000157c3303060 .functor AND 1, L_00000157c3362d30, L_00000157c3302ab0, C4<1>, C4<1>;
L_00000157c3303610 .functor NOT 1, L_00000157c3303290, C4<0>, C4<0>, C4<0>;
v00000157c32270a0_0 .net "ALUOp", 3 0, v00000157c31f2860_0;  1 drivers
v00000157c3227640_0 .net "ALUResult", 31 0, v00000157c3227a00_0;  1 drivers
v00000157c32276e0_0 .net "ALUSrc", 0 0, v00000157c31f25e0_0;  1 drivers
v00000157c322a730_0 .net "ALUin2", 31 0, L_00000157c33632d0;  1 drivers
v00000157c3229a10_0 .net "MemReadEn", 0 0, v00000157c31f22c0_0;  1 drivers
v00000157c322a410_0 .net "MemWriteEn", 0 0, v00000157c31f2360_0;  1 drivers
v00000157c3229b50_0 .net "MemtoReg", 0 0, v00000157c31f2400_0;  1 drivers
v00000157c322ab90_0 .net "PC", 31 0, v00000157c32285e0_0;  alias, 1 drivers
v00000157c3229970_0 .net "PCPlus1", 31 0, L_00000157c3350e50;  1 drivers
v00000157c3229790_0 .net "PCsrc", 0 0, v00000157c3227b40_0;  1 drivers
v00000157c3229e70_0 .net "RegDst", 0 0, v00000157c31f2ea0_0;  1 drivers
v00000157c322a690_0 .net "RegWriteEn", 0 0, v00000157c31f2fe0_0;  1 drivers
v00000157c322a7d0_0 .net "WriteRegister", 4 0, L_00000157c33504f0;  1 drivers
v00000157c3229830_0 .net *"_ivl_0", 0 0, L_00000157c3302f10;  1 drivers
L_00000157c33037b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157c322acd0_0 .net/2u *"_ivl_10", 4 0, L_00000157c33037b0;  1 drivers
L_00000157c3303ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c32298d0_0 .net *"_ivl_101", 15 0, L_00000157c3303ba0;  1 drivers
v00000157c322a4b0_0 .net *"_ivl_102", 31 0, L_00000157c3350bd0;  1 drivers
L_00000157c3303be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322a0f0_0 .net *"_ivl_105", 25 0, L_00000157c3303be8;  1 drivers
L_00000157c3303c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c3229150_0 .net/2u *"_ivl_106", 31 0, L_00000157c3303c30;  1 drivers
v00000157c322a370_0 .net *"_ivl_108", 0 0, L_00000157c3351210;  1 drivers
L_00000157c3303c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000157c3229ab0_0 .net/2u *"_ivl_110", 5 0, L_00000157c3303c78;  1 drivers
v00000157c3229bf0_0 .net *"_ivl_112", 0 0, L_00000157c3350f90;  1 drivers
v00000157c3229c90_0 .net *"_ivl_115", 0 0, L_00000157c3302c00;  1 drivers
v00000157c3229650_0 .net *"_ivl_116", 47 0, L_00000157c334fa50;  1 drivers
L_00000157c3303cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322aaf0_0 .net *"_ivl_119", 15 0, L_00000157c3303cc0;  1 drivers
L_00000157c33037f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157c32290b0_0 .net/2u *"_ivl_12", 5 0, L_00000157c33037f8;  1 drivers
v00000157c322a230_0 .net *"_ivl_120", 47 0, L_00000157c33512b0;  1 drivers
L_00000157c3303d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322a190_0 .net *"_ivl_123", 15 0, L_00000157c3303d08;  1 drivers
v00000157c322ac30_0 .net *"_ivl_125", 0 0, L_00000157c334f870;  1 drivers
v00000157c32291f0_0 .net *"_ivl_126", 31 0, L_00000157c3351350;  1 drivers
v00000157c3229d30_0 .net *"_ivl_128", 47 0, L_00000157c33513f0;  1 drivers
v00000157c3229470_0 .net *"_ivl_130", 47 0, L_00000157c3351670;  1 drivers
v00000157c3229dd0_0 .net *"_ivl_132", 47 0, L_00000157c3350a90;  1 drivers
v00000157c3229f10_0 .net *"_ivl_134", 47 0, L_00000157c334faf0;  1 drivers
v00000157c3229290_0 .net *"_ivl_14", 0 0, L_00000157c322e110;  1 drivers
v00000157c3229330_0 .net *"_ivl_140", 0 0, L_00000157c3302a40;  1 drivers
L_00000157c3303d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322a050_0 .net/2u *"_ivl_142", 31 0, L_00000157c3303d98;  1 drivers
L_00000157c3303e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000157c322ad70_0 .net/2u *"_ivl_146", 5 0, L_00000157c3303e70;  1 drivers
v00000157c322a550_0 .net *"_ivl_148", 0 0, L_00000157c3350130;  1 drivers
L_00000157c3303eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000157c322a5f0_0 .net/2u *"_ivl_150", 5 0, L_00000157c3303eb8;  1 drivers
v00000157c3229fb0_0 .net *"_ivl_152", 0 0, L_00000157c3350810;  1 drivers
v00000157c322a2d0_0 .net *"_ivl_155", 0 0, L_00000157c3302ce0;  1 drivers
L_00000157c3303f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000157c322a910_0 .net/2u *"_ivl_156", 5 0, L_00000157c3303f00;  1 drivers
v00000157c32295b0_0 .net *"_ivl_158", 0 0, L_00000157c33501d0;  1 drivers
L_00000157c3303840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000157c322a870_0 .net/2u *"_ivl_16", 4 0, L_00000157c3303840;  1 drivers
v00000157c32293d0_0 .net *"_ivl_161", 0 0, L_00000157c3302d50;  1 drivers
L_00000157c3303f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322a9b0_0 .net/2u *"_ivl_162", 15 0, L_00000157c3303f48;  1 drivers
v00000157c322aa50_0 .net *"_ivl_164", 31 0, L_00000157c3350270;  1 drivers
v00000157c3228ed0_0 .net *"_ivl_167", 0 0, L_00000157c3350450;  1 drivers
v00000157c3228f70_0 .net *"_ivl_168", 15 0, L_00000157c3350950;  1 drivers
v00000157c3229010_0 .net *"_ivl_170", 31 0, L_00000157c3350590;  1 drivers
v00000157c3229510_0 .net *"_ivl_174", 31 0, L_00000157c3350b30;  1 drivers
L_00000157c3303f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c32296f0_0 .net *"_ivl_177", 25 0, L_00000157c3303f90;  1 drivers
L_00000157c3303fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322ba20_0 .net/2u *"_ivl_178", 31 0, L_00000157c3303fd8;  1 drivers
v00000157c322b700_0 .net *"_ivl_180", 0 0, L_00000157c3350d10;  1 drivers
L_00000157c3304020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b660_0 .net/2u *"_ivl_182", 5 0, L_00000157c3304020;  1 drivers
v00000157c322b0c0_0 .net *"_ivl_184", 0 0, L_00000157c3350db0;  1 drivers
L_00000157c3304068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157c322bde0_0 .net/2u *"_ivl_186", 5 0, L_00000157c3304068;  1 drivers
v00000157c322cce0_0 .net *"_ivl_188", 0 0, L_00000157c3362f10;  1 drivers
v00000157c322b3e0_0 .net *"_ivl_19", 4 0, L_00000157c322d710;  1 drivers
v00000157c322c9c0_0 .net *"_ivl_191", 0 0, L_00000157c3302ff0;  1 drivers
v00000157c322b7a0_0 .net *"_ivl_193", 0 0, L_00000157c3303140;  1 drivers
L_00000157c33040b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157c322bb60_0 .net/2u *"_ivl_194", 5 0, L_00000157c33040b0;  1 drivers
v00000157c322b840_0 .net *"_ivl_196", 0 0, L_00000157c3362790;  1 drivers
L_00000157c33040f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000157c322cba0_0 .net/2u *"_ivl_198", 31 0, L_00000157c33040f8;  1 drivers
L_00000157c3303768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157c322bac0_0 .net/2u *"_ivl_2", 5 0, L_00000157c3303768;  1 drivers
v00000157c322bd40_0 .net *"_ivl_20", 4 0, L_00000157c322dd50;  1 drivers
v00000157c322b8e0_0 .net *"_ivl_200", 31 0, L_00000157c3361b10;  1 drivers
v00000157c322cd80_0 .net *"_ivl_204", 31 0, L_00000157c3362510;  1 drivers
L_00000157c3304140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b480_0 .net *"_ivl_207", 25 0, L_00000157c3304140;  1 drivers
L_00000157c3304188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b980_0 .net/2u *"_ivl_208", 31 0, L_00000157c3304188;  1 drivers
v00000157c322c7e0_0 .net *"_ivl_210", 0 0, L_00000157c3362d30;  1 drivers
L_00000157c33041d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b5c0_0 .net/2u *"_ivl_212", 5 0, L_00000157c33041d0;  1 drivers
v00000157c322aee0_0 .net *"_ivl_214", 0 0, L_00000157c3362b50;  1 drivers
L_00000157c3304218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157c322ca60_0 .net/2u *"_ivl_216", 5 0, L_00000157c3304218;  1 drivers
v00000157c322bc00_0 .net *"_ivl_218", 0 0, L_00000157c3361d90;  1 drivers
v00000157c322cc40_0 .net *"_ivl_221", 0 0, L_00000157c3302ab0;  1 drivers
v00000157c322c920_0 .net *"_ivl_223", 0 0, L_00000157c3303060;  1 drivers
L_00000157c3304260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157c322bca0_0 .net/2u *"_ivl_224", 5 0, L_00000157c3304260;  1 drivers
v00000157c322be80_0 .net *"_ivl_226", 0 0, L_00000157c3361c50;  1 drivers
v00000157c322bf20_0 .net *"_ivl_228", 31 0, L_00000157c3362fb0;  1 drivers
v00000157c322b340_0 .net *"_ivl_24", 0 0, L_00000157c3303220;  1 drivers
L_00000157c3303888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157c322bfc0_0 .net/2u *"_ivl_26", 4 0, L_00000157c3303888;  1 drivers
v00000157c322c060_0 .net *"_ivl_29", 4 0, L_00000157c322d210;  1 drivers
v00000157c322c100_0 .net *"_ivl_32", 0 0, L_00000157c33033e0;  1 drivers
L_00000157c33038d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000157c322c1a0_0 .net/2u *"_ivl_34", 4 0, L_00000157c33038d0;  1 drivers
v00000157c322b520_0 .net *"_ivl_37", 4 0, L_00000157c322e250;  1 drivers
v00000157c322c240_0 .net *"_ivl_40", 0 0, L_00000157c33035a0;  1 drivers
L_00000157c3303918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322c740_0 .net/2u *"_ivl_42", 15 0, L_00000157c3303918;  1 drivers
v00000157c322af80_0 .net *"_ivl_45", 15 0, L_00000157c3350630;  1 drivers
v00000157c322c2e0_0 .net *"_ivl_48", 0 0, L_00000157c3302c70;  1 drivers
v00000157c322c380_0 .net *"_ivl_5", 5 0, L_00000157c322d0d0;  1 drivers
L_00000157c3303960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322cb00_0 .net/2u *"_ivl_50", 36 0, L_00000157c3303960;  1 drivers
L_00000157c33039a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322c420_0 .net/2u *"_ivl_52", 31 0, L_00000157c33039a8;  1 drivers
v00000157c322c4c0_0 .net *"_ivl_55", 4 0, L_00000157c33508b0;  1 drivers
v00000157c322c560_0 .net *"_ivl_56", 36 0, L_00000157c3351530;  1 drivers
v00000157c322b020_0 .net *"_ivl_58", 36 0, L_00000157c33510d0;  1 drivers
v00000157c322c600_0 .net *"_ivl_62", 0 0, L_00000157c3303530;  1 drivers
L_00000157c33039f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000157c322c6a0_0 .net/2u *"_ivl_64", 5 0, L_00000157c33039f0;  1 drivers
v00000157c322c880_0 .net *"_ivl_67", 5 0, L_00000157c3350ef0;  1 drivers
v00000157c322b160_0 .net *"_ivl_70", 0 0, L_00000157c3302b20;  1 drivers
L_00000157c3303a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b200_0 .net/2u *"_ivl_72", 57 0, L_00000157c3303a38;  1 drivers
L_00000157c3303a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c322b2a0_0 .net/2u *"_ivl_74", 31 0, L_00000157c3303a80;  1 drivers
v00000157c322d7b0_0 .net *"_ivl_77", 25 0, L_00000157c33509f0;  1 drivers
v00000157c322d530_0 .net *"_ivl_78", 57 0, L_00000157c334fe10;  1 drivers
v00000157c322dfd0_0 .net *"_ivl_8", 0 0, L_00000157c3302880;  1 drivers
v00000157c322e7f0_0 .net *"_ivl_80", 57 0, L_00000157c3351170;  1 drivers
L_00000157c3303ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000157c322e890_0 .net/2u *"_ivl_84", 31 0, L_00000157c3303ac8;  1 drivers
L_00000157c3303b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000157c322d850_0 .net/2u *"_ivl_88", 5 0, L_00000157c3303b10;  1 drivers
v00000157c322d3f0_0 .net *"_ivl_90", 0 0, L_00000157c334f9b0;  1 drivers
L_00000157c3303b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000157c322e930_0 .net/2u *"_ivl_92", 5 0, L_00000157c3303b58;  1 drivers
v00000157c322e9d0_0 .net *"_ivl_94", 0 0, L_00000157c3351030;  1 drivers
v00000157c322e390_0 .net *"_ivl_97", 0 0, L_00000157c3303300;  1 drivers
v00000157c322d170_0 .net *"_ivl_98", 47 0, L_00000157c33515d0;  1 drivers
v00000157c322d8f0_0 .net "adderResult", 31 0, L_00000157c3350770;  1 drivers
v00000157c322ea70_0 .net "address", 31 0, L_00000157c334f910;  1 drivers
v00000157c322e750_0 .net "clk", 0 0, L_00000157c3303290;  alias, 1 drivers
v00000157c322da30_0 .var "cycles_consumed", 31 0;
v00000157c322e430_0 .net "extImm", 31 0, L_00000157c33506d0;  1 drivers
v00000157c322d490_0 .net "funct", 5 0, L_00000157c3350310;  1 drivers
v00000157c322ddf0_0 .net "hlt", 0 0, v00000157c31f3300_0;  1 drivers
v00000157c322e4d0_0 .net "imm", 15 0, L_00000157c334ff50;  1 drivers
v00000157c322d990_0 .net "immediate", 31 0, L_00000157c3363690;  1 drivers
v00000157c322e070_0 .net "input_clk", 0 0, v00000157c322d030_0;  1 drivers
v00000157c322e6b0_0 .net "instruction", 31 0, L_00000157c334fcd0;  1 drivers
v00000157c322e2f0_0 .net "memoryReadData", 31 0, v00000157c3227e60_0;  1 drivers
v00000157c322e610_0 .net "nextPC", 31 0, L_00000157c334f7d0;  1 drivers
v00000157c322eb10_0 .net "opcode", 5 0, L_00000157c322d5d0;  1 drivers
v00000157c322dad0_0 .net "rd", 4 0, L_00000157c322de90;  1 drivers
v00000157c322ebb0_0 .net "readData1", 31 0, L_00000157c3303450;  1 drivers
v00000157c322ec50_0 .net "readData1_w", 31 0, L_00000157c3362010;  1 drivers
v00000157c322ecf0_0 .net "readData2", 31 0, L_00000157c3302f80;  1 drivers
v00000157c322e570_0 .net "rs", 4 0, L_00000157c322df30;  1 drivers
v00000157c322cf90_0 .net "rst", 0 0, v00000157c322dcb0_0;  1 drivers
v00000157c322db70_0 .net "rt", 4 0, L_00000157c334fd70;  1 drivers
v00000157c322d2b0_0 .net "shamt", 31 0, L_00000157c3351490;  1 drivers
v00000157c322dc10_0 .net "wire_instruction", 31 0, L_00000157c33028f0;  1 drivers
v00000157c322e1b0_0 .net "writeData", 31 0, L_00000157c3361f70;  1 drivers
v00000157c322ed90_0 .net "zero", 0 0, L_00000157c3361e30;  1 drivers
L_00000157c322d0d0 .part L_00000157c334fcd0, 26, 6;
L_00000157c322d5d0 .functor MUXZ 6, L_00000157c322d0d0, L_00000157c3303768, L_00000157c3302f10, C4<>;
L_00000157c322e110 .cmp/eq 6, L_00000157c322d5d0, L_00000157c33037f8;
L_00000157c322d710 .part L_00000157c334fcd0, 11, 5;
L_00000157c322dd50 .functor MUXZ 5, L_00000157c322d710, L_00000157c3303840, L_00000157c322e110, C4<>;
L_00000157c322de90 .functor MUXZ 5, L_00000157c322dd50, L_00000157c33037b0, L_00000157c3302880, C4<>;
L_00000157c322d210 .part L_00000157c334fcd0, 21, 5;
L_00000157c322df30 .functor MUXZ 5, L_00000157c322d210, L_00000157c3303888, L_00000157c3303220, C4<>;
L_00000157c322e250 .part L_00000157c334fcd0, 16, 5;
L_00000157c334fd70 .functor MUXZ 5, L_00000157c322e250, L_00000157c33038d0, L_00000157c33033e0, C4<>;
L_00000157c3350630 .part L_00000157c334fcd0, 0, 16;
L_00000157c334ff50 .functor MUXZ 16, L_00000157c3350630, L_00000157c3303918, L_00000157c33035a0, C4<>;
L_00000157c33508b0 .part L_00000157c334fcd0, 6, 5;
L_00000157c3351530 .concat [ 5 32 0 0], L_00000157c33508b0, L_00000157c33039a8;
L_00000157c33510d0 .functor MUXZ 37, L_00000157c3351530, L_00000157c3303960, L_00000157c3302c70, C4<>;
L_00000157c3351490 .part L_00000157c33510d0, 0, 32;
L_00000157c3350ef0 .part L_00000157c334fcd0, 0, 6;
L_00000157c3350310 .functor MUXZ 6, L_00000157c3350ef0, L_00000157c33039f0, L_00000157c3303530, C4<>;
L_00000157c33509f0 .part L_00000157c334fcd0, 0, 26;
L_00000157c334fe10 .concat [ 26 32 0 0], L_00000157c33509f0, L_00000157c3303a80;
L_00000157c3351170 .functor MUXZ 58, L_00000157c334fe10, L_00000157c3303a38, L_00000157c3302b20, C4<>;
L_00000157c334f910 .part L_00000157c3351170, 0, 32;
L_00000157c3350e50 .arith/sum 32, v00000157c32285e0_0, L_00000157c3303ac8;
L_00000157c334f9b0 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3303b10;
L_00000157c3351030 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3303b58;
L_00000157c33515d0 .concat [ 32 16 0 0], L_00000157c334f910, L_00000157c3303ba0;
L_00000157c3350bd0 .concat [ 6 26 0 0], L_00000157c322d5d0, L_00000157c3303be8;
L_00000157c3351210 .cmp/eq 32, L_00000157c3350bd0, L_00000157c3303c30;
L_00000157c3350f90 .cmp/eq 6, L_00000157c3350310, L_00000157c3303c78;
L_00000157c334fa50 .concat [ 32 16 0 0], L_00000157c3303450, L_00000157c3303cc0;
L_00000157c33512b0 .concat [ 32 16 0 0], v00000157c32285e0_0, L_00000157c3303d08;
L_00000157c334f870 .part L_00000157c334ff50, 15, 1;
LS_00000157c3351350_0_0 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_4 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_8 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_12 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_16 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_20 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_24 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_0_28 .concat [ 1 1 1 1], L_00000157c334f870, L_00000157c334f870, L_00000157c334f870, L_00000157c334f870;
LS_00000157c3351350_1_0 .concat [ 4 4 4 4], LS_00000157c3351350_0_0, LS_00000157c3351350_0_4, LS_00000157c3351350_0_8, LS_00000157c3351350_0_12;
LS_00000157c3351350_1_4 .concat [ 4 4 4 4], LS_00000157c3351350_0_16, LS_00000157c3351350_0_20, LS_00000157c3351350_0_24, LS_00000157c3351350_0_28;
L_00000157c3351350 .concat [ 16 16 0 0], LS_00000157c3351350_1_0, LS_00000157c3351350_1_4;
L_00000157c33513f0 .concat [ 16 32 0 0], L_00000157c334ff50, L_00000157c3351350;
L_00000157c3351670 .arith/sum 48, L_00000157c33512b0, L_00000157c33513f0;
L_00000157c3350a90 .functor MUXZ 48, L_00000157c3351670, L_00000157c334fa50, L_00000157c3302c00, C4<>;
L_00000157c334faf0 .functor MUXZ 48, L_00000157c3350a90, L_00000157c33515d0, L_00000157c3303300, C4<>;
L_00000157c3350770 .part L_00000157c334faf0, 0, 32;
L_00000157c334f7d0 .functor MUXZ 32, L_00000157c3350e50, L_00000157c3350770, v00000157c3227b40_0, C4<>;
L_00000157c334fcd0 .functor MUXZ 32, L_00000157c33028f0, L_00000157c3303d98, L_00000157c3302a40, C4<>;
L_00000157c3350130 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3303e70;
L_00000157c3350810 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3303eb8;
L_00000157c33501d0 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3303f00;
L_00000157c3350270 .concat [ 16 16 0 0], L_00000157c334ff50, L_00000157c3303f48;
L_00000157c3350450 .part L_00000157c334ff50, 15, 1;
LS_00000157c3350950_0_0 .concat [ 1 1 1 1], L_00000157c3350450, L_00000157c3350450, L_00000157c3350450, L_00000157c3350450;
LS_00000157c3350950_0_4 .concat [ 1 1 1 1], L_00000157c3350450, L_00000157c3350450, L_00000157c3350450, L_00000157c3350450;
LS_00000157c3350950_0_8 .concat [ 1 1 1 1], L_00000157c3350450, L_00000157c3350450, L_00000157c3350450, L_00000157c3350450;
LS_00000157c3350950_0_12 .concat [ 1 1 1 1], L_00000157c3350450, L_00000157c3350450, L_00000157c3350450, L_00000157c3350450;
L_00000157c3350950 .concat [ 4 4 4 4], LS_00000157c3350950_0_0, LS_00000157c3350950_0_4, LS_00000157c3350950_0_8, LS_00000157c3350950_0_12;
L_00000157c3350590 .concat [ 16 16 0 0], L_00000157c334ff50, L_00000157c3350950;
L_00000157c33506d0 .functor MUXZ 32, L_00000157c3350590, L_00000157c3350270, L_00000157c3302d50, C4<>;
L_00000157c3350b30 .concat [ 6 26 0 0], L_00000157c322d5d0, L_00000157c3303f90;
L_00000157c3350d10 .cmp/eq 32, L_00000157c3350b30, L_00000157c3303fd8;
L_00000157c3350db0 .cmp/eq 6, L_00000157c3350310, L_00000157c3304020;
L_00000157c3362f10 .cmp/eq 6, L_00000157c3350310, L_00000157c3304068;
L_00000157c3362790 .cmp/eq 6, L_00000157c322d5d0, L_00000157c33040b0;
L_00000157c3361b10 .functor MUXZ 32, L_00000157c33506d0, L_00000157c33040f8, L_00000157c3362790, C4<>;
L_00000157c3363690 .functor MUXZ 32, L_00000157c3361b10, L_00000157c3351490, L_00000157c3303140, C4<>;
L_00000157c3362510 .concat [ 6 26 0 0], L_00000157c322d5d0, L_00000157c3304140;
L_00000157c3362d30 .cmp/eq 32, L_00000157c3362510, L_00000157c3304188;
L_00000157c3362b50 .cmp/eq 6, L_00000157c3350310, L_00000157c33041d0;
L_00000157c3361d90 .cmp/eq 6, L_00000157c3350310, L_00000157c3304218;
L_00000157c3361c50 .cmp/eq 6, L_00000157c322d5d0, L_00000157c3304260;
L_00000157c3362fb0 .functor MUXZ 32, L_00000157c3303450, v00000157c32285e0_0, L_00000157c3361c50, C4<>;
L_00000157c3362010 .functor MUXZ 32, L_00000157c3362fb0, L_00000157c3302f80, L_00000157c3303060, C4<>;
S_00000157c31936f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000157c31fce70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000157c33029d0 .functor NOT 1, v00000157c31f25e0_0, C4<0>, C4<0>, C4<0>;
v00000157c31f1d20_0 .net *"_ivl_0", 0 0, L_00000157c33029d0;  1 drivers
v00000157c31f2040_0 .net "in1", 31 0, L_00000157c3302f80;  alias, 1 drivers
v00000157c31f2220_0 .net "in2", 31 0, L_00000157c3363690;  alias, 1 drivers
v00000157c31f1aa0_0 .net "out", 31 0, L_00000157c33632d0;  alias, 1 drivers
v00000157c31f29a0_0 .net "s", 0 0, v00000157c31f25e0_0;  alias, 1 drivers
L_00000157c33632d0 .functor MUXZ 32, L_00000157c3363690, L_00000157c3302f80, L_00000157c33029d0, C4<>;
S_00000157c32c69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000157c3300090 .param/l "RType" 0 4 2, C4<000000>;
P_00000157c33000c8 .param/l "add" 0 4 5, C4<100000>;
P_00000157c3300100 .param/l "addi" 0 4 8, C4<001000>;
P_00000157c3300138 .param/l "addu" 0 4 5, C4<100001>;
P_00000157c3300170 .param/l "and_" 0 4 5, C4<100100>;
P_00000157c33001a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000157c33001e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000157c3300218 .param/l "bne" 0 4 10, C4<000101>;
P_00000157c3300250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000157c3300288 .param/l "j" 0 4 12, C4<000010>;
P_00000157c33002c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000157c33002f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000157c3300330 .param/l "lw" 0 4 8, C4<100011>;
P_00000157c3300368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000157c33003a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000157c33003d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000157c3300410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000157c3300448 .param/l "sll" 0 4 6, C4<000000>;
P_00000157c3300480 .param/l "slt" 0 4 5, C4<101010>;
P_00000157c33004b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000157c33004f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000157c3300528 .param/l "sub" 0 4 5, C4<100010>;
P_00000157c3300560 .param/l "subu" 0 4 5, C4<100011>;
P_00000157c3300598 .param/l "sw" 0 4 8, C4<101011>;
P_00000157c33005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000157c3300608 .param/l "xori" 0 4 8, C4<001110>;
v00000157c31f2860_0 .var "ALUOp", 3 0;
v00000157c31f25e0_0 .var "ALUSrc", 0 0;
v00000157c31f22c0_0 .var "MemReadEn", 0 0;
v00000157c31f2360_0 .var "MemWriteEn", 0 0;
v00000157c31f2400_0 .var "MemtoReg", 0 0;
v00000157c31f2ea0_0 .var "RegDst", 0 0;
v00000157c31f2fe0_0 .var "RegWriteEn", 0 0;
v00000157c31f24a0_0 .net "funct", 5 0, L_00000157c3350310;  alias, 1 drivers
v00000157c31f3300_0 .var "hlt", 0 0;
v00000157c31f2540_0 .net "opcode", 5 0, L_00000157c322d5d0;  alias, 1 drivers
v00000157c31f2680_0 .net "rst", 0 0, v00000157c322dcb0_0;  alias, 1 drivers
E_00000157c31fceb0 .event anyedge, v00000157c31f2680_0, v00000157c31f2540_0, v00000157c31f24a0_0;
S_00000157c3226ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000157c31fd0b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000157c33028f0 .functor BUFZ 32, L_00000157c334feb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000157c31f2ae0_0 .net "Data_Out", 31 0, L_00000157c33028f0;  alias, 1 drivers
v00000157c31f3440 .array "InstMem", 0 1023, 31 0;
v00000157c31f2720_0 .net *"_ivl_0", 31 0, L_00000157c334feb0;  1 drivers
v00000157c31f1640_0 .net *"_ivl_3", 9 0, L_00000157c334fb90;  1 drivers
v00000157c31f27c0_0 .net *"_ivl_4", 11 0, L_00000157c334fc30;  1 drivers
L_00000157c3303d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157c31f2900_0 .net *"_ivl_7", 1 0, L_00000157c3303d50;  1 drivers
v00000157c31f2b80_0 .net "addr", 31 0, v00000157c32285e0_0;  alias, 1 drivers
v00000157c31f2c20_0 .var/i "i", 31 0;
L_00000157c334feb0 .array/port v00000157c31f3440, L_00000157c334fc30;
L_00000157c334fb90 .part v00000157c32285e0_0, 0, 10;
L_00000157c334fc30 .concat [ 10 2 0 0], L_00000157c334fb90, L_00000157c3303d50;
S_00000157c32c6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000157c3303450 .functor BUFZ 32, L_00000157c33503b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000157c3302f80 .functor BUFZ 32, L_00000157c3350c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000157c31f3080_0 .net *"_ivl_0", 31 0, L_00000157c33503b0;  1 drivers
v00000157c31f3120_0 .net *"_ivl_10", 6 0, L_00000157c3350090;  1 drivers
L_00000157c3303e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157c31d45b0_0 .net *"_ivl_13", 1 0, L_00000157c3303e28;  1 drivers
v00000157c31d3f70_0 .net *"_ivl_2", 6 0, L_00000157c334fff0;  1 drivers
L_00000157c3303de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000157c3227be0_0 .net *"_ivl_5", 1 0, L_00000157c3303de0;  1 drivers
v00000157c3227500_0 .net *"_ivl_8", 31 0, L_00000157c3350c70;  1 drivers
v00000157c3227fa0_0 .net "clk", 0 0, L_00000157c3303290;  alias, 1 drivers
v00000157c32275a0_0 .var/i "i", 31 0;
v00000157c3228680_0 .net "readData1", 31 0, L_00000157c3303450;  alias, 1 drivers
v00000157c3227780_0 .net "readData2", 31 0, L_00000157c3302f80;  alias, 1 drivers
v00000157c32273c0_0 .net "readRegister1", 4 0, L_00000157c322df30;  alias, 1 drivers
v00000157c3227460_0 .net "readRegister2", 4 0, L_00000157c334fd70;  alias, 1 drivers
v00000157c3227140 .array "registers", 31 0, 31 0;
v00000157c3228540_0 .net "rst", 0 0, v00000157c322dcb0_0;  alias, 1 drivers
v00000157c3228d60_0 .net "we", 0 0, v00000157c31f2fe0_0;  alias, 1 drivers
v00000157c32278c0_0 .net "writeData", 31 0, L_00000157c3361f70;  alias, 1 drivers
v00000157c3226ec0_0 .net "writeRegister", 4 0, L_00000157c33504f0;  alias, 1 drivers
E_00000157c31fd570/0 .event negedge, v00000157c31f2680_0;
E_00000157c31fd570/1 .event posedge, v00000157c3227fa0_0;
E_00000157c31fd570 .event/or E_00000157c31fd570/0, E_00000157c31fd570/1;
L_00000157c33503b0 .array/port v00000157c3227140, L_00000157c334fff0;
L_00000157c334fff0 .concat [ 5 2 0 0], L_00000157c322df30, L_00000157c3303de0;
L_00000157c3350c70 .array/port v00000157c3227140, L_00000157c3350090;
L_00000157c3350090 .concat [ 5 2 0 0], L_00000157c334fd70, L_00000157c3303e28;
S_00000157c3191390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000157c32c6b50;
 .timescale 0 0;
v00000157c31f2f40_0 .var/i "i", 31 0;
S_00000157c3191520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000157c31fd230 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000157c3302960 .functor NOT 1, v00000157c31f2ea0_0, C4<0>, C4<0>, C4<0>;
v00000157c32280e0_0 .net *"_ivl_0", 0 0, L_00000157c3302960;  1 drivers
v00000157c3228c20_0 .net "in1", 4 0, L_00000157c334fd70;  alias, 1 drivers
v00000157c3228720_0 .net "in2", 4 0, L_00000157c322de90;  alias, 1 drivers
v00000157c3227820_0 .net "out", 4 0, L_00000157c33504f0;  alias, 1 drivers
v00000157c32284a0_0 .net "s", 0 0, v00000157c31f2ea0_0;  alias, 1 drivers
L_00000157c33504f0 .functor MUXZ 5, L_00000157c322de90, L_00000157c334fd70, L_00000157c3302960, C4<>;
S_00000157c317b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000157c31fcef0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000157c3303680 .functor NOT 1, v00000157c31f2400_0, C4<0>, C4<0>, C4<0>;
v00000157c3228900_0 .net *"_ivl_0", 0 0, L_00000157c3303680;  1 drivers
v00000157c3228220_0 .net "in1", 31 0, v00000157c3227a00_0;  alias, 1 drivers
v00000157c3228860_0 .net "in2", 31 0, v00000157c3227e60_0;  alias, 1 drivers
v00000157c3228040_0 .net "out", 31 0, L_00000157c3361f70;  alias, 1 drivers
v00000157c3227960_0 .net "s", 0 0, v00000157c31f2400_0;  alias, 1 drivers
L_00000157c3361f70 .functor MUXZ 32, v00000157c3227e60_0, v00000157c3227a00_0, L_00000157c3303680, C4<>;
S_00000157c317b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000157c31be950 .param/l "ADD" 0 9 12, C4<0000>;
P_00000157c31be988 .param/l "AND" 0 9 12, C4<0010>;
P_00000157c31be9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000157c31be9f8 .param/l "OR" 0 9 12, C4<0011>;
P_00000157c31bea30 .param/l "SGT" 0 9 12, C4<0111>;
P_00000157c31bea68 .param/l "SLL" 0 9 12, C4<1000>;
P_00000157c31beaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000157c31bead8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000157c31beb10 .param/l "SUB" 0 9 12, C4<0001>;
P_00000157c31beb48 .param/l "XOR" 0 9 12, C4<0100>;
P_00000157c31beb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000157c31bebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000157c33042a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000157c32287c0_0 .net/2u *"_ivl_0", 31 0, L_00000157c33042a8;  1 drivers
v00000157c3227aa0_0 .net "opSel", 3 0, v00000157c31f2860_0;  alias, 1 drivers
v00000157c3228cc0_0 .net "operand1", 31 0, L_00000157c3362010;  alias, 1 drivers
v00000157c3227c80_0 .net "operand2", 31 0, L_00000157c33632d0;  alias, 1 drivers
v00000157c3227a00_0 .var "result", 31 0;
v00000157c3228180_0 .net "zero", 0 0, L_00000157c3361e30;  alias, 1 drivers
E_00000157c31fc870 .event anyedge, v00000157c31f2860_0, v00000157c3228cc0_0, v00000157c31f1aa0_0;
L_00000157c3361e30 .cmp/eq 32, v00000157c3227a00_0, L_00000157c33042a8;
S_00000157c31bec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000157c3301660 .param/l "RType" 0 4 2, C4<000000>;
P_00000157c3301698 .param/l "add" 0 4 5, C4<100000>;
P_00000157c33016d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000157c3301708 .param/l "addu" 0 4 5, C4<100001>;
P_00000157c3301740 .param/l "and_" 0 4 5, C4<100100>;
P_00000157c3301778 .param/l "andi" 0 4 8, C4<001100>;
P_00000157c33017b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000157c33017e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000157c3301820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000157c3301858 .param/l "j" 0 4 12, C4<000010>;
P_00000157c3301890 .param/l "jal" 0 4 12, C4<000011>;
P_00000157c33018c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000157c3301900 .param/l "lw" 0 4 8, C4<100011>;
P_00000157c3301938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000157c3301970 .param/l "or_" 0 4 5, C4<100101>;
P_00000157c33019a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000157c33019e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000157c3301a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000157c3301a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000157c3301a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000157c3301ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000157c3301af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000157c3301b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000157c3301b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000157c3301ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000157c3301bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000157c3227b40_0 .var "PCsrc", 0 0;
v00000157c32289a0_0 .net "funct", 5 0, L_00000157c3350310;  alias, 1 drivers
v00000157c32271e0_0 .net "opcode", 5 0, L_00000157c322d5d0;  alias, 1 drivers
v00000157c3226f60_0 .net "operand1", 31 0, L_00000157c3303450;  alias, 1 drivers
v00000157c3228ae0_0 .net "operand2", 31 0, L_00000157c33632d0;  alias, 1 drivers
v00000157c3227d20_0 .net "rst", 0 0, v00000157c322dcb0_0;  alias, 1 drivers
E_00000157c31fd630/0 .event anyedge, v00000157c31f2680_0, v00000157c31f2540_0, v00000157c3228680_0, v00000157c31f1aa0_0;
E_00000157c31fd630/1 .event anyedge, v00000157c31f24a0_0;
E_00000157c31fd630 .event/or E_00000157c31fd630/0, E_00000157c31fd630/1;
S_00000157c3301c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000157c3228400 .array "DataMem", 0 1023, 31 0;
v00000157c32282c0_0 .net "address", 31 0, v00000157c3227a00_0;  alias, 1 drivers
v00000157c3228a40_0 .net "clock", 0 0, L_00000157c3303610;  1 drivers
v00000157c3227dc0_0 .net "data", 31 0, L_00000157c3302f80;  alias, 1 drivers
v00000157c3227000_0 .var/i "i", 31 0;
v00000157c3227e60_0 .var "q", 31 0;
v00000157c3228360_0 .net "rden", 0 0, v00000157c31f22c0_0;  alias, 1 drivers
v00000157c3227320_0 .net "wren", 0 0, v00000157c31f2360_0;  alias, 1 drivers
E_00000157c31fcc30 .event posedge, v00000157c3228a40_0;
S_00000157c3301db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000157c3193560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000157c31fc730 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000157c3227f00_0 .net "PCin", 31 0, L_00000157c334f7d0;  alias, 1 drivers
v00000157c32285e0_0 .var "PCout", 31 0;
v00000157c3227280_0 .net "clk", 0 0, L_00000157c3303290;  alias, 1 drivers
v00000157c3228b80_0 .net "rst", 0 0, v00000157c322dcb0_0;  alias, 1 drivers
    .scope S_00000157c31bec00;
T_0 ;
    %wait E_00000157c31fd630;
    %load/vec4 v00000157c3227d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157c3227b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000157c32271e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000157c3226f60_0;
    %load/vec4 v00000157c3228ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000157c32271e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000157c3226f60_0;
    %load/vec4 v00000157c3228ae0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000157c32271e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000157c32271e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000157c32271e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000157c32289a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000157c3227b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000157c3301db0;
T_1 ;
    %wait E_00000157c31fd570;
    %load/vec4 v00000157c3228b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000157c32285e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000157c3227f00_0;
    %assign/vec4 v00000157c32285e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000157c3226ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157c31f2c20_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000157c31f2c20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000157c31f2c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %load/vec4 v00000157c31f2c20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157c31f2c20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c31f3440, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000157c32c69c0;
T_3 ;
    %wait E_00000157c31fceb0;
    %load/vec4 v00000157c31f2680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000157c31f3300_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000157c31f2360_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000157c31f2400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000157c31f22c0_0, 0;
    %assign/vec4 v00000157c31f2ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000157c31f3300_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000157c31f2860_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000157c31f25e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000157c31f2fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000157c31f2360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000157c31f2400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000157c31f22c0_0, 0, 1;
    %store/vec4 v00000157c31f2ea0_0, 0, 1;
    %load/vec4 v00000157c31f2540_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f3300_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %load/vec4 v00000157c31f24a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000157c31f2ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2400_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000157c31f25e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000157c31f2860_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000157c32c6b50;
T_4 ;
    %wait E_00000157c31fd570;
    %fork t_1, S_00000157c3191390;
    %jmp t_0;
    .scope S_00000157c3191390;
t_1 ;
    %load/vec4 v00000157c3228540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157c31f2f40_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000157c31f2f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000157c31f2f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3227140, 0, 4;
    %load/vec4 v00000157c31f2f40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157c31f2f40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000157c3228d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000157c32278c0_0;
    %load/vec4 v00000157c3226ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3227140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3227140, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000157c32c6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000157c32c6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157c32275a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000157c32275a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000157c32275a0_0;
    %ix/getv/s 4, v00000157c32275a0_0;
    %load/vec4a v00000157c3227140, 4;
    %ix/getv/s 4, v00000157c32275a0_0;
    %load/vec4a v00000157c3227140, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000157c32275a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157c32275a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000157c317b2b0;
T_6 ;
    %wait E_00000157c31fc870;
    %load/vec4 v00000157c3227aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %add;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %sub;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %and;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %or;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %xor;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %or;
    %inv;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000157c3228cc0_0;
    %load/vec4 v00000157c3227c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000157c3227c80_0;
    %load/vec4 v00000157c3228cc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000157c3228cc0_0;
    %ix/getv 4, v00000157c3227c80_0;
    %shiftl 4;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000157c3228cc0_0;
    %ix/getv 4, v00000157c3227c80_0;
    %shiftr 4;
    %assign/vec4 v00000157c3227a00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000157c3301c20;
T_7 ;
    %wait E_00000157c31fcc30;
    %load/vec4 v00000157c3228360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000157c32282c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000157c3228400, 4;
    %assign/vec4 v00000157c3227e60_0, 0;
T_7.0 ;
    %load/vec4 v00000157c3227320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000157c3227dc0_0;
    %ix/getv 3, v00000157c32282c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3228400, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000157c3301c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157c3227000_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000157c3227000_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000157c3227000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3228400, 0, 4;
    %load/vec4 v00000157c3227000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157c3227000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000157c3228400, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000157c3301c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157c3227000_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000157c3227000_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000157c3227000_0;
    %load/vec4a v00000157c3228400, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000157c3227000_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000157c3227000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000157c3227000_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000157c3193560;
T_10 ;
    %wait E_00000157c31fd570;
    %load/vec4 v00000157c322cf90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000157c322da30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000157c322da30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000157c322da30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000157c31e8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157c322d030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157c322dcb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000157c31e8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000157c322d030_0;
    %inv;
    %assign/vec4 v00000157c322d030_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000157c31e8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000157c322dcb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000157c322dcb0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000157c322d670_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
