

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Sat Nov  2 18:43:07 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
	3  / (exitcond1)
6 --> 
	7  / (!exitcond)
	12  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 13 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 16 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_15 = zext i16 %input_width_read to i32" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 18 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 21 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%next_mul2 = add i32 %phi_mul1, %tmp_s" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 22 'add' 'next_mul2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_d, %output_depth_read" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 23 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.07ns)   --->   "%out_d_2 = add i16 %out_d, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 24 'add' 'out_d_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 26 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_2, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 28 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_h, %input_height_read" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 29 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (2.07ns)   --->   "%out_h_2 = add i16 %out_h, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 30 'add' 'out_h_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_23 = zext i16 %out_h to i32" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 32 'zext' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul1, %tmp_23" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 33 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 35 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 35 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %out_w, %input_width_read" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 38 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (2.07ns)   --->   "%out_w_2 = add i16 %out_w, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 39 'add' 'out_w_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_24 = zext i16 %out_w to i32" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 41 'zext' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %tmp1, %tmp_24" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 42 'add' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_26 = sext i32 %tmp_25 to i64" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 43 'sext' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [784 x i16]* %output_r, i64 0, i64 %tmp_26" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 44 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 45 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 46 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_36, %3 ]" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 47 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 48 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %3 ]" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 50 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 51 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %in_d, %input_depth_read" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 51 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 52 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 54 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul, %tmp_23" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 55 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 56 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %tmp_15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 56 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_31 = add i32 %tmp3, %tmp_24" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 57 'add' 'tmp_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_32 = sext i32 %tmp_31 to i64" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 58 'sext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_m_1 = getelementptr [12544 x i16]* @SeparableConv2D_4_m_s, i64 0, i64 %tmp_32" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 59 'getelementptr' 'SeparableConv2D_4_m_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_m_2 = load i16* %SeparableConv2D_4_m_1, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 60 'load' 'SeparableConv2D_4_m_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 61 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_m_2 = load i16* %SeparableConv2D_4_m_1, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 61 'load' 'SeparableConv2D_4_m_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %SeparableConv2D_4_m_2 to i30" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 62 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_33 = mul i30 %tmp_33_cast, -6201" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 63 'mul' 'tmp_33' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_33, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 64 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.07>
ST_11 : Operation 65 [1/1] (2.07ns)   --->   "%tmp_36 = add i16 %output_load_1, %tmp_35" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 65 'add' 'tmp_36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 6.08>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 67 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (2.07ns)   --->   "%tmp_27 = add i16 -7189, %output_load_1" [layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'add' 'tmp_27' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 -7189, %tmp_7" [layers_c/pointwise_conv2d.cpp:31]   --->   Operation 69 'add' 'tmp_27_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27, i32 15)" [layers_c/pointwise_conv2d.cpp:31]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_8, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:31]   --->   Operation 71 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:31]   --->   Operation 72 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_m_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_depth_read     (read         ) [ 0011111111111]
input_width_read      (read         ) [ 0011111111111]
input_height_read     (read         ) [ 0011111111111]
input_depth_read      (read         ) [ 0011111111111]
tmp_s                 (zext         ) [ 0011111111111]
tmp_15                (zext         ) [ 0011111111111]
StgValue_19           (br           ) [ 0111111111111]
out_d                 (phi          ) [ 0010000000000]
phi_mul1              (phi          ) [ 0011111111111]
next_mul2             (add          ) [ 0111111111111]
exitcond3             (icmp         ) [ 0011111111111]
out_d_2               (add          ) [ 0111111111111]
StgValue_25           (br           ) [ 0000000000000]
StgValue_26           (br           ) [ 0011111111111]
StgValue_27           (ret          ) [ 0000000000000]
out_h                 (phi          ) [ 0001000000000]
exitcond2             (icmp         ) [ 0011111111111]
out_h_2               (add          ) [ 0011111111111]
StgValue_31           (br           ) [ 0000000000000]
tmp_23                (zext         ) [ 0000111111111]
tmp                   (add          ) [ 0000100000000]
StgValue_34           (br           ) [ 0111111111111]
tmp1                  (mul          ) [ 0000011111111]
StgValue_36           (br           ) [ 0011111111111]
out_w                 (phi          ) [ 0000010000000]
exitcond1             (icmp         ) [ 0011111111111]
out_w_2               (add          ) [ 0011111111111]
StgValue_40           (br           ) [ 0000000000000]
tmp_24                (zext         ) [ 0000001111110]
tmp_25                (add          ) [ 0000000000000]
tmp_26                (sext         ) [ 0000000000000]
output_addr           (getelementptr) [ 0000001111111]
StgValue_45           (br           ) [ 0011111111111]
StgValue_46           (br           ) [ 0011111111111]
output_load_1         (phi          ) [ 0000001111111]
in_d                  (phi          ) [ 0000001000000]
phi_mul               (phi          ) [ 0000001000000]
StgValue_50           (store        ) [ 0000000000000]
exitcond              (icmp         ) [ 0011111111111]
in_d_1                (add          ) [ 0011111111111]
StgValue_53           (br           ) [ 0000000000000]
next_mul              (add          ) [ 0011111111111]
tmp2                  (add          ) [ 0000000100000]
tmp3                  (mul          ) [ 0000000010000]
tmp_31                (add          ) [ 0000000000000]
tmp_32                (sext         ) [ 0000000000000]
SeparableConv2D_4_m_1 (getelementptr) [ 0000000001000]
SeparableConv2D_4_m_2 (load         ) [ 0000000000100]
tmp_33_cast           (sext         ) [ 0000000000000]
tmp_33                (mul          ) [ 0000000000000]
tmp_35                (partselect   ) [ 0000000000010]
tmp_36                (add          ) [ 0011111111111]
StgValue_66           (br           ) [ 0011111111111]
tmp_7                 (trunc        ) [ 0000000000000]
tmp_27                (add          ) [ 0000000000000]
tmp_27_cast           (add          ) [ 0000000000000]
tmp_8                 (bitselect    ) [ 0000000000000]
p_tmp_s               (select       ) [ 0000000000000]
p_tmp_cast            (zext         ) [ 0000000000000]
StgValue_73           (store        ) [ 0000000000000]
StgValue_74           (br           ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SeparableConv2D_4_m_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_m_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="output_depth_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input_width_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_height_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_depth_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="1"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/6 StgValue_73/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="SeparableConv2D_4_m_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_m_1/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_m_2/8 "/>
</bind>
</comp>

<comp id="89" class="1005" name="out_d_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="1"/>
<pin id="91" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="out_d_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="phi_mul1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="phi_mul1_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="out_h_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_h_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="out_w_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_w_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="output_load_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_load_1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="16" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="in_d_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="in_d_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="phi_mul_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="phi_mul_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_15_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="next_mul2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="out_d_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="2"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_h_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_23_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="16" slack="3"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="4"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="out_w_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_24_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_25_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_26_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="5"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="in_d_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="next_mul_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="5"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="3"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="16" slack="6"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="16" slack="3"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_32_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_33_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_35_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="30" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_36_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="5"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_27_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_27_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="0"/>
<pin id="307" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="15" slack="0"/>
<pin id="322" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_tmp_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/12 "/>
</bind>
</comp>

<comp id="331" class="1007" name="tmp_33_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="30" slack="0"/>
<pin id="334" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="338" class="1005" name="output_depth_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="input_width_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="4"/>
<pin id="345" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="input_height_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="2"/>
<pin id="350" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="input_depth_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="5"/>
<pin id="355" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_s_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_15_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="370" class="1005" name="next_mul2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="out_d_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="out_h_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_23_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="3"/>
<pin id="393" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="out_w_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_24_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="3"/>
<pin id="416" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="419" class="1005" name="output_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="in_d_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="next_mul_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="SeparableConv2D_4_m_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="1"/>
<pin id="449" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_m_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="SeparableConv2D_4_m_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_m_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_35_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_36_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="146"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="52" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="46" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="104" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="93" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="93" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="116" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="116" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="116" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="100" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="127" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="127" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="127" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="247"><net_src comp="151" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="151" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="162" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="162" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="275"><net_src comp="268" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="134" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="134" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="134" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="294" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="304" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="335"><net_src comp="277" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="341"><net_src comp="40" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="346"><net_src comp="46" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="351"><net_src comp="52" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="356"><net_src comp="58" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="361"><net_src comp="169" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="367"><net_src comp="173" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="373"><net_src comp="177" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="381"><net_src comp="187" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="389"><net_src comp="198" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="394"><net_src comp="204" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="399"><net_src comp="208" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="404"><net_src comp="214" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="412"><net_src comp="223" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="417"><net_src comp="229" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="422"><net_src comp="64" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="430"><net_src comp="248" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="435"><net_src comp="254" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="440"><net_src comp="259" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="445"><net_src comp="264" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="450"><net_src comp="76" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="455"><net_src comp="83" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="460"><net_src comp="280" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="465"><net_src comp="289" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 12 }
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_depth | {1 }
	Port: pointwise_conv2d_fix.1 : input_height | {1 }
	Port: pointwise_conv2d_fix.1 : input_width | {1 }
	Port: pointwise_conv2d_fix.1 : output_depth | {1 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_4_m_s | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_25 : 2
	State 3
		exitcond2 : 1
		out_h_2 : 1
		StgValue_31 : 2
		tmp_23 : 1
		tmp : 2
	State 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_40 : 2
		tmp_24 : 1
		tmp_25 : 2
		tmp_26 : 3
		output_addr : 4
	State 6
		StgValue_50 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_53 : 2
		next_mul : 1
		tmp2 : 1
	State 7
	State 8
		tmp_32 : 1
		SeparableConv2D_4_m_1 : 2
		SeparableConv2D_4_m_2 : 3
	State 9
	State 10
		tmp_33 : 1
		tmp_35 : 2
	State 11
	State 12
		tmp_27_cast : 1
		tmp_8 : 1
		p_tmp_s : 2
		p_tmp_cast : 3
		StgValue_73 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_177       |    0    |    0    |    39   |
|          |        out_d_2_fu_187        |    0    |    0    |    23   |
|          |        out_h_2_fu_198        |    0    |    0    |    23   |
|          |          tmp_fu_208          |    0    |    0    |    39   |
|          |        out_w_2_fu_223        |    0    |    0    |    23   |
|          |         tmp_25_fu_233        |    0    |    0    |    39   |
|    add   |         in_d_1_fu_248        |    0    |    0    |    23   |
|          |        next_mul_fu_254       |    0    |    0    |    39   |
|          |          tmp2_fu_259         |    0    |    0    |    39   |
|          |         tmp_31_fu_268        |    0    |    0    |    39   |
|          |         tmp_36_fu_289        |    0    |    0    |    23   |
|          |         tmp_27_fu_298        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_304      |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_182       |    0    |    0    |    13   |
|   icmp   |       exitcond2_fu_193       |    0    |    0    |    13   |
|          |       exitcond1_fu_218       |    0    |    0    |    13   |
|          |        exitcond_fu_243       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_214         |    2    |    0    |    20   |
|    mul   |          tmp3_fu_264         |    2    |    0    |    20   |
|          |         tmp_33_fu_331        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_318        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          | output_depth_read_read_fu_40 |    0    |    0    |    0    |
|   read   |  input_width_read_read_fu_46 |    0    |    0    |    0    |
|          | input_height_read_read_fu_52 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_58 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_169         |    0    |    0    |    0    |
|          |         tmp_15_fu_173        |    0    |    0    |    0    |
|   zext   |         tmp_23_fu_204        |    0    |    0    |    0    |
|          |         tmp_24_fu_229        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_326      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_26_fu_238        |    0    |    0    |    0    |
|   sext   |         tmp_32_fu_272        |    0    |    0    |    0    |
|          |      tmp_33_cast_fu_277      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_35_fu_280        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_7_fu_294         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_8_fu_310         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |    0    |   500   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_4_m_1_reg_447|   14   |
|SeparableConv2D_4_m_2_reg_452|   16   |
|        in_d_1_reg_427       |   16   |
|         in_d_reg_147        |   16   |
|   input_depth_read_reg_353  |   16   |
|  input_height_read_reg_348  |   16   |
|   input_width_read_reg_343  |   16   |
|      next_mul2_reg_370      |   32   |
|       next_mul_reg_432      |   32   |
|       out_d_2_reg_378       |   16   |
|         out_d_reg_89        |   16   |
|       out_h_2_reg_386       |   16   |
|        out_h_reg_112        |   16   |
|       out_w_2_reg_409       |   16   |
|        out_w_reg_123        |   16   |
|     output_addr_reg_419     |   10   |
|  output_depth_read_reg_338  |   16   |
|    output_load_1_reg_134    |   16   |
|       phi_mul1_reg_100      |   32   |
|       phi_mul_reg_158       |   32   |
|         tmp1_reg_401        |   32   |
|         tmp2_reg_437        |   32   |
|         tmp3_reg_442        |   32   |
|        tmp_15_reg_364       |   32   |
|        tmp_23_reg_391       |   32   |
|        tmp_24_reg_414       |   32   |
|        tmp_35_reg_457       |   16   |
|        tmp_36_reg_462       |   16   |
|         tmp_reg_396         |   32   |
|        tmp_s_reg_358        |   32   |
+-----------------------------+--------+
|            Total            |   664  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_71   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_83   |  p0  |   2  |  14  |   28   ||    9    |
|    phi_mul1_reg_100   |  p0  |   2  |  32  |   64   ||    9    |
| output_load_1_reg_134 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   156  ||  7.076  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   500  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   664  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   664  |   536  |
+-----------+--------+--------+--------+--------+
