#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  2 21:14:08 2024
# Process ID: 1748
# Current directory: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado
# Command line: vivado.exe -mode tcl -source .\basys3_project.tcl
# Log file: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/vivado.log
# Journal file: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado\vivado.jou
# Running On        :DESKTOP-OVIC86T
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34248 MB
# Swap memory       :5100 MB
# Total Virtual     :39349 MB
# Available Virtual :24001 MB
#-----------------------------------------------------------
source {.\basys3_project.tcl}
# create_project -force fpga_risp_microblaze ./fpga_risp_microblaze -part xc7a35tcpg236-1
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 512.910 ; gain = 200.977
# add_files ../src/hdl/core.sv
# add_files ../src/hdl/lif.sv
# add_files ../src/hdl/synapse.sv
# add_files ../src/hdl/network_bram_wrapper.sv
# add_files ../src/hdl/network_wrapper.sv
# add_files ../src/hdl/microblaze_top.sv
# add_files ../src/hdl/basys3-constraints.xdc
# source ../src/hdl/microblaze_snn.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2024.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    if { [string compare $scripts_vivado_version $current_vivado_version] > 0 } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2042 -severity "ERROR" " This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Sourcing the script failed since it was created with a future version of Vivado."}
## 
##    } else {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    }
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7a35tcpg236-1
## }
## variable design_name
## set design_name microblaze_snn
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <microblaze_snn> in project, so creating one...
Wrote  : <C:\Users\andre\Desktop\snn-fpga\big-snn\vivado\fpga_risp_microblaze\fpga_risp_microblaze.srcs\sources_1\bd\microblaze_snn\microblaze_snn.bd> 
INFO: [BD::TCL 103-2004] Making design <microblaze_snn> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "microblaze_snn".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:clk_wiz:6.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## xilinx.com:ip:axi_bram_ctrl:4.1\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:axi_bram_ctrl:4.1 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:lmb_bram_if_cntlr:4.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -type rst SYS_Rst
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property CONFIG.C_ECC {0} $dlmb_bram_if_cntlr
## 
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property CONFIG.C_ECC {0} $ilmb_bram_if_cntlr
## 
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [list \
##     CONFIG.Memory_Type {True_Dual_Port_RAM} \
##     CONFIG.use_bram_block {BRAM_Controller} \
##   ] $lmb_bram
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins dlmb_v10/LMB_M] [get_bd_intf_pins DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_v10/LMB_Sl_0] [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ilmb_v10/LMB_M] [get_bd_intf_pins ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_v10/LMB_Sl_0] [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set usb_uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart ]
## 
##   set BRAM_PORTB_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTB_0 ]
##   set_property -dict [ list \
##    CONFIG.MASTER_TYPE {BRAM_CTRL} \
##    ] $BRAM_PORTB_0
## 
## 
##   # Create ports
##   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 100000000 sys_clock ]
##   set reset [ create_bd_port -dir I -type rst reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_LOW} \
##  ] $reset
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [list \
##     CONFIG.C_DEBUG_ENABLED {1} \
##     CONFIG.C_D_AXI {1} \
##     CONFIG.C_D_LMB {1} \
##     CONFIG.C_I_LMB {1} \
##   ] $microblaze_0
## 
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
## 
##   # Create instance: rst_clk_wiz_0_100M, and set properties
##   set rst_clk_wiz_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: blk_mem_gen_0, and set properties
##   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
##   set_property -dict [list \
##     CONFIG.Coe_File {C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/snn_bram_64.coe} \
##     CONFIG.Enable_32bit_Address {true} \
##     CONFIG.Load_Init_File {true} \
##     CONFIG.Memory_Type {True_Dual_Port_RAM} \
##     CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
##     CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
##     CONFIG.Use_RSTA_Pin {false} \
##     CONFIG.Use_RSTB_Pin {false} \
##     CONFIG.Write_Depth_A {8192} \
##     CONFIG.Write_Width_A {128} \
##     CONFIG.use_bram_block {Stand_Alone} \
##   ] $blk_mem_gen_0
## 
## 
##   # Create instance: axi_bram_ctrl_0, and set properties
##   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
##   set_property -dict [list \
##     CONFIG.DATA_WIDTH {128} \
##     CONFIG.SINGLE_PORT_BRAM {1} \
##   ] $axi_bram_ctrl_0
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net BRAM_PORTB_0_1 [get_bd_intf_ports BRAM_PORTB_0] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports usb_uart] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
## 
##   # Create port connections
##   connect_bd_net -net clk_100MHz_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst] [get_bd_pins clk_wiz_0/reset]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
##   connect_bd_net -net reset_rtl_0_1 [get_bd_ports reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
##   connect_bd_net -net rst_clk_wiz_0_100M_bus_struct_reset [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins microblaze_0_local_memory/SYS_Rst]
##   connect_bd_net -net rst_clk_wiz_0_100M_mb_reset [get_bd_pins rst_clk_wiz_0_100M/mb_reset] [get_bd_pins microblaze_0/Reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_peripheral_aresetn [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
## 
##   # Create address segments
##   assign_bd_address -offset 0xC0000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
##   assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x00000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 979.770 ; gain = 426.559
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/snn_bram_64.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../src/hdl/snn_bram_64.coe'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/microblaze_0/Data' at <0xC000_0000 [ 32K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 64K ]>.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /BRAM_PORTB_0(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
Wrote  : <C:\Users\andre\Desktop\snn-fpga\big-snn\vivado\fpga_risp_microblaze\fpga_risp_microblaze.srcs\sources_1\bd\microblaze_snn\microblaze_snn.bd> 
# make_wrapper -top -files [get_files microblaze_snn.bd]
INFO: [BD 41-1662] The design 'microblaze_snn.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/sim/microblaze_snn.v
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
# add_files -norecurse ./fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
# set_property top microblaze_top [current_fileset]
# launch_runs -jobs 1 synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'core' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lif' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'network_bram_wrapper' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:6]
WARNING: [HDL 9-3756] overwriting previous definition of module 'synapse' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'synapse' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'synapse()' found in library 'xil_defaultlib'
Duplicate found at line 9 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv
Duplicate found at line 9 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv
	(Active) Duplicate found at line 9 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'core()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 12 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv
Duplicate found at line 12 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'lif()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 9 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv
Duplicate found at line 9 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'network_bram_wrapper()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 6 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv
Duplicate found at line 6 of file C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv
INFO: [BD 41-1662] The design 'microblaze_snn.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/sim/microblaze_snn.v
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hw_handoff/microblaze_snn.hwh
Generated Hardware Definition File C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_blk_mem_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_rst_clk_wiz_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_rst_clk_wiz_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_dlmb_v10_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec  2 21:14:46 2024] Launched microblaze_snn_mdm_1_0_synth_1, microblaze_snn_axi_uartlite_0_0_synth_1, microblaze_snn_lmb_bram_0_synth_1, microblaze_snn_dlmb_v10_0_synth_1, microblaze_snn_ilmb_bram_if_cntlr_0_synth_1, microblaze_snn_auto_us_0_synth_1, microblaze_snn_auto_us_1_synth_1, microblaze_snn_blk_mem_gen_0_0_synth_1, microblaze_snn_ilmb_v10_0_synth_1, microblaze_snn_clk_wiz_0_0_synth_1, microblaze_snn_auto_ds_0_synth_1, microblaze_snn_rst_clk_wiz_0_100M_0_synth_1, microblaze_snn_microblaze_0_0_synth_1, microblaze_snn_dlmb_bram_if_cntlr_0_synth_1, microblaze_snn_auto_pc_0_synth_1, microblaze_snn_xbar_0_synth_1, microblaze_snn_axi_bram_ctrl_0_0_synth_1...
Run output will be captured here:
microblaze_snn_mdm_1_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_mdm_1_0_synth_1/runme.log
microblaze_snn_axi_uartlite_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_axi_uartlite_0_0_synth_1/runme.log
microblaze_snn_lmb_bram_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_lmb_bram_0_synth_1/runme.log
microblaze_snn_dlmb_v10_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_dlmb_v10_0_synth_1/runme.log
microblaze_snn_ilmb_bram_if_cntlr_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_ilmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_snn_auto_us_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_us_0_synth_1/runme.log
microblaze_snn_auto_us_1_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_us_1_synth_1/runme.log
microblaze_snn_blk_mem_gen_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_blk_mem_gen_0_0_synth_1/runme.log
microblaze_snn_ilmb_v10_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_ilmb_v10_0_synth_1/runme.log
microblaze_snn_clk_wiz_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_clk_wiz_0_0_synth_1/runme.log
microblaze_snn_auto_ds_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_ds_0_synth_1/runme.log
microblaze_snn_rst_clk_wiz_0_100M_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_rst_clk_wiz_0_100M_0_synth_1/runme.log
microblaze_snn_microblaze_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_microblaze_0_0_synth_1/runme.log
microblaze_snn_dlmb_bram_if_cntlr_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_dlmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_snn_auto_pc_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_pc_0_synth_1/runme.log
microblaze_snn_xbar_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_xbar_0_synth_1/runme.log
microblaze_snn_axi_bram_ctrl_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_axi_bram_ctrl_0_0_synth_1/runme.log
[Mon Dec  2 21:14:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1123.965 ; gain = 31.688
# wait_on_runs synth_1
[Mon Dec  2 21:14:46 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log microblaze_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 21:32:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source microblaze_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.703 ; gain = 200.965
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top microblaze_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1399.973 ; gain = 448.660
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'synapse' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:39]
INFO: [Synth 8-9937] previous definition of design element 'synapse' is here [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'synapse' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:39]
INFO: [Synth 8-9937] previous definition of design element 'synapse' is here [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'core' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:76]
INFO: [Synth 8-9937] previous definition of design element 'core' is here [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:76]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'lif' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:57]
INFO: [Synth 8-9937] previous definition of design element 'lif' is here [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:57]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'network_bram_wrapper' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:245]
INFO: [Synth 8-9937] previous definition of design element 'network_bram_wrapper' is here [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:245]
INFO: [Synth 8-11241] undeclared symbol 'rstb', assumed default net type 'wire' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/microblaze_top.sv:87]
INFO: [Synth 8-6157] synthesizing module 'microblaze_top' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/microblaze_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_wrapper' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:825]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_axi_bram_ctrl_0_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_axi_bram_ctrl_0_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_axi_bram_ctrl_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'bram_rst_a' of module 'microblaze_snn_axi_bram_ctrl_0_0' is unconnected for instance 'axi_bram_ctrl_0' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:978]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0' of module 'microblaze_snn_axi_bram_ctrl_0_0' has 40 connections declared, but only 39 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:978]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_axi_interconnect_0_0' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1232]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_LHSUWW' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:13]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_auto_pc_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_auto_pc_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_auto_us_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_auto_us_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'microblaze_snn_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:320]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'microblaze_snn_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:320]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'microblaze_snn_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:320]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'microblaze_snn_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:320]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'microblaze_snn_auto_us_0' has 72 connections declared, but only 68 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:320]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_LHSUWW' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1KOXIUF' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:391]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_auto_ds_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_auto_ds_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_ds_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'microblaze_snn_auto_ds_0' is unconnected for instance 'auto_ds' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:550]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'microblaze_snn_auto_ds_0' is unconnected for instance 'auto_ds' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:550]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'microblaze_snn_auto_ds_0' has 40 connections declared, but only 38 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:550]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1KOXIUF' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:391]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_13CLVQT' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1762]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_auto_us_1' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_auto_us_1' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_13CLVQT' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1762]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_xbar_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_xbar_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_axi_interconnect_0_0' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1232]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_axi_uartlite_0_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_axi_uartlite_0_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'microblaze_snn_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1094]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'microblaze_snn_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1094]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_blk_mem_gen_0_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_blk_mem_gen_0_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_clk_wiz_0_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_clk_wiz_0_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_mdm_1_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_mdm_1_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_microblaze_0_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_microblaze_0_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'microblaze_snn_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1147]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'microblaze_snn_microblaze_0_0' has 52 connections declared, but only 51 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1147]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1KW07NC' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:591]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_dlmb_bram_if_cntlr_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_dlmb_v10_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_dlmb_v10_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'microblaze_snn_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:737]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'microblaze_snn_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:737]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_ilmb_bram_if_cntlr_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_ilmb_v10_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_ilmb_v10_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'microblaze_snn_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:783]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'microblaze_snn_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:783]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_lmb_bram_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_lmb_bram_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'microblaze_snn_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:808]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'microblaze_snn_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:808]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'microblaze_snn_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:808]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1KW07NC' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:591]
INFO: [Synth 8-6157] synthesizing module 'microblaze_snn_rst_clk_wiz_0_100M_0' [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_rst_clk_wiz_0_100M_0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/.Xil/Vivado-17880-DESKTOP-OVIC86T/realtime/microblaze_snn_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'microblaze_snn_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1221]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'microblaze_snn_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1221]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'microblaze_snn_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:1221]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn' (0#1) [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v:825]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_snn_wrapper' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_wrapper' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:13]
	Parameter MAX_NEURONS bound to: 64 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter NEURONS_PER_CORE bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTES_PER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lif' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:9]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lif' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:9]
INFO: [Synth 8-6157] synthesizing module 'network_bram_wrapper' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:6]
	Parameter BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NEURONS_PER_CORE bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 64 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter BYTES_PER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_bram_wrapper' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'core' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:12]
	Parameter MAX_NEURONS bound to: 16 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synapse' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized0' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized0' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized1' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized1' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized2' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized2' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized3' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized3' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized4' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized4' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized5' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized5' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized6' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized6' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized7' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized7' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized8' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized8' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized9' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized9' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized10' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized10' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized11' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized11' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized12' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized12' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized13' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized13' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized14' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized14' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized15' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized15' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized16' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized16' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized17' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized17' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized18' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized18' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized19' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized19' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized20' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized20' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized21' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized21' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized22' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized22' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized23' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized23' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized24' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized24' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized25' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized25' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized26' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized26' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized27' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized27' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized28' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized28' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized29' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized29' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized30' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized30' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized31' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized31' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized32' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized32' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized33' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized33' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized34' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized34' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized35' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized35' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized36' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized36' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized37' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized37' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized38' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized38' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized39' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized39' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized40' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized40' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized41' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized41' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized42' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized42' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized43' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized43' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized44' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized44' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized45' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized45' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized46' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized46' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized47' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized47' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized48' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized48' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized49' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized49' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized50' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized50' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized51' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized51' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized52' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized52' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized53' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized53' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized54' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized54' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized55' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized55' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized56' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized56' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized57' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized57' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized58' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized58' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized59' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized59' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized60' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized60' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized61' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized61' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized62' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized62' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized63' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized63' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized64' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized64' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized65' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized65' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized66' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized66' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized67' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized67' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized68' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized68' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Synth 8-6157] synthesizing module 'synapse__parameterized69' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized69' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized70' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized71' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synapse__parameterized72' (0#1) [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 4 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 4 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 4 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 4 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 4 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 4 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 5 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 5 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 6 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 6 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 7 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 7 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 8 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 8 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 9 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 9 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 10 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 10 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 11 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 11 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 12 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 12 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 13 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 13 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 14 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 14 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 0 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 1 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 2 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 3 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 4 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 5 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 6 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 7 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 8 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 9 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 10 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 11 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 12 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 13 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 14 - type: integer 
	Parameter COL bound to: 15 - type: integer 
	Parameter MAX_DELAY bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ROW bound to: 15 - type: integer 
	Parameter COL bound to: 15 - type: integer 
WARNING: [Synth 8-7071] port 'spk_below' of module 'synapse' is unconnected for instance 'syn' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-7023] instance 'syn' of module 'synapse' has 10 connections declared, but only 9 given [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/core.sv:53]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:211]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:213]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
WARNING: [Synth 8-11581] system task call 'write' not supported [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:250]
INFO: [Common 17-14] Message 'Synth 8-11581' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7137] Register mem_reg in module lif has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:33]
WARNING: [Synth 8-7137] Register spk_out_reg in module lif has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/lif.sv:34]
WARNING: [Synth 8-3848] Net bram_rst in module/entity network_bram_wrapper does not have driver. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_bram_wrapper.sv:23]
WARNING: [Synth 8-7137] Register mac_out_reg in module synapse has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:33]
WARNING: [Synth 8-3848] Net bram_rst in module/entity network_wrapper does not have driver. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/network_wrapper.sv:36]
WARNING: [Synth 8-7129] Port debug in module synapse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_rst in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port snn_done in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[127] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[126] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[125] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[124] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[123] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[122] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[121] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[120] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[119] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[118] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[117] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[116] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[115] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[114] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[113] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[112] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[111] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[110] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[109] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[108] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[107] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[106] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[105] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[104] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[103] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[102] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[101] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[100] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[99] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[98] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[97] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[96] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[95] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[94] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[93] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[92] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[91] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[90] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[89] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[88] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[87] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[86] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[85] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[84] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[83] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[82] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[81] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[80] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[79] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[78] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[77] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[76] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[75] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[74] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[73] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[72] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[71] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[70] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[69] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[68] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[67] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[66] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[65] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[64] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[63] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[62] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[61] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[60] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[59] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[58] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[57] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[56] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[55] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[54] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[53] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[52] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[51] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[50] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[49] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[48] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[47] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[46] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[45] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[44] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[43] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[42] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[41] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[40] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[39] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[38] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[37] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[36] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[35] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[34] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[33] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_x[32] in module network_bram_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port core_idx_y[127] in module network_bram_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2713.730 ; gain = 1762.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2713.730 ; gain = 1762.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2713.730 ; gain = 1762.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2713.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_v10_0/microblaze_snn_ilmb_v10_0/microblaze_snn_dlmb_v10_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_v10_0/microblaze_snn_ilmb_v10_0/microblaze_snn_dlmb_v10_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_xbar_0/microblaze_snn_xbar_0/microblaze_snn_xbar_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_xbar_0/microblaze_snn_xbar_0/microblaze_snn_xbar_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0_in_context.xdc] for cell 'microblaze/microblaze_snn_i/axi_bram_ctrl_0'
Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:70]
Finished Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/microblaze_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2893.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:05 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:05 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for microblaze/microblaze_snn_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:05 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'step_reg' in module 'network_bram_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'cur_step_reg' in module 'network_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             0000
                  iSTATE |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'step_reg' using encoding 'sequential' in module 'network_bram_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                      00000000001 |                         00001000
                 iSTATE6 |                      00000000010 |                         00001010
                 iSTATE8 |                      00000000100 |                         00000000
                 iSTATE7 |                      00000001000 |                         00000001
                 iSTATE4 |                      00000010000 |                         00000010
                 iSTATE9 |                      00000100000 |                         00001001
                 iSTATE5 |                      00001000000 |                         00001011
                 iSTATE3 |                      00010000000 |                         00000100
                 iSTATE1 |                      00100000000 |                         00000101
                 iSTATE2 |                      01000000000 |                         00000011
                  iSTATE |                      10000000000 |                         00000110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_step_reg' using encoding 'one-hot' in module 'network_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 69    
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 400   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 720   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 458   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 887   
	   4 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1173  
	   3 Input    1 Bit        Muxes := 353   
	   4 Input    1 Bit        Muxes := 7     
	  16 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 64    
	   6 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[0][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[1][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[2][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[3][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[4][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[5][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[6][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[7][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[8][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[9][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[10][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[11][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[12][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][3]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][4]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][5]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][6]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[13][7]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[14][1]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'local_din_reg[14][2]' (FDRE) to 'local_din_reg[15][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_din_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_addr_reg[3] )
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[1].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[2].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[3].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[4].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[5].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[4].syn/done_reg' into 'genblk1[0].genblk1[4].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[5].syn/done_reg' into 'genblk1[0].genblk1[5].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[6].syn/done_reg' into 'genblk1[0].genblk1[6].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[7].syn/done_reg' into 'genblk1[0].genblk1[7].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[8].syn/done_reg' into 'genblk1[0].genblk1[8].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[9].syn/done_reg' into 'genblk1[0].genblk1[9].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[10].syn/done_reg' into 'genblk1[0].genblk1[10].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[11].syn/done_reg' into 'genblk1[0].genblk1[11].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[12].syn/done_reg' into 'genblk1[0].genblk1[12].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[13].syn/done_reg' into 'genblk1[0].genblk1[13].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[14].syn/done_reg' into 'genblk1[0].genblk1[14].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[6].genblk1[15].syn/done_reg' into 'genblk1[0].genblk1[15].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[7].genblk1[0].syn/done_reg' into 'genblk1[0].genblk1[0].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[7].genblk1[1].syn/done_reg' into 'genblk1[0].genblk1[1].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[7].genblk1[2].syn/done_reg' into 'genblk1[0].genblk1[2].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Synth 8-4471] merging register 'genblk1[7].genblk1[3].syn/done_reg' into 'genblk1[0].genblk1[3].syn/done_reg' [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/synapse.sv:29]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design network_wrapper__GCB0 has port bram_mode1_out[4] driven by constant 0
WARNING: [Synth 8-3917] design network_wrapper__GCB0 has port bram_mode1_out[3] driven by constant 0
WARNING: [Synth 8-3917] design network_wrapper__GCB0 has port bram_mode1_out[2] driven by constant 0
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:13 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:21 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:40 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:03 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:03 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:06 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:06 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |microblaze_snn_axi_bram_ctrl_0_0    |         1|
|2     |microblaze_snn_xbar_0               |         1|
|3     |microblaze_snn_auto_pc_0            |         1|
|4     |microblaze_snn_auto_us_0            |         1|
|5     |microblaze_snn_auto_ds_0            |         1|
|6     |microblaze_snn_auto_us_1            |         1|
|7     |microblaze_snn_axi_uartlite_0_0     |         1|
|8     |microblaze_snn_blk_mem_gen_0_0      |         1|
|9     |microblaze_snn_clk_wiz_0_0          |         1|
|10    |microblaze_snn_mdm_1_0              |         1|
|11    |microblaze_snn_microblaze_0_0       |         1|
|12    |microblaze_snn_rst_clk_wiz_0_100M_0 |         1|
|13    |microblaze_snn_dlmb_bram_if_cntlr_0 |         1|
|14    |microblaze_snn_dlmb_v10_0           |         1|
|15    |microblaze_snn_ilmb_bram_if_cntlr_0 |         1|
|16    |microblaze_snn_ilmb_v10_0           |         1|
|17    |microblaze_snn_lmb_bram_0           |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |microblaze_snn_auto_ds            |     1|
|2     |microblaze_snn_auto_pc            |     1|
|3     |microblaze_snn_auto_us            |     2|
|5     |microblaze_snn_axi_bram_ctrl_0    |     1|
|6     |microblaze_snn_axi_uartlite_0     |     1|
|7     |microblaze_snn_blk_mem_gen_0      |     1|
|8     |microblaze_snn_clk_wiz_0          |     1|
|9     |microblaze_snn_dlmb_bram_if_cntlr |     1|
|10    |microblaze_snn_dlmb_v10           |     1|
|11    |microblaze_snn_ilmb_bram_if_cntlr |     1|
|12    |microblaze_snn_ilmb_v10           |     1|
|13    |microblaze_snn_lmb_bram           |     1|
|14    |microblaze_snn_mdm_1              |     1|
|15    |microblaze_snn_microblaze_0       |     1|
|16    |microblaze_snn_rst_clk_wiz_0_100M |     1|
|17    |microblaze_snn_xbar               |     1|
|18    |CARRY4                            |  1407|
|19    |LUT1                              |   778|
|20    |LUT2                              |  2422|
|21    |LUT3                              |  2663|
|22    |LUT4                              |   423|
|23    |LUT5                              |   544|
|24    |LUT6                              |  2480|
|25    |MUXF7                             |     8|
|26    |MUXF8                             |     4|
|27    |FDCE                              |    33|
|28    |FDRE                              |  6136|
|29    |FDSE                              |     2|
|30    |IBUF                              |     1|
|31    |OBUF                              |     1|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2899.047 ; gain = 1947.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:02 ; elapsed = 00:02:45 . Memory (MB): peak = 2899.047 ; gain = 1762.418
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 2899.047 ; gain = 1947.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 2899.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2899.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9460f0fa
INFO: [Common 17-83] Releasing license: Synthesis
506 Infos, 303 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:20 . Memory (MB): peak = 2899.047 ; gain = 2367.418
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2899.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/microblaze_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblaze_top_utilization_synth.rpt -pb microblaze_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 21:36:07 2024...
[Mon Dec  2 21:36:13 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:21:27 . Memory (MB): peak = 1123.965 ; gain = 0.000
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs -jobs 1 impl_1 -to_step write_bitstream
[Mon Dec  2 21:36:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Dec  2 21:36:16 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log microblaze_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_top.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 21:36:24 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source microblaze_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 512.344 ; gain = 202.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top microblaze_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0.dcp' for cell 'microblaze/microblaze_snn_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.dcp' for cell 'microblaze/microblaze_snn_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.dcp' for cell 'microblaze/microblaze_snn_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.dcp' for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_xbar_0/microblaze_snn_xbar_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_v10_0/microblaze_snn_ilmb_v10_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1054.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1713 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, microblaze/microblaze_snn_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'microblaze/microblaze_snn_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1786.035 ; gain = 583.121
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/big-snn/src/hdl/basys3-constraints.xdc]
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_top'...

ERROR::14 - Missing keyword. 'MICROBLAZE' found, 'END_ADDRESS_MAP' expected.
ADDRESS_MAP  microblaze_microblaze_snn_i_microblaze_0 microblaze-le 100 microblaze/microblaze_snn_i/microblaze_0
                                                                        ^

CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-1687] 47 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1786.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

31 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1786.035 ; gain = 1235.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.035 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13c51990b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.656 ; gain = 22.621

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13c51990b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2213.441 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13c51990b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2213.441 ; gain = 0.000
Phase 1 Initialization | Checksum: 13c51990b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2213.441 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13c51990b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.587 . Memory (MB): peak = 2213.441 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13c51990b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.633 . Memory (MB): peak = 2213.441 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 13c51990b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 2213.441 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a9d069ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.441 ; gain = 0.000
Retarget | Checksum: 1a9d069ec
INFO: [Opt 31-389] Phase Retarget created 172 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 44 load pin(s).
Phase 4 Constant propagation | Checksum: 15b332f83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.441 ; gain = 0.000
Constant propagation | Checksum: 15b332f83
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 1100 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b64d5462

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.441 ; gain = 0.000
Sweep | Checksum: 1b64d5462
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 267 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 6190 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG microblaze/microblaze_snn_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net microblaze/microblaze_snn_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 15e7b28a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.441 ; gain = 0.000
BUFG optimization | Checksum: 15e7b28a8
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15e7b28a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.441 ; gain = 0.000
Shift Register Optimization | Checksum: 15e7b28a8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15e7b28a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.441 ; gain = 0.000
Post Processing Netlist | Checksum: 15e7b28a8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 207eaa0b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.441 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2213.441 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 207eaa0b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.441 ; gain = 0.000
Phase 9 Finalization | Checksum: 207eaa0b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.441 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             172  |             290  |                                              4  |
|  Constant propagation         |             377  |            1100  |                                              1  |
|  Sweep                        |               0  |             267  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 207eaa0b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.441 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1604fcd36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2324.676 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1604fcd36

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2324.676 ; gain = 111.234

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c570249a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2324.676 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1c570249a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.676 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2324.676 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c570249a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2324.676 ; gain = 538.641
INFO: [Vivado 12-24828] Executing command : report_drc -file microblaze_top_drc_opted.rpt -pb microblaze_top_drc_opted.pb -rpx microblaze_top_drc_opted.rpx
Command: report_drc -file microblaze_top_drc_opted.rpt -pb microblaze_top_drc_opted.pb -rpx microblaze_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.676 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2324.676 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2324.676 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca0cf207

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2324.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157fe6758

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2293912bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2293912bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2293912bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f762021f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2518dda8d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fea4227b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e3ee7766

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 222 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 0 LUT, combined 105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2324.676 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            105  |                   105  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            105  |                   105  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26cd3adaa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2213956b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2213956b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28ecebc99

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd587fff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf5312e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18be408dd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2089ca492

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 214d0b89b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17e0d0fe1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 222f3204b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f8a58176

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f8a58176

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 165cff5cb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-22.777 |
Phase 1 Physical Synthesis Initialization | Checksum: 18e91f539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20155d6b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 165cff5cb

Time (s): cpu = 00:01:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.176. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2114f40a3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000

Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2114f40a3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2114f40a3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2114f40a3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2114f40a3

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2324.676 ; gain = 0.000

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c6d99612

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000
Ending Placer Task | Checksum: 22ae4afa2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2324.676 ; gain = 0.000
106 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file microblaze_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file microblaze_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblaze_top_utilization_placed.rpt -pb microblaze_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.676 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2324.676 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2324.676 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2324.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.676 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2332.379 ; gain = 7.703
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 3.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2332.445 ; gain = 0.066

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-3.383 |
Phase 1 Physical Synthesis Initialization | Checksum: 2af56367a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2341.859 ; gain = 9.414
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-3.383 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2af56367a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2341.859 ; gain = 9.414

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.373 | TNS=-3.383 |
INFO: [Physopt 32-663] Processed net network/core_idx_y_reg[1].  Re-placed instance network/core_idx_y_reg[1]
INFO: [Physopt 32-735] Processed net network/core_idx_y_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-3.237 |
INFO: [Physopt 32-663] Processed net network/core_idx_y_reg[0].  Re-placed instance network/core_idx_y_reg[0]
INFO: [Physopt 32-735] Processed net network/core_idx_y_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-3.047 |
INFO: [Physopt 32-663] Processed net network/core_idx_y_reg[2].  Re-placed instance network/core_idx_y_reg[2]
INFO: [Physopt 32-735] Processed net network/core_idx_y_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.153 | TNS=-1.010 |
INFO: [Physopt 32-663] Processed net network/core_idx_y_reg[4].  Re-placed instance network/core_idx_y_reg[4]
INFO: [Physopt 32-735] Processed net network/core_idx_y_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.994 |
INFO: [Physopt 32-663] Processed net network/core_idx_y_reg[10].  Re-placed instance network/core_idx_y_reg[10]
INFO: [Physopt 32-735] Processed net network/core_idx_y_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.856 |
INFO: [Physopt 32-702] Processed net network/core_idx_y_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net network/core_idx_y_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net network/genblk1[5].neuron/I33. Critical path length was reduced through logic transformation on cell network/genblk1[5].neuron/core_idx_y[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net network/core_idx_x. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.359 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.359 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2349.062 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 2af56367a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.062 ; gain = 16.617

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.359 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.359 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2349.062 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 2af56367a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.062 ; gain = 16.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2349.062 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.359 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.732  |          3.383  |            0  |              0  |                     6  |           0  |           2  |  00:00:02  |
|  Total          |          0.732  |          3.383  |            0  |              0  |                     6  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2349.062 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e584119f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.062 ; gain = 16.617
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2349.062 ; gain = 24.387
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2360.910 ; gain = 8.949
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.324 ; gain = 16.359
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.324 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2368.324 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2368.324 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2368.324 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.324 ; gain = 16.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/big-snn/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5149ba1d ConstDB: 0 ShapeSum: 96f5a595 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: e7eb9afe | NumContArr: 65433f23 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d280cf5b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2410.711 ; gain = 42.387

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d280cf5b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2410.711 ; gain = 42.387

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d280cf5b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2410.711 ; gain = 42.387
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24c977727

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2469.996 ; gain = 101.672
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon Dec  2 21:59:43 2024] Interrupt received
wait_on_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:23:27 . Memory (MB): peak = 1123.965 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
INFO: [Common 17-344] 'source' was cancelled
Vivado% 