or32.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/or32_0/or32.v,
or32_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/or32_0/sim/or32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
