# Generated by Yosys 0.58+74 (git sha1 272aa9cde, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 2265
attribute \src "rvfi_testbench.sv:15.1-71.10"
attribute \top 1
attribute \hdlname "rvfi_testbench"
attribute \keep 1
module \rvfi_testbench
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.50-6.60"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_valid"
  wire \wrapper.rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.217-6.226"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_trap"
  wire \wrapper.rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.673-6.687"
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  wire width 64 \wrapper.rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.583-6.596"
  attribute \hdlname "wrapper rvfi_rs2_addr"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.628-6.642"
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  wire width 64 \wrapper.rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.522-6.535"
  attribute \hdlname "wrapper rvfi_rs1_addr"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.779-6.792"
  attribute \hdlname "wrapper rvfi_rd_wdata"
  wire width 64 \wrapper.rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.734-6.746"
  attribute \hdlname "wrapper rvfi_rd_addr"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.869-6.882"
  attribute \hdlname "wrapper rvfi_pc_wdata"
  wire width 64 \wrapper.rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.824-6.837"
  attribute \hdlname "wrapper rvfi_pc_rdata"
  wire width 64 \wrapper.rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.111-6.121"
  attribute \hdlname "wrapper rvfi_order"
  wire width 64 \wrapper.rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.400-6.409"
  attribute \hdlname "wrapper rvfi_mode"
  wire width 2 \wrapper.rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1004-6.1018"
  attribute \hdlname "wrapper rvfi_mem_wmask"
  wire width 8 \wrapper.rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1094-6.1108"
  attribute \hdlname "wrapper rvfi_mem_wdata"
  wire width 64 \wrapper.rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.959-6.973"
  attribute \hdlname "wrapper rvfi_mem_rmask"
  wire width 8 \wrapper.rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1049-6.1063"
  attribute \hdlname "wrapper rvfi_mem_rdata"
  wire width 64 \wrapper.rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.914-6.927"
  attribute \hdlname "wrapper rvfi_mem_addr"
  wire width 64 \wrapper.rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.461-6.469"
  attribute \hdlname "wrapper rvfi_ixl"
  wire width 2 \wrapper.rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.339-6.348"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_intr"
  wire \wrapper.rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.156-6.165"
  attribute \hdlname "wrapper rvfi_insn"
  wire width 32 \wrapper.rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.278-6.287"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_halt"
  wire \wrapper.rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:5.11-5.16"
  attribute \hdlname "wrapper reset"
  wire \wrapper.reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_valid"
  wire \wrapper.ibus_resp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_id"
  wire width 16 \wrapper.ibus_resp_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_data"
  wire width 64 \wrapper.ibus_resp_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_addr"
  wire width 64 \wrapper.ibus_resp_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:696.23-696.42"
  attribute \hdlname "wrapper cpu when_scheduler_l251"
  wire \wrapper.cpu.when_scheduler_l251
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:683.23-683.42"
  attribute \hdlname "wrapper cpu when_scheduler_l201"
  wire \wrapper.cpu.when_scheduler_l201
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:682.23-682.42"
  attribute \hdlname "wrapper cpu when_scheduler_l197"
  wire \wrapper.cpu.when_scheduler_l197
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:681.23-681.42"
  attribute \hdlname "wrapper cpu when_scheduler_l188"
  wire \wrapper.cpu.when_scheduler_l188
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:679.23-679.42"
  attribute \hdlname "wrapper cpu when_scheduler_l153"
  wire \wrapper.cpu.when_scheduler_l153
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:678.23-678.42"
  attribute \hdlname "wrapper cpu when_scheduler_l149"
  wire \wrapper.cpu.when_scheduler_l149
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:677.23-677.42"
  attribute \hdlname "wrapper cpu when_scheduler_l145"
  wire \wrapper.cpu.when_scheduler_l145
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:731.23-731.38"
  attribute \hdlname "wrapper cpu when_branch_l98"
  wire \wrapper.cpu.when_branch_l98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:730.23-730.38"
  attribute \hdlname "wrapper cpu when_branch_l90"
  wire \wrapper.cpu.when_branch_l90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:712.23-712.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l77"
  wire \wrapper.cpu.when_IntAlu_l77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:710.23-710.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l34"
  wire \wrapper.cpu.when_IntAlu_l34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:758.23-758.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_4"
  wire \wrapper.cpu.when_CtrlLink_l198_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:757.23-757.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_3"
  wire \wrapper.cpu.when_CtrlLink_l198_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:755.23-755.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_2"
  wire \wrapper.cpu.when_CtrlLink_l198_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:754.23-754.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_1"
  wire \wrapper.cpu.when_CtrlLink_l198_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:752.23-752.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198"
  wire \wrapper.cpu.when_CtrlLink_l198
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:756.23-756.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191_2"
  wire \wrapper.cpu.when_CtrlLink_l191_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:751.23-751.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191"
  wire \wrapper.cpu.when_CtrlLink_l191
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:19.24-19.37"
  attribute \hdlname "wrapper cpu io_rvfi_valid"
  wire \wrapper.cpu.io_rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:22.24-22.36"
  attribute \hdlname "wrapper cpu io_rvfi_trap"
  wire \wrapper.cpu.io_rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:30.24-30.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:28.24-28.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:29.24-29.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:27.24-27.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:32.24-32.40"
  attribute \hdlname "wrapper cpu io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:31.24-31.39"
  attribute \hdlname "wrapper cpu io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:34.24-34.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:33.24-33.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:20.24-20.37"
  attribute \hdlname "wrapper cpu io_rvfi_order"
  wire width 64 \wrapper.cpu.io_rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:25.24-25.36"
  attribute \hdlname "wrapper cpu io_rvfi_mode"
  wire width 2 \wrapper.cpu.io_rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:37.24-37.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:39.24-39.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:36.24-36.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:38.24-38.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:35.24-35.40"
  attribute \hdlname "wrapper cpu io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.io_rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:26.24-26.35"
  attribute \hdlname "wrapper cpu io_rvfi_ixl"
  wire width 2 \wrapper.cpu.io_rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:24.24-24.36"
  attribute \hdlname "wrapper cpu io_rvfi_intr"
  wire \wrapper.cpu.io_rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:21.24-21.36"
  attribute \hdlname "wrapper cpu io_rvfi_insn"
  wire width 32 \wrapper.cpu.io_rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:23.24-23.36"
  attribute \hdlname "wrapper cpu io_rvfi_halt"
  wire \wrapper.cpu.io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:10.24-10.32"
  attribute \hdlname "wrapper cpu io_reset"
  wire \wrapper.cpu.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:15.24-15.41"
  attribute \hdlname "wrapper cpu io_iBus_rsp_valid"
  wire \wrapper.cpu.io_iBus_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:18.24-18.46"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:16.24-16.48"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:17.24-17.51"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:11.24-11.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_valid"
  wire \wrapper.cpu.io_iBus_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:12.24-12.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_ready"
  wire \wrapper.cpu.io_iBus_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:14.24-14.46"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:13.24-13.51"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:49.24-49.35"
  attribute \hdlname "wrapper cpu io_dbg_x_pc"
  wire width 64 \wrapper.cpu.io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:50.24-50.36"
  attribute \hdlname "wrapper cpu io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:47.24-47.35"
  attribute \hdlname "wrapper cpu io_dbg_f_pc"
  wire width 64 \wrapper.cpu.io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:48.24-48.35"
  attribute \hdlname "wrapper cpu io_dbg_d_pc"
  wire width 64 \wrapper.cpu.io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:40.24-40.42"
  attribute \hdlname "wrapper cpu io_dbg_commitValid"
  wire \wrapper.cpu.io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:41.24-41.39"
  attribute \hdlname "wrapper cpu io_dbg_commitPc"
  wire width 64 \wrapper.cpu.io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:42.24-42.41"
  attribute \hdlname "wrapper cpu io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:9.24-9.36"
  attribute \hdlname "wrapper cpu io_clkEnable"
  wire \wrapper.cpu.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:8.24-8.30"
  attribute \hdlname "wrapper cpu io_clk"
  wire \wrapper.cpu.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:697.23-697.50"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_wasReset"
  wire \wrapper.cpu.coreArea_srcPlugin_wasReset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:708.23-708.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs2Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:707.23-707.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs1Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:706.23-706.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:705.23-705.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:703.23-703.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:702.23-702.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:168.23-168.77"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:176.23-176.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:175.23-175.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3206.23-3206.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile when_regFile_l66"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3204.23-3204.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port1"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3203.23-3203.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port0"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3195.24-3195.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3197.24-3197.38"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3196.24-3196.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3199.24-3199.32"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_reset"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3194.24-3194.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3193.24-3193.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3191.24-3191.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3190.24-3190.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3200.24-3200.36"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clkEnable"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3198.24-3198.30"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clk"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3205.23-3205.28"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile _zz_1"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:698.23-698.53"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:738.23-738.48"
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:51.46-51.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_valid"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:54.46-54.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_trap"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:62.46-62.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:60.46-60.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:61.46-61.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:59.46-59.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:64.46-64.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:63.46-63.81"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:66.46-66.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:65.46-65.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:52.46-52.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:57.46-57.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mode"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:69.46-69.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:71.46-71.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:68.46-68.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:70.46-70.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:67.46-67.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:58.46-58.77"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_ixl"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:56.46-56.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_intr"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:53.46-53.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_insn"
  wire width 32 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:55.46-55.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_halt"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:449.23-449.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:482.23-482.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:488.23-488.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:513.23-513.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:514.23-514.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:509.23-509.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:510.23-510.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:512.23-512.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:511.23-511.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:515.23-515.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:516.23-516.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:518.23-518.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:517.23-517.62"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:506.23-506.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:519.23-519.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_COMMIT"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:507.23-507.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:508.23-508.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:448.23-448.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:503.23-503.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:383.23-383.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:386.23-386.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:560.23-560.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:561.23-561.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:563.23-563.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:562.23-562.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:451.23-451.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:480.23-480.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:489.23-489.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:532.23-532.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:533.23-533.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:530.23-530.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:531.23-531.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:528.23-528.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:545.23-545.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:536.23-536.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:408.23-408.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:409.23-409.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:535.23-535.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:544.23-544.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:534.23-534.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:410.23-410.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:529.23-529.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:450.23-450.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:481.23-481.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:394.23-394.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:395.23-395.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:524.23-524.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:541.23-541.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:543.23-543.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:542.23-542.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:540.23-540.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:537.23-537.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:539.23-539.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:538.23-538.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:387.23-387.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:391.23-391.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:389.23-389.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:390.23-390.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:523.23-523.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:393.23-393.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:527.23-527.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:388.23-388.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:525.23-525.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:526.23-526.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:453.23-453.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:477.23-477.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:491.23-491.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:739.23-739.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:478.23-478.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:485.23-485.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:424.23-424.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:425.23-425.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:554.23-554.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:551.23-551.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:546.23-546.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:552.23-552.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:547.23-547.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:427.23-427.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:428.23-428.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:429.23-429.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:430.23-430.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:556.23-556.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:483.23-483.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:426.23-426.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:735.23-735.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:452.23-452.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:479.23-479.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:406.23-406.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:407.23-407.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:490.23-490.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:549.23-549.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:550.23-550.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:548.23-548.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:405.23-405.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:396.23-396.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:397.23-397.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:404.23-404.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:399.23-399.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:553.23-553.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:400.23-400.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:555.23-555.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:401.23-401.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:402.23-402.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:403.23-403.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:557.23-557.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:520.23-520.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:398.23-398.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:455.23-455.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:474.23-474.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:493.23-493.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:385.23-385.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:567.23-567.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:384.23-384.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isCancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:740.23-740.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:475.23-475.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:486.23-486.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:565.23-565.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:558.23-558.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:435.23-435.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:559.23-559.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:436.23-436.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:564.23-564.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:433.23-433.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:437.23-437.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:439.23-439.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:434.23-434.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:566.23-566.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:438.23-438.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:734.23-734.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:687.23-687.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:454.23-454.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:476.23-476.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:422.23-422.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:423.23-423.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:492.23-492.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:421.23-421.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:569.23-569.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:570.23-570.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:419.23-419.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:411.23-411.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:416.23-416.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:412.23-412.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:417.23-417.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:413.23-413.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:414.23-414.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:418.23-418.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:420.23-420.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:415.23-415.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:521.23-521.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:571.23-571.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:457.23-457.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:471.23-471.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:495.23-495.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:741.23-741.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:472.23-472.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:487.23-487.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:587.23-587.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:442.23-442.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:733.23-733.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:456.23-456.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:473.23-473.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:431.23-431.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:432.23-432.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:504.23-504.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:590.23-590.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:575.23-575.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:576.23-576.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:572.23-572.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:582.23-582.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:573.23-573.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:583.23-583.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:574.23-574.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:584.23-584.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:579.23-579.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:588.23-588.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:586.23-586.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:589.23-589.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:580.23-580.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:581.23-581.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:585.23-585.75"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:522.23-522.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:459.23-459.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:468.23-468.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:496.23-496.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:742.23-742.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:445.23-445.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:627.23-627.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:737.23-737.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_CPU_l136"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l136
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:458.23-458.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:470.23-470.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:440.23-440.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:441.23-441.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:591.23-591.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:505.23-505.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:593.23-593.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:592.23-592.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:461.23-461.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:465.23-465.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:595.23-595.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:743.23-743.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:466.23-466.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:447.23-447.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:736.23-736.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_throwWhen_CPU_l136"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l136
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:624.23-624.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:460.23-460.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:467.23-467.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:443.23-443.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:444.23-444.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:596.23-596.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:594.23-594.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:599.23-599.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:463.23-463.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:498.23-498.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:462.23-462.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:464.23-464.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:446.23-446.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:598.23-598.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:497.23-497.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:597.23-597.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:600.23-600.45"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_valid"
  wire \wrapper.cpu.coreArea_pc_jump_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:601.23-601.54"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_target"
  wire width 64 \wrapper.cpu.coreArea_pc_jump_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:602.23-602.55"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_jump"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:603.23-603.57"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_branch"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:604.23-604.46"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_valid"
  wire \wrapper.cpu.coreArea_pc_flush_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:605.23-605.56"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_payload_address"
  wire width 64 \wrapper.cpu.coreArea_pc_flush_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:606.23-606.50"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_valid"
  wire \wrapper.cpu.coreArea_pc_exception_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:607.23-607.59"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_payload_vector"
  wire width 64 \wrapper.cpu.coreArea_pc_exception_payload_vector
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:608.23-608.41"
  attribute \hdlname "wrapper cpu coreArea_pc_PC_cur"
  wire width 64 \wrapper.cpu.coreArea_pc_PC_cur
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:709.23-709.58"
  attribute \hdlname "wrapper cpu coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:626.23-626.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_stalePacket"
  wire \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:625.23-625.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_epochMatch"
  wire \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:613.23-613.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:616.23-616.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:614.23-614.65"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:615.23-615.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:609.23-609.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:610.23-610.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_ready"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:612.23-612.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:611.23-611.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:617.23-617.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_flush"
  wire \wrapper.cpu.coreArea_fetch_io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:618.23-618.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_fetch_io_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:619.23-619.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu.coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:622.23-622.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_flushPending"
  wire \wrapper.cpu.coreArea_fetch_flushPending
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:169.23-169.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:170.23-170.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:167.23-167.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:172.23-172.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:171.23-171.62"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:173.23-173.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:174.23-174.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3249.23-3249.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram_spinal_port1"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3263.23-3263.51"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3266.23-3266.64"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3265.23-3265.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3264.23-3264.61"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_address"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3256.23-3256.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_push"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3259.23-3259.40"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_popOnIo"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3257.23-3257.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_pop"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3258.23-3258.42"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3254.23-3254.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_full"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255.23-3255.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_empty"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3252.23-3252.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPush"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3253.23-3253.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPop"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3280.23-3280.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3279.23-3279.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3277.23-3277.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3278.23-3278.58"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3271.23-3271.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3284.23-3284.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3285.23-3285.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3287.23-3287.77"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3286.23-3286.76"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3272.23-3272.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3288.23-3288.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3289.23-3289.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_popReg"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3267.23-3267.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3282.23-3282.60"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3283.23-3283.62"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3268.23-3268.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3274.23-3274.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_rValid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3269.23-3269.51"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3270.23-3270.48"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3245.24-3245.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_reset"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.24-3233.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234.24-3234.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3236.24-3236.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3235.24-3235.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3262.23-3262.35"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3237.24-3237.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3238.24-3238.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3240.24-3240.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3239.24-3239.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242.24-3242.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3241.24-3241.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_flush"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3246.24-3246.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clkEnable"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3244.24-3244.30"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clk"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3243.24-3243.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3250.23-3250.41"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_ram_port"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3281.23-3281.59"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_pop_sync_readPort_rsp_data"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3251.23-3251.28"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_1"
  wire \wrapper.cpu.coreArea_fetch_fifo._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:621.23-621.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:620.23-620.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdFire"
  wire \wrapper.cpu.coreArea_fetch_cmdFire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:623.23-623.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdArea_reqSent"
  wire \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:685.23-685.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs2Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:684.23-684.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs1Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:686.23-686.60"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_hazard"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:680.23-680.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_regBusy"
  wire width 32 \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:694.23-694.69"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflowIfInc"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:695.23-695.64"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflow"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:690.23-690.65"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willIncrement"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:691.23-691.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willClear"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:692.23-692.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:693.23-693.57"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_value"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:689.23-689.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_hazards"
  wire width 4 \wrapper.cpu.coreArea_dispatcher_hcs_hazards
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:81.24-81.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_x_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:82.24-82.57"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:79.24-79.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_f_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:80.24-80.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_d_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:72.24-72.63"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitValid"
  wire \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:73.24-73.60"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitPc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:74.24-74.62"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:732.23-732.44"
  attribute \hdlname "wrapper cpu coreArea_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:725.23-725.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_willTrap"
  wire \wrapper.cpu.coreArea_branch_logic_willTrap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:720.23-720.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:717.23-717.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:715.23-715.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:716.23-716.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:714.23-714.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:724.23-724.55"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_misaligned"
  wire \wrapper.cpu.coreArea_branch_logic_misaligned
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:726.23-726.58"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_valid"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:727.23-727.67"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:728.23-728.68"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_jump"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:729.23-729.70"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_branch"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:721.23-721.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isJump"
  wire \wrapper.cpu.coreArea_branch_logic_isJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:722.23-722.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isBranch"
  wire \wrapper.cpu.coreArea_branch_logic_isBranch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:718.23-718.48"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_imm"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_imm
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:723.23-723.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_doJump"
  wire \wrapper.cpu.coreArea_branch_logic_doJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:719.23-719.54"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_condition"
  wire \wrapper.cpu.coreArea_branch_logic_condition
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:700.23-700.59"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:699.23-699.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:382.23-382.63"
  attribute \hdlname "wrapper cpu _zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:381.23-381.77"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:380.23-380.75"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:192.23-192.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:191.23-191.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:190.23-190.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:189.23-189.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:188.23-188.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5"
  wire width 8 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:187.23-187.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:186.23-186.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:185.23-185.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:194.23-194.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:193.23-193.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:184.23-184.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:183.23-183.70"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:675.23-675.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:674.23-674.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:673.23-673.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:632.23-632.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:672.23-672.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:671.23-671.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:670.23-670.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:652.23-652.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:651.23-651.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:650.23-650.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:649.23-649.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:648.23-648.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:647.23-647.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:646.23-646.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:643.23-643.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:642.23-642.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:641.23-641.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:663.23-663.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:662.23-662.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:661.23-661.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:660.23-660.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:656.23-656.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:645.23-645.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:631.23-631.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:630.23-630.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:629.23-629.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:636.23-636.69"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:635.23-635.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:634.23-634.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:633.23-633.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:659.23-659.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:658.23-658.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:657.23-657.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:644.23-644.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:640.23-640.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:655.23-655.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:654.23-654.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:653.23-653.71"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:639.23-639.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:638.23-638.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:637.23-637.79"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:711.23-711.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:182.23-182.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_io_readCmd_cmd_valid"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:181.23-181.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_4"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:180.23-180.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_3"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:179.23-179.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_2"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:178.23-178.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_1"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:177.23-177.50"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:310.23-310.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext_1"
  wire \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:309.23-309.65"
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:379.23-379.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_5"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:378.23-378.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_4"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:377.23-377.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_3"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:376.23-376.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_2"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:375.23-375.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_1"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:374.23-374.55"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:315.23-315.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_3"
  wire width 21 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:314.23-314.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_2"
  wire width 13 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:313.23-313.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:312.23-312.63"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:311.23-311.61"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:294.23-294.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:293.23-293.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98"
  wire width 9 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:292.23-292.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:291.23-291.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:290.23-290.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:289.23-289.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:288.23-288.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:287.23-287.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92"
  wire width 11 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:286.23-286.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:285.23-285.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:204.23-204.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:284.23-284.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:283.23-283.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:282.23-282.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:281.23-281.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86"
  wire width 13 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:280.23-280.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:279.23-279.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:278.23-278.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:277.23-277.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:276.23-276.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:275.23-275.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:203.23-203.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:274.23-274.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:273.23-273.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:272.23-272.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:271.23-271.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:270.23-270.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:269.23-269.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:268.23-268.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:267.23-267.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:266.23-266.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:265.23-265.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:202.23-202.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:264.23-264.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:263.23-263.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:262.23-262.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:261.23-261.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:260.23-260.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:259.23-259.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:258.23-258.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63"
  wire width 10 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:257.23-257.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:256.23-256.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:255.23-255.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:201.23-201.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:254.23-254.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:253.23-253.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:252.23-252.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:251.23-251.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:250.23-250.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:249.23-249.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:248.23-248.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:247.23-247.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:246.23-246.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:245.23-245.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:200.23-200.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:244.23-244.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:243.23-243.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:242.23-242.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:241.23-241.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:240.23-240.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:239.23-239.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:238.23-238.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:237.23-237.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:236.23-236.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:235.23-235.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:199.23-199.82"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:234.23-234.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:233.23-233.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:232.23-232.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:231.23-231.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:230.23-230.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:229.23-229.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:228.23-228.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:227.23-227.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:226.23-226.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:225.23-225.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:198.23-198.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:224.23-224.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:223.23-223.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:222.23-222.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:221.23-221.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:220.23-220.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:219.23-219.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:218.23-218.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:217.23-217.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:216.23-216.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:215.23-215.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:197.23-197.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:214.23-214.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:213.23-213.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:212.23-212.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:211.23-211.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:210.23-210.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:209.23-209.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:208.23-208.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:207.23-207.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:308.23-308.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:307.23-307.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:306.23-306.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:305.23-305.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:206.23-206.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:304.23-304.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:303.23-303.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:302.23-302.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:301.23-301.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:300.23-300.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:299.23-299.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:298.23-298.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:297.23-297.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:296.23-296.84"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:295.23-295.84"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:205.23-205.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:196.23-196.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:195.23-195.80"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:325.23-325.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_9"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:324.23-324.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_8"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:323.23-323.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_7"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:322.23-322.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_6"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:373.23-373.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_57"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:372.23-372.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_56"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:371.23-371.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_55"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:370.23-370.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_54"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:369.23-369.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_53"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:368.23-368.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_52"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:367.23-367.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_51"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:366.23-366.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_50"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:321.23-321.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_5"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:365.23-365.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_49"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:364.23-364.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_48"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:363.23-363.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_47"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:362.23-362.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_46"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:361.23-361.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_45"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:360.23-360.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_44"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:359.23-359.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_43"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:358.23-358.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_42"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:357.23-357.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:356.23-356.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_40"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:320.23-320.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_4"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:355.23-355.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_39"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:354.23-354.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:353.23-353.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_37"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:352.23-352.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_36"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:351.23-351.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_35"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:350.23-350.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:349.23-349.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_33"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:348.23-348.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_32"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:347.23-347.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_31"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:346.23-346.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_30"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:319.23-319.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_3"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:345.23-345.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_29"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:344.23-344.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_28"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:343.23-343.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:342.23-342.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_26"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:341.23-341.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_25"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:340.23-340.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_24"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:339.23-339.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_23"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:338.23-338.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_22"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:337.23-337.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_21"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:336.23-336.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_20"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:318.23-318.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_2"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:335.23-335.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_19"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:334.23-334.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_18"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:333.23-333.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_17"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:332.23-332.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_16"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:331.23-331.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_15"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:330.23-330.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_14"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:329.23-329.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_13"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:328.23-328.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_12"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:327.23-327.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_11"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:326.23-326.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_10"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:317.23-317.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_1"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:316.23-316.66"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:4.11-4.16"
  attribute \hdlname "wrapper clock"
  wire \wrapper.clock
  attribute \src "rvfi_testbench.sv:26.56-26.66"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_valid
  attribute \src "rvfi_testbench.sv:26.250-26.259"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_trap
  attribute \src "rvfi_testbench.sv:26.778-26.792"
  attribute \keep 1
  wire width 64 \rvfi_rs2_rdata
  attribute \src "rvfi_testbench.sv:26.670-26.683"
  attribute \keep 1
  wire width 5 \rvfi_rs2_addr
  attribute \src "rvfi_testbench.sv:26.724-26.738"
  attribute \keep 1
  wire width 64 \rvfi_rs1_rdata
  attribute \src "rvfi_testbench.sv:26.600-26.613"
  attribute \keep 1
  wire width 5 \rvfi_rs1_addr
  attribute \src "rvfi_testbench.sv:26.902-26.915"
  attribute \keep 1
  wire width 64 \rvfi_rd_wdata
  attribute \src "rvfi_testbench.sv:26.848-26.860"
  attribute \keep 1
  wire width 5 \rvfi_rd_addr
  attribute \src "rvfi_testbench.sv:26.1010-26.1023"
  attribute \keep 1
  wire width 64 \rvfi_pc_wdata
  attribute \src "rvfi_testbench.sv:26.956-26.969"
  attribute \keep 1
  wire width 64 \rvfi_pc_rdata
  attribute \src "rvfi_testbench.sv:26.126-26.136"
  attribute \keep 1
  wire width 64 \rvfi_order
  attribute \src "rvfi_testbench.sv:26.460-26.469"
  attribute \keep 1
  wire width 2 \rvfi_mode
  attribute \src "rvfi_testbench.sv:26.1172-26.1186"
  attribute \keep 1
  wire width 8 \rvfi_mem_wmask
  attribute \src "rvfi_testbench.sv:26.1280-26.1294"
  attribute \keep 1
  wire width 64 \rvfi_mem_wdata
  attribute \src "rvfi_testbench.sv:26.1118-26.1132"
  attribute \keep 1
  wire width 8 \rvfi_mem_rmask
  attribute \src "rvfi_testbench.sv:26.1226-26.1240"
  attribute \keep 1
  wire width 64 \rvfi_mem_rdata
  attribute \src "rvfi_testbench.sv:26.1064-26.1077"
  attribute \keep 1
  wire width 64 \rvfi_mem_addr
  attribute \src "rvfi_testbench.sv:26.530-26.538"
  attribute \keep 1
  wire width 2 \rvfi_ixl
  attribute \src "rvfi_testbench.sv:26.390-26.399"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_intr
  attribute \src "rvfi_testbench.sv:26.180-26.189"
  attribute \keep 1
  wire width 32 \rvfi_insn
  attribute \src "rvfi_testbench.sv:26.320-26.329"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_halt
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \src "rvfi_testbench.sv:33.12-33.21"
  attribute \init 8'00000000
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:34.13-34.18"
  wire width 8 \cycle
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_insn_check.sv:25.19-25.24"
  attribute \keep 1
  attribute \hdlname "checker_inst valid"
  wire \checker_inst.valid
  attribute \src "rvfi_insn_check.sv:27.50-27.54"
  attribute \keep 1
  attribute \hdlname "checker_inst trap"
  wire \checker_inst.trap
  attribute \src "rvfi_insn_check.sv:56.50-56.60"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_valid"
  wire \checker_inst.spec_valid
  attribute \src "rvfi_insn_check.sv:57.50-57.59"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_trap"
  wire \checker_inst.spec_trap
  attribute \src "rvfi_insn_check.sv:59.50-59.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs2_addr"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \src "rvfi_insn_check.sv:58.50-58.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs1_addr"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \src "rvfi_insn_check.sv:61.34-61.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_wdata"
  wire width 64 \checker_inst.spec_rd_wdata
  attribute \src "rvfi_insn_check.sv:60.50-60.62"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_addr"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \src "rvfi_insn_check.sv:62.34-62.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_pc_wdata"
  wire width 64 \checker_inst.spec_pc_wdata
  attribute \src "rvfi_insn_check.sv:65.34-65.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wmask"
  wire width 8 \checker_inst.spec_mem_wmask
  attribute \src "rvfi_insn_check.sv:66.34-66.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wdata"
  wire width 64 \checker_inst.spec_mem_wdata
  attribute \src "rvfi_insn_check.sv:64.34-64.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_rmask"
  wire width 8 \checker_inst.spec_mem_rmask
  attribute \src "rvfi_insn_check.sv:63.34-63.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_addr"
  wire width 64 \checker_inst.spec_mem_addr
  attribute \src "rvfi_insn_check.sv:17.46-17.56"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_valid"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_insn_check.sv:17.210-17.219"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_trap"
  wire \checker_inst.rvfi_trap
  attribute \src "rvfi_insn_check.sv:17.658-17.672"
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  wire width 64 \checker_inst.rvfi_rs2_rdata
  attribute \src "rvfi_insn_check.sv:17.570-17.583"
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \src "rvfi_insn_check.sv:17.614-17.628"
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  wire width 64 \checker_inst.rvfi_rs1_rdata
  attribute \src "rvfi_insn_check.sv:17.510-17.523"
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \src "rvfi_insn_check.sv:17.762-17.775"
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  wire width 64 \checker_inst.rvfi_rd_wdata
  attribute \src "rvfi_insn_check.sv:17.718-17.730"
  attribute \hdlname "checker_inst rvfi_rd_addr"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \src "rvfi_insn_check.sv:17.850-17.863"
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  wire width 64 \checker_inst.rvfi_pc_wdata
  attribute \src "rvfi_insn_check.sv:17.806-17.819"
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  wire width 64 \checker_inst.rvfi_pc_rdata
  attribute \src "rvfi_insn_check.sv:17.106-17.116"
  attribute \hdlname "checker_inst rvfi_order"
  wire width 64 \checker_inst.rvfi_order
  attribute \src "rvfi_insn_check.sv:17.390-17.399"
  attribute \hdlname "checker_inst rvfi_mode"
  wire width 2 \checker_inst.rvfi_mode
  attribute \src "rvfi_insn_check.sv:17.982-17.996"
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  wire width 8 \checker_inst.rvfi_mem_wmask
  attribute \src "rvfi_insn_check.sv:17.1070-17.1084"
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  wire width 64 \checker_inst.rvfi_mem_wdata
  attribute \src "rvfi_insn_check.sv:17.938-17.952"
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  wire width 8 \checker_inst.rvfi_mem_rmask
  attribute \src "rvfi_insn_check.sv:17.1026-17.1040"
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  wire width 64 \checker_inst.rvfi_mem_rdata
  attribute \src "rvfi_insn_check.sv:17.894-17.907"
  attribute \hdlname "checker_inst rvfi_mem_addr"
  wire width 64 \checker_inst.rvfi_mem_addr
  attribute \src "rvfi_insn_check.sv:17.450-17.458"
  attribute \hdlname "checker_inst rvfi_ixl"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \src "rvfi_insn_check.sv:17.330-17.339"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_intr"
  wire \checker_inst.rvfi_intr
  attribute \src "rvfi_insn_check.sv:17.150-17.159"
  attribute \hdlname "checker_inst rvfi_insn"
  wire width 32 \checker_inst.rvfi_insn
  attribute \src "rvfi_insn_check.sv:17.270-17.279"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_halt"
  wire \checker_inst.rvfi_halt
  attribute \src "rvfi_insn_check.sv:69.34-69.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  wire width 64 \checker_inst.rs2_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:33.34-33.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata"
  wire width 64 \checker_inst.rs2_rdata
  attribute \src "rvfi_insn_check.sv:31.50-31.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_addr"
  wire width 5 \checker_inst.rs2_addr
  attribute \src "rvfi_insn_check.sv:68.34-68.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  wire width 64 \checker_inst.rs1_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:32.34-32.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata"
  wire width 64 \checker_inst.rs1_rdata
  attribute \src "rvfi_insn_check.sv:30.50-30.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_addr"
  wire width 5 \checker_inst.rs1_addr
  attribute \src "rvfi_insn_check.sv:16.15-16.20"
  attribute \hdlname "checker_inst reset"
  wire \checker_inst.reset
  attribute \src "rvfi_insn_check.sv:35.34-35.42"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_wdata"
  wire width 64 \checker_inst.rd_wdata
  attribute \src "rvfi_insn_check.sv:34.50-34.57"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_addr"
  wire width 5 \checker_inst.rd_addr
  attribute \src "rvfi_insn_check.sv:37.34-37.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_wdata"
  wire width 64 \checker_inst.pc_wdata
  attribute \src "rvfi_insn_check.sv:36.34-36.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_rdata"
  wire width 64 \checker_inst.pc_rdata
  attribute \src "rvfi_insn_check.sv:41.34-41.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wmask"
  wire width 8 \checker_inst.mem_wmask
  attribute \src "rvfi_insn_check.sv:43.34-43.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wdata"
  wire width 64 \checker_inst.mem_wdata
  attribute \src "rvfi_insn_check.sv:40.34-40.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rmask"
  wire width 8 \checker_inst.mem_rmask
  attribute \src "rvfi_insn_check.sv:42.34-42.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rdata"
  wire width 64 \checker_inst.mem_rdata
  attribute \src "rvfi_insn_check.sv:97.31-97.40"
  attribute \hdlname "checker_inst mem_pma_w"
  wire \checker_inst.mem_pma_w
  attribute \src "rvfi_insn_check.sv:97.20-97.29"
  attribute \hdlname "checker_inst mem_pma_r"
  wire \checker_inst.mem_pma_r
  attribute \src "rvfi_insn_check.sv:99.14-99.25"
  attribute \hdlname "checker_inst mem_log2len"
  wire width 2 \checker_inst.mem_log2len
  attribute \src "rvfi_insn_check.sv:39.34-39.42"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_addr"
  wire width 64 \checker_inst.mem_addr
  attribute \src "rvfi_insn_check.sv:126.8-126.24"
  attribute \hdlname "checker_inst mem_access_fault"
  wire \checker_inst.mem_access_fault
  attribute \src "rvfi_insn_check.sv:29.50-29.54"
  attribute \keep 1
  attribute \hdlname "checker_inst intr"
  wire \checker_inst.intr
  attribute \src "insn_or.v:15.41-15.51"
  attribute \hdlname "checker_inst insn_spec spec_valid"
  wire \checker_inst.insn_spec.spec_valid
  attribute \src "insn_or.v:16.41-16.50"
  attribute \hdlname "checker_inst insn_spec spec_trap"
  wire \checker_inst.insn_spec.spec_trap
  attribute \src "insn_or.v:18.41-18.54"
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \src "insn_or.v:17.41-17.54"
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \src "insn_or.v:20.25-20.38"
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  wire width 64 \checker_inst.insn_spec.spec_rd_wdata
  attribute \src "insn_or.v:19.41-19.53"
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \src "insn_or.v:21.25-21.38"
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  wire width 64 \checker_inst.insn_spec.spec_pc_wdata
  attribute \src "insn_or.v:24.25-24.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_wmask
  attribute \src "insn_or.v:25.25-25.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  wire width 64 \checker_inst.insn_spec.spec_mem_wdata
  attribute \src "insn_or.v:23.25-23.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_rmask
  attribute \src "insn_or.v:22.25-22.38"
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  wire width 64 \checker_inst.insn_spec.spec_mem_addr
  attribute \src "insn_or.v:4.41-4.51"
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \src "insn_or.v:8.25-8.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \src "insn_or.v:7.25-7.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \src "insn_or.v:6.25-6.38"
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \src "insn_or.v:9.25-9.39"
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \src "insn_or.v:5.25-5.34"
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \src "insn_or.v:45.17-45.23"
  attribute \hdlname "checker_inst insn_spec result"
  wire width 64 \checker_inst.insn_spec.result
  attribute \src "insn_or.v:41.8-41.15"
  attribute \hdlname "checker_inst insn_spec misa_ok"
  wire \checker_inst.insn_spec.misa_ok
  attribute \src "insn_or.v:31.14-31.22"
  attribute \hdlname "checker_inst insn_spec insn_rs2"
  wire width 5 \checker_inst.insn_spec.insn_rs2
  attribute \src "insn_or.v:32.14-32.22"
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \src "insn_or.v:34.14-34.21"
  attribute \hdlname "checker_inst insn_spec insn_rd"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \src "insn_or.v:29.17-29.29"
  attribute \hdlname "checker_inst insn_spec insn_padding"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \src "insn_or.v:35.14-35.25"
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \src "insn_or.v:30.14-30.25"
  attribute \hdlname "checker_inst insn_spec insn_funct7"
  wire width 7 \checker_inst.insn_spec.insn_funct7
  attribute \src "insn_or.v:33.14-33.25"
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \src "rvfi_insn_check.sv:97.8-97.18"
  attribute \hdlname "checker_inst insn_pma_x"
  wire \checker_inst.insn_pma_x
  attribute \src "rvfi_insn_check.sv:26.34-26.38"
  attribute \keep 1
  attribute \hdlname "checker_inst insn"
  wire width 32 \checker_inst.insn
  attribute \src "rvfi_insn_check.sv:28.50-28.54"
  attribute \keep 1
  attribute \hdlname "checker_inst halt"
  wire \checker_inst.halt
  attribute \src "rvfi_insn_check.sv:16.8-16.13"
  attribute \hdlname "checker_inst clock"
  wire \checker_inst.clock
  attribute \src "rvfi_insn_check.sv:16.22-16.27"
  attribute \hdlname "checker_inst check"
  wire \checker_inst.check
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  wire $initstate$2_wire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3211.3-3217.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3211.3-3217.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_DATA[63:0]$596
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3211.3-3217.6"
  wire width 5 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_ADDR[4:0]$595
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317.30-3317.64"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$626_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1324_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1322_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1315_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1313_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1297_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1295_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1288_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1286_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3304.35-3304.44"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3304$623_DATA
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2253
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379.29-3379.50"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379$641_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376.30-3376.52"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376$640_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3301.3-3307.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3293.3-3299.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3293.3-3299.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_DATA[79:0]$614
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3293.3-3299.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_ADDR[0:0]$613
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468.52-2468.141"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468$430_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441.52-2441.143"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441$427_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557.61-2557.177"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557$438_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553.59-2553.158"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$436_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027.37-3027.96"
  wire width 4 $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027$558_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$576_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$572_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563_Y
  wire $flatten\wrapper.\cpu.$procmux$2068_CMP
  wire $flatten\wrapper.\cpu.$procmux$2067_CMP
  wire $flatten\wrapper.\cpu.$procmux$2066_CMP
  wire $flatten\wrapper.\cpu.$procmux$2065_CMP
  wire $flatten\wrapper.\cpu.$procmux$2064_CMP
  wire $flatten\wrapper.\cpu.$procmux$2058_CMP
  wire $flatten\wrapper.\cpu.$procmux$2057_CMP
  wire $flatten\wrapper.\cpu.$procmux$2056_CMP
  wire $flatten\wrapper.\cpu.$procmux$2055_CMP
  wire $flatten\wrapper.\cpu.$procmux$2054_CMP
  wire $flatten\wrapper.\cpu.$procmux$2053_CMP
  wire $flatten\wrapper.\cpu.$procmux$2052_CMP
  wire $flatten\wrapper.\cpu.$procmux$2051_CMP
  wire $flatten\wrapper.\cpu.$procmux$2050_CMP
  wire $flatten\wrapper.\cpu.$procmux$2049_CMP
  wire $flatten\wrapper.\cpu.$procmux$2048_CMP
  wire $flatten\wrapper.\cpu.$procmux$2047_CMP
  wire $flatten\wrapper.\cpu.$procmux$2046_CMP
  wire $flatten\wrapper.\cpu.$procmux$2045_CMP
  wire $flatten\wrapper.\cpu.$procmux$2044_CMP
  wire $flatten\wrapper.\cpu.$procmux$2043_CMP
  wire $flatten\wrapper.\cpu.$procmux$2042_CMP
  wire $flatten\wrapper.\cpu.$procmux$2041_CMP
  wire $flatten\wrapper.\cpu.$procmux$2040_CMP
  wire $flatten\wrapper.\cpu.$procmux$2039_CMP
  wire $flatten\wrapper.\cpu.$procmux$2038_CMP
  wire $flatten\wrapper.\cpu.$procmux$2037_CMP
  wire $flatten\wrapper.\cpu.$procmux$2036_CMP
  wire $flatten\wrapper.\cpu.$procmux$2035_CMP
  wire $flatten\wrapper.\cpu.$procmux$2034_CMP
  wire $flatten\wrapper.\cpu.$procmux$2033_CMP
  wire $flatten\wrapper.\cpu.$procmux$2032_CMP
  wire $flatten\wrapper.\cpu.$procmux$2031_CMP
  wire $flatten\wrapper.\cpu.$procmux$2030_CMP
  wire $flatten\wrapper.\cpu.$procmux$1958_CMP
  wire $flatten\wrapper.\cpu.$procmux$1957_CMP
  wire $flatten\wrapper.\cpu.$procmux$1954_CMP
  wire $flatten\wrapper.\cpu.$procmux$1953_CMP
  wire $flatten\wrapper.\cpu.$procmux$1952_CMP
  wire $flatten\wrapper.\cpu.$procmux$1951_CMP
  wire $flatten\wrapper.\cpu.$procmux$1950_CMP
  wire $flatten\wrapper.\cpu.$procmux$1949_CMP
  wire $flatten\wrapper.\cpu.$procmux$1861_Y
  wire $flatten\wrapper.\cpu.$procmux$1859_Y
  wire $flatten\wrapper.\cpu.$procmux$1851_Y
  wire $flatten\wrapper.\cpu.$procmux$1841_Y
  wire $flatten\wrapper.\cpu.$procmux$1839_Y
  wire $flatten\wrapper.\cpu.$procmux$1831_Y
  wire $flatten\wrapper.\cpu.$procmux$1829_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1815_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1812_Y
  wire width 16 $flatten\wrapper.\cpu.$procmux$1798_Y
  wire $flatten\wrapper.\cpu.$procmux$1784_Y
  wire $flatten\wrapper.\cpu.$procmux$1782_Y
  wire $flatten\wrapper.\cpu.$procmux$1780_Y
  wire width 4 $flatten\wrapper.\cpu.$procmux$1766_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1758_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1705_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1687_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.11-3048.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$586_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$577_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$568_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471.52-2471.141"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471$431_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444.52-2444.143"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444$428_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$573_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$564_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$571_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$562_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592.44-2592.118"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592$452_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.131-2343.190"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$390_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342.74-2342.125"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$387_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.130-2230.195"
  wire $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$317_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.44-2664.143"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$461_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.97-2347.177"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347$396_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972.131-2972.169"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$537_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572.170-2572.202"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$444_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235.85-2235.120"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235$325_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233.99-2233.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233$322_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.202-2230.227"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$319_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.91-2230.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$315_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972.51-2972.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$536_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.43-2664.191"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$462_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.77-2664.142"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$460_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572.62-2572.203"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$445_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568.60-2568.159"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.34-2343.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$389_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.50-2230.196"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$318_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.51-2230.124"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$316_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604.44-2604.102"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604$456_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598.44-2598.118"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598$454_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686.97-2686.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686$480_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685.97-2685.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$478_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684.97-2684.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684$476_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589.44-2589.118"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589$451_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568.61-2568.113"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$440_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553.60-2553.111"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$435_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.44-2428.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$422_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427.44-2427.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$420_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411.48-2411.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411$415_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410.48-2410.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410$413_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.60-2241.142"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$335_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.146-2241.228"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$333_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.232-2241.349"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$331_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.353-2241.455"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$329_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.11-3048.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$583_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$574_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$565_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474.52-2474.141"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474$432_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447.52-2447.143"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447$429_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058.41-3058.89"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058$589_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055.37-3055.68"
  wire width 4 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055$588_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030.36-3030.67"
  wire width 16 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030$559_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022.40-3022.81"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022$557_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368.49-2368.128"
  wire width 3 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368$403_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 32 $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$587
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 32 $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$579
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2565.3-2578.6"
  wire $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2550.3-2563.6"
  wire width 64 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2535.3-2548.6"
  wire width 5 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 32 $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$570
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2565.3-2578.6"
  wire $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2550.3-2563.6"
  wire width 64 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2535.3-2548.6"
  wire width 5 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 32 $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$561
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2305.3-2316.6"
  wire $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2565.3-2578.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2550.3-2563.6"
  wire width 64 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2535.3-2548.6"
  wire width 5 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2884.3-2892.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2305.3-2316.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2852.3-2860.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2832.3-2840.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 6 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 16 $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  wire width 32 $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$548
  attribute \src "insn_or.v:50.26-50.51"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_or.v:50$166_Y
  attribute \src "insn_or.v:46.23-46.106"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$163_Y
  attribute \src "insn_or.v:46.23-46.80"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$161_Y
  attribute \src "insn_or.v:46.110-46.136"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$164_Y
  attribute \src "insn_or.v:46.84-46.106"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$162_Y
  attribute \src "insn_or.v:46.54-46.80"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$160_Y
  wire $flatten\checker_inst.$procmux$1240_Y
  wire $flatten\checker_inst.$procmux$1232_Y
  wire $flatten\checker_inst.$procmux$1222_Y
  wire $flatten\checker_inst.$procmux$1211_Y
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  attribute \src "rvfi_insn_check.sv:138.11-138.39"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  attribute \src "rvfi_insn_check.sv:136.11-136.30"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  wire $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
  wire $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  wire $eq$rvfi_testbench.sv:30$5_Y
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  wire width 8 $auto$wreduce.cc:514:run$2264
  wire $auto$opt_reduce.cc:137:opt_pmux$2263
  wire $auto$opt_reduce.cc:137:opt_pmux$2261
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  wire width 8 $add$rvfi_testbench.sv:37$9_Y
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  wire width 8 $0\cycle_reg[7:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207.46-3207.49"
  attribute \ram_style "distributed"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem"
  cell $mem_v2 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 64
    parameter \SIZE 32
    parameter \RD_WIDE_CONTINUATION 2'00
    parameter \RD_TRANSPARENCY_MASK 2'00
    parameter \RD_SRST_VALUE 128'x
    parameter \RD_PORTS 2
    parameter \RD_INIT_VALUE 128'x
    parameter \RD_COLLISION_X_MASK 2'00
    parameter \RD_CLK_POLARITY 2'00
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CE_OVER_SRST 2'00
    parameter \RD_ARST_VALUE 128'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem"
    parameter \INIT 2048'x
    parameter \ABITS 5
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_DATA[63:0]$596
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_ADDR[4:0]$595
    connect \RD_SRST 2'00
    connect \RD_EN 2'11
    connect \RD_DATA { \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1 }
    connect \RD_CLK 2'x
    connect \RD_ARST 2'00
    connect \RD_ADDR { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR }
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3188.1-3230.10"
  attribute \module_hdlname "IntRegFile"
  attribute \module "IntRegFile"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1060.14-1073.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile
    parameter \TYPE "module"
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3290.14-3290.23"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram"
  cell $mem_v2 \wrapper.cpu.coreArea_fetch_fifo.logic_ram
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 80
    parameter \SIZE 2
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_SRST_VALUE 80'x
    parameter \RD_PORTS 1
    parameter \RD_INIT_VALUE 80'x
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 80'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_fetch_fifo.logic_ram"
    parameter \INIT 160'x
    parameter \ABITS 1
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_DATA[79:0]$614
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_ADDR[0:0]$613
    connect \RD_SRST 1'0
    connect \RD_EN 1'1
    connect \RD_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3304$623_DATA
    connect \RD_CLK 1'x
    connect \RD_ARST 1'0
    connect \RD_ADDR \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3232.1-3410.10"
  attribute \module_hdlname "StreamFifo"
  attribute \module "StreamFifo"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1044.14-1059.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_fetch_fifo
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:7.1-3186.10"
  attribute \module_hdlname "CPU"
  attribute \module "CPU"
  attribute \hdlname "wrapper cpu"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:23.9-75.6"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:3.1-77.10"
  attribute \module_hdlname "rvfi_wrapper"
  attribute \module "rvfi_wrapper"
  attribute \cell_src "rvfi_testbench.sv:61.15-66.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper
    parameter \TYPE "module"
  end
  attribute \module_src "insn_or.v:3.1-59.10"
  attribute \module_hdlname "rvfi_insn_or"
  attribute \module "rvfi_insn_or"
  attribute \hdlname "checker_inst insn_spec"
  attribute \cell_src "rvfi_insn_check.sv:71.16-95.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst.insn_spec
    parameter \TYPE "module"
  end
  attribute \module_src "rvfi_insn_check.sv:15.1-205.10"
  attribute \module_keep 1
  attribute \module_hdlname "rvfi_insn_check"
  attribute \module "rvfi_insn_check"
  attribute \cell_src "rvfi_testbench.sv:40.18-59.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst
    parameter \TYPE "module"
  end
  attribute \src "rvfi_insn_check.sv:138.5-138.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111100
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
  end
  attribute \src "rvfi_insn_check.sv:137.5-137.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111101
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:136.5-136.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111110
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
  end
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:141.5-141.23"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60"
  cell $check \_witness_.check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111011
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.6-198.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:181.8-181.79"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:178.7-178.76"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  end
  attribute \src "rvfi_insn_check.sv:177.7-177.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  end
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  end
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
  end
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  end
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  end
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  end
  attribute \src "rvfi_insn_check.sv:147.6-147.28"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:146.6-146.27"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  end
  attribute \src "rvfi_insn_check.sv:145.6-145.26"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  end
  attribute \src "rvfi_insn_check.sv:144.6-144.18"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_testbench.sv:30.14-30.42"
  attribute \hdlname "_witness_ check_assume_rvfi_testbench_sv_30_4"
  cell $check \_witness_.check_assume_rvfi_testbench_sv_30_4
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'1
    connect \ARGS { }
    connect \A $eq$rvfi_testbench.sv:30$5_Y
  end
  attribute \src "rvfi_testbench.sv:37.16-37.65"
  cell $mux $ternary$rvfi_testbench.sv:37$10
    parameter \WIDTH 8
    connect \Y $0\cycle_reg[7:0]
    connect \S \reset
    connect \B 8'00000001
    connect \A $add$rvfi_testbench.sv:37$9_Y
  end
  attribute \src "rvfi_testbench.sv:34.21-34.46"
  cell $mux $ternary$rvfi_testbench.sv:34$6
    parameter \WIDTH 8
    connect \Y \cycle
    connect \S \reset
    connect \B 8'00000000
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  cell $dff $procdff$2151
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \Q \cycle_reg
    connect \D $0\cycle_reg[7:0]
    connect \CLK \clock
  end
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  cell $ne $ne$rvfi_testbench.sv:37$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$2264 [0]
    connect \B 8'11111111
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:42.12-42.21"
  cell $lt $lt$rvfi_testbench.sv:42$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.reset
    connect \B 1'1
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  attribute \module_not_derived 1
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.10-3213.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.7-3215.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1385
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_ADDR[4:0]$595
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A 5'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.10-3213.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.7-3215.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1379
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_DATA[63:0]$596
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.10-3213.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3213.7-3215.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1373
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63]
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3221.8-3221.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3221.5-3223.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1369
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3228.30-3228.76"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3228$610
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$390_Y
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317.30-3317.64"
  cell $xor $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$626
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$626_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3359.29-3359.56"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3359$638
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \A 2'10
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319.33-3319.67"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319$630
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.10-3295.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.7-3297.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1355
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_ADDR[0:0]$613
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
    connect \A 1'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.10-3295.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.7-3297.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1349
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_DATA[79:0]$614
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
    connect \A 80'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.10-3295.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3295.7-3297.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1343
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79]
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3303.10-3303.43|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3303.7-3305.10"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1337
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3304$623_DATA
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3311.8-3311.36|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3311.5-3313.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1335
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3333.8-3333.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3333.5-3335.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1332
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.10-3362.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.7-3397.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1327
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1324_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3381.12-3381.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3381.9-3384.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1324
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1324_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1322_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3375.12-3375.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3375.9-3377.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1322
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1322_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376$640_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.10-3362.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.7-3397.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1318
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1315_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3381.12-3381.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3381.9-3384.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1315
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1315_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1313_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3378.12-3378.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3378.9-3380.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1313
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1313_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379$641_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.10-3362.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.7-3397.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1300
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1297_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3388.12-3388.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3388.9-3390.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1297
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1297_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1295_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3385.12-3385.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3385.9-3387.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1295
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1295_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.10-3362.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3362.7-3397.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1291
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1288_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3394.12-3394.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3394.9-3396.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1288
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1288_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1286_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3391.12-3391.46|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3391.9-3393.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1286
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1286_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3301.3-3307.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2158
    parameter \WIDTH 80
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2157
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2156
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2154
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3360.3-3399.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2153
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3327.40-3327.57"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3327$633
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3320.27-3320.43"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3320$631
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3356.48-3356.122"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3356$637
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3329.39-3329.95"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3329$634
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3321.26-3321.56"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3321$632
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3318.29-3318.60"
  cell $eq $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3318$629
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317.28-3317.83"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$628
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
    connect \A { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2253 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$626_Y [0] }
  end
  cell $not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$opt_expr.cc:716:replace_const_cells$2252
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2253
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$626_Y [1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379.29-3379.50"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379$641
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3379$641_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376.30-3376.52"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376$640
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3376$640_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468.52-2468.141"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468$430
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468$430_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441.52-2441.143"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441$427
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441$427_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2704.50-2704.191"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2704$482
    parameter \WIDTH 64
    connect \Y \checker_inst.pc_wdata
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \A \checker_inst.spec_pc_wdata
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557.61-2557.177"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557$438
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557$438_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$435_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553.59-2553.158"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$436
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$436_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$435_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.43-2428.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$423
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$422_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427.43-2427.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$421
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$420_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411.47-2411.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411$416
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411$415_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410.47-2410.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410$414
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410$413_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880.60-880.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880$189
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:869.60-869.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:869$185
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027.37-3027.96"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027$558
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027$558_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
    connect \A \wrapper.cpu._zz_coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:903.60-903.172"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:903$196
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:902.60-902.168"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:902$195
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894.60-894.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894$193
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893.60-893.166"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893$192
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:867.60-867.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:867$184
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:866.60-866.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:866$183
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:860.59-860.171"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:860$180
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:859.59-859.159"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:859$179
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899.60-899.168"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899$194
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:890.60-890.166"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:890$191
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865.60-865.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865$182
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858.59-858.159"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858$178
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2346.82-2346.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2346$395
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2345.82-2345.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2345$394
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$576
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$576_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$571_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$572
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$572_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$571_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$562_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:938.74-938.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:938$230
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937.74-937.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937$229
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 13
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2770.51-2770.142"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2770$498
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \A { \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid \wrapper.cpu.coreArea_fetch_rspArea_stalePacket }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282.68-2282.244"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282$371
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282.248-2282.426"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282$370
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [4]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282.430-2282.554"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282$369
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [3]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282.558-2282.619"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2282$368
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [2]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2277.226-2277.329"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2277$363
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2268.259-2268.362"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2268$355
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2263.66-2263.171"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2263$352
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.57-2241.614"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$336
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$335_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$333_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$331_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$329_Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7:4] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2307.8-2307.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2307.5-2309.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2094
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.8-2310.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2310.5-2312.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2091
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.8-2313.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.5-2315.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2088
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \S \wrapper.cpu.when_scheduler_l153
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.8-2320.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2320.5-2322.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2085
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2327.8-2327.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2327.5-2329.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2082
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2356.8-2356.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2356.5-2358.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2076
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2365.8-2365.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2365.5-2369.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2073
    parameter \WIDTH 3
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B 3'001
    connect \A $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368$403_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.53-2385.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2068_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2068_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2388.10-2388.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2067_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2067_CMP
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391.10-2391.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2066_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2066_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394.10-2394.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2065_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2065_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397.10-2397.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2064_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2064_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397.10-2397.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2385.5-2403.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2063
    parameter \WIDTH 64
    parameter \S_WIDTH 5
    connect \Y \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \S { $flatten\wrapper.\cpu.$procmux$2068_CMP $flatten\wrapper.\cpu.$procmux$2067_CMP $flatten\wrapper.\cpu.$procmux$2066_CMP $flatten\wrapper.\cpu.$procmux$2065_CMP $flatten\wrapper.\cpu.$procmux$2064_CMP }
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2431.8-2431.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2431.5-2433.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2060
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_intalu_aluNodeStage_result
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \B \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.56-2439.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2058_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2058_CMP
    connect \B 5'10110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2442.10-2442.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2057_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2057_CMP
    connect \B 5'10111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2445.10-2445.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2056_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2056_CMP
    connect \B 5'11000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2448.10-2448.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2055_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2055_CMP
    connect \B 5'10011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2451.10-2451.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2054_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2054_CMP
    connect \B 5'10100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2454.10-2454.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2053_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2053_CMP
    connect \B 5'10101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2457.10-2457.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2052_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2052_CMP
    connect \B 5'11001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2460.10-2460.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2051_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2051_CMP
    connect \B 5'11010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2463.10-2463.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2050_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2050_CMP
    connect \B 5'11011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2466.10-2466.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2049_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2049_CMP
    connect \B 6'100001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2469.10-2469.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2048_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2048_CMP
    connect \B 6'100100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2472.10-2472.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2047_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2047_CMP
    connect \B 6'100101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2475.10-2475.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2046_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2046_CMP
    connect \B 5'11100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2478.10-2478.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2045_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2045_CMP
    connect \B 5'11110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2481.10-2481.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2044_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2044_CMP
    connect \B 6'100010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2484.10-2484.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2043_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2043_CMP
    connect \B 6'100011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2487.10-2487.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2042_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2042_CMP
    connect \B 5'11101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2490.10-2490.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2041_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2041_CMP
    connect \B 5'11111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2493.10-2493.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2040_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2040_CMP
    connect \B 6'100000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2496.10-2496.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2039_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2039_CMP
    connect \B 6'110111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2499.10-2499.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2038_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2038_CMP
    connect \B 6'111000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2502.10-2502.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2037_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2037_CMP
    connect \B 6'110011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2505.10-2505.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2036_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2036_CMP
    connect \B 6'111001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.10-2508.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2035_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2035_CMP
    connect \B 6'111010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2511.10-2511.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2034_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2034_CMP
    connect \B 6'111011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2514.10-2514.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2033_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2033_CMP
    connect \B 6'110100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2517.10-2517.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2032_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2032_CMP
    connect \B 6'110101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2520.10-2520.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2031_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2031_CMP
    connect \B 6'110110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2523.10-2523.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2030_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2030_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2526.10-2526.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2439.5-2532.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2028
    parameter \WIDTH 64
    parameter \S_WIDTH 30
    connect \Y \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \S { $flatten\wrapper.\cpu.$procmux$2058_CMP $flatten\wrapper.\cpu.$procmux$2057_CMP $flatten\wrapper.\cpu.$procmux$2056_CMP $flatten\wrapper.\cpu.$procmux$2055_CMP $flatten\wrapper.\cpu.$procmux$2054_CMP $flatten\wrapper.\cpu.$procmux$2053_CMP $flatten\wrapper.\cpu.$procmux$2052_CMP $flatten\wrapper.\cpu.$procmux$2051_CMP $flatten\wrapper.\cpu.$procmux$2050_CMP $flatten\wrapper.\cpu.$procmux$2049_CMP $flatten\wrapper.\cpu.$procmux$2048_CMP $flatten\wrapper.\cpu.$procmux$2047_CMP $flatten\wrapper.\cpu.$procmux$2046_CMP $flatten\wrapper.\cpu.$procmux$2045_CMP $flatten\wrapper.\cpu.$procmux$2044_CMP $flatten\wrapper.\cpu.$procmux$2043_CMP $flatten\wrapper.\cpu.$procmux$2042_CMP $flatten\wrapper.\cpu.$procmux$2041_CMP $flatten\wrapper.\cpu.$procmux$2040_CMP $flatten\wrapper.\cpu.$procmux$2039_CMP $flatten\wrapper.\cpu.$procmux$2038_CMP $flatten\wrapper.\cpu.$procmux$2037_CMP $flatten\wrapper.\cpu.$procmux$2036_CMP $flatten\wrapper.\cpu.$procmux$2035_CMP $flatten\wrapper.\cpu.$procmux$2034_CMP $flatten\wrapper.\cpu.$procmux$2033_CMP $flatten\wrapper.\cpu.$procmux$2032_CMP $flatten\wrapper.\cpu.$procmux$2031_CMP $flatten\wrapper.\cpu.$procmux$2030_CMP \wrapper.cpu.when_branch_l98 }
    connect \B { $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2441$427_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444$428_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447$429_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2468$430_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471$431_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474$432_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2537.8-2537.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2537.5-2539.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2025
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A 5'00000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2540.8-2540.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2540.5-2547.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2022
    parameter \WIDTH 5
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2541.10-2541.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2541.7-2543.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2017
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2544.10-2544.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2544.7-2546.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2011
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552.8-2552.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2552.5-2554.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2007
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$436_Y
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555.8-2555.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2555.5-2562.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2004
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2556.10-2556.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2556.7-2558.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1999
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2557$438_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2559.10-2559.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2559.7-2561.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1993
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2567.8-2567.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2567.5-2569.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1989
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.when_IntAlu_l77
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2570.8-2570.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2570.5-2577.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1986
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2571.10-2571.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2571.7-2573.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1981
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$445_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2574.10-2574.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2574.7-2576.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1975
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441_Y
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.10-2602.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2587.5-2609.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$1966
    parameter \WIDTH 1
    parameter \S_WIDTH 6
    connect \Y \wrapper.cpu.coreArea_branch_logic_condition
    connect \S { $flatten\wrapper.\cpu.$procmux$1954_CMP $flatten\wrapper.\cpu.$procmux$1953_CMP $flatten\wrapper.\cpu.$procmux$1952_CMP $flatten\wrapper.\cpu.$procmux$1951_CMP $flatten\wrapper.\cpu.$procmux$1950_CMP $flatten\wrapper.\cpu.$procmux$1949_CMP }
    connect \B { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589$451_Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592$452_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598$454_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604$456_Y }
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613.56-2613.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613.5-2621.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1963
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_target [0]
    connect \S $flatten\wrapper.\cpu.$procmux$1957_CMP
    connect \B 1'0
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 [0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613.56-2613.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613.5-2621.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1960
    parameter \WIDTH 63
    connect \Y \wrapper.cpu.coreArea_branch_logic_target [63:1]
    connect \S $flatten\wrapper.\cpu.$procmux$1957_CMP
    connect \B \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [63:1]
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55 [63:1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.56-2625.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.5-2635.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1958_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1958_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2628.10-2628.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.5-2635.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1957_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1957_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2628.10-2628.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2625.5-2635.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1956
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isJump
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2263
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.56-2639.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1954_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1954_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2642.10-2642.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1953_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1953_CMP
    connect \B 3'110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2645.10-2645.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1952_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1952_CMP
    connect \B 3'111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2648.10-2648.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1951_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1951_CMP
    connect \B 4'1000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2651.10-2651.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1950_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1950_CMP
    connect \B 4'1001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2654.10-2654.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1949_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1949_CMP
    connect \B 4'1010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2654.10-2654.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2639.5-2661.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1948
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isBranch
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2261
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2776.8-2776.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2776.5-2778.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1945
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784.8-2784.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2784.5-2786.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1942
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2792.8-2792.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2792.5-2794.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1939
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2800.8-2800.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2800.5-2802.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1936
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2834.8-2834.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2834.5-2836.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1925
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2837.8-2837.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2837.5-2839.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1922
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2844.8-2844.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2844.5-2846.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1919
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2854.8-2854.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2854.5-2856.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1916
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.8-2857.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2857.5-2859.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1913
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2864.8-2864.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2864.5-2866.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1910
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2886.8-2886.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2886.5-2888.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1904
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2889.8-2889.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2889.5-2891.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1901
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2896.8-2896.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2896.5-2898.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1898
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2917.8-2917.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2917.5-2919.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1895
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1890
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1882
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1874
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1864
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1861_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3081.12-3081.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3081.9-3083.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1861
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1861_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \A $flatten\wrapper.\cpu.$procmux$1859_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3078.12-3078.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3078.9-3080.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1859
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1859_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1854
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1851_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3075.12-3075.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3075.9-3077.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1851
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1851_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3072.12-3072.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3072.9-3074.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1849
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1844
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1841_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3069.12-3069.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3069.9-3071.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1841
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1841_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \A $flatten\wrapper.\cpu.$procmux$1839_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3066.12-3066.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3066.9-3068.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1839
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1839_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1834
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1831_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3063.12-3063.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3063.9-3065.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1831
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1831_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B 1'1
    connect \A $flatten\wrapper.\cpu.$procmux$1829_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3060.12-3060.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3060.9-3062.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1829
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1829_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1824
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1815_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3018.16-3018.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3018.13-3024.16"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1815
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1815_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B \wrapper.cpu.coreArea_branch_logic_target
    connect \A $flatten\wrapper.\cpu.$procmux$1812_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3021.18-3021.55|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3021.15-3023.18"
  cell $mux $flatten\wrapper.\cpu.$procmux$1812
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1812_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022$557_Y
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1807
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3027$558_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1801
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
    connect \S \reset
    connect \B 16'0000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1798_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3029.12-3029.39|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3029.9-3031.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1798
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$procmux$1798_Y
    connect \S \wrapper.cpu.coreArea_fetch_flushPending
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030$559_Y
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1793
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1787
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1784_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.12-3038.35|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.9-3040.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1784
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1784_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1782_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3035.12-3035.50|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3035.9-3037.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1782
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1782_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1780_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3032.12-3032.34|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3032.9-3034.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1780
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1780_Y
    connect \S \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1775
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \S \reset
    connect \B 3'001
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1769
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$procmux$1766_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3054.12-3054.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3054.9-3056.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1766
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$procmux$1766_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055$588_Y
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1761
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1758_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3057.12-3057.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3057.9-3059.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1758
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1758_Y
    connect \S \checker_inst.rvfi_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058$589_Y
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1723
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$548
    connect \S \reset
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$587
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1708
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$561
    connect \S \reset
    connect \B 32'x
    connect \A $flatten\wrapper.\cpu.$procmux$1705_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.12-3041.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.9-3043.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1705
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1705_Y
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$568_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.10-2994.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2994.7-3096.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1690
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$570
    connect \S \reset
    connect \B 32'x
    connect \A $flatten\wrapper.\cpu.$procmux$1687_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3044.12-3044.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3044.9-3046.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1687
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1687_Y
    connect \S \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$577_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$561
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.12-3047.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.9-3049.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1669
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$579
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$586_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$570
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3051.12-3051.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3051.9-3053.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1660
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$587
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$579
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1614
    parameter \WIDTH 6
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1610
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1606
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1602
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1598
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1594
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1590
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.10-3109.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.7-3113.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1586
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3106.10-3106.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3106.7-3108.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1582
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3103.10-3103.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3103.7-3105.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1578
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B \wrapper.cpu.coreArea_pc_PC_cur
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1562
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.10-3109.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.7-3113.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1558
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1418
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1414
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1410
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1406
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.10-3114.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3114.7-3128.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1402
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.10-3109.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3109.7-3113.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1398
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2245
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_rvfiPlugin_order
    connect \D $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2244
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_currentEpoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2243
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_init_value
    connect \D $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2242
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
    connect \D $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$548
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2241
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2240
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_flushPending
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2239
    parameter \WIDTH 16
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_epoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2238
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_inflight
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2237
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pc_PC_cur
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2236
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2235
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2234
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2233
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2232
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2231
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.3-3098.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2230
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2229
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2228
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2227
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2226
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2225
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2224
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2223
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2222
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2221
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2220
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2219
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2218
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2217
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2216
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2215
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2214
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2213
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2212
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2211
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2210
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2209
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \D \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2208
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2207
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2206
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2205
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
    connect \D \wrapper.cpu.coreArea_branch_logic_willTrap
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2204
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2203
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2202
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2201
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2200
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2199
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2198
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2197
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2196
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \D \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2195
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \D \wrapper.cpu.coreArea_branch_logic_target
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2194
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2189
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2188
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2187
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2185
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2184
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2183
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2182
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2181
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2180
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2179
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2178
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2177
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2176
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2175
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2174
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2173
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2172
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2171
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2170
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2169
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2168
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2167
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2166
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3100.3-3183.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2165
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.11-3048.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$586
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$586_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$583_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$577
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$577_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$576_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$574_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$568
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$568_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$565_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471.52-2471.141"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471$431
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2471$431_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444.52-2444.143"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444$428
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2444$428_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$573
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$573_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$572_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$564
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$564_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$563_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$571
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$571_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$562
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$562_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2665.46-2665.90"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2665$464
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_misaligned
    connect \A \wrapper.cpu.coreArea_branch_logic_target [1:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592.44-2592.118"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592$452
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592$452_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2375.33-2375.77"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2375$404
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l251
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.131-2343.190"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$390
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$390_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342.74-2342.125"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$387
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$387_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:857.59-857.150"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:857$177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:854.59-854.170"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:854$176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2601.44-2601.101"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2601$455
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2595.44-2595.117"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2595$453
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.130-2230.195"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$317
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$317_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.44-2664.143"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$461
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$461_Y
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$460_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_isJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.97-2347.177"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347$396
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347$396_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2240.46-2240.122"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2240$328
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \B \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972.131-2972.169"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$537
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$537_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572.170-2572.202"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$444
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$444_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_willTrap
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235.85-2235.120"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235$325
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235$325_Y
    connect \A \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233.99-2233.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233$322
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233$322_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdFire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.202-2230.227"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$319
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$319_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.91-2230.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$315
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$315_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972.50-2972.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$538
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$537_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$536_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972.51-2972.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$536
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2972$536_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965.52-2965.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965$534
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2961.52-2961.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2961$533
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2754.68-2754.204"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2754$491
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$389_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2753.55-2753.145"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2753$489
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.rvfi_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686.57-2686.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686$481
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686$480_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685.57-2685.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$479
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$478_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684.57-2684.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684$477
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684$476_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2675.29-2675.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2675$474
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l90
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2668.63-2668.129"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2668$467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$444_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2666.44-2666.108"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2666$465
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_willTrap
    connect \B \wrapper.cpu.coreArea_branch_logic_misaligned
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.42-2664.245"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$463
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_doJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$462_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.43-2664.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$462
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$462_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \A $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$461_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664.77-2664.142"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$460
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2664$460_Y
    connect \B \wrapper.cpu.coreArea_branch_logic_condition
    connect \A \wrapper.cpu.coreArea_branch_logic_isBranch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2580.29-2580.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2580$449
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_IntAlu_l77
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572.62-2572.203"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$445
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$445_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2572$444_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568.60-2568.159"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$441_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \A $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$440_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363.55-2363.147"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2363$401
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.51-2347.178"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347$397
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347$396_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.33-2343.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$391
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$390_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$389_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343.34-2343.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$389
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2343$389_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342.33-2342.126"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$388
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2342$387_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235.48-2235.121"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235$326
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2235$325_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233.60-2233.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233$323
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2233$322_Y
    connect \A $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$315_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.49-2230.228"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$319_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$318_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.50-2230.196"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$318
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$318_Y
    connect \B $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$317_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$316_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230.51-2230.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$316
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$316_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2230$315_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604.44-2604.102"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604$456
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604$456_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598.44-2598.118"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598$454
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2598$454_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997.74-997.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:997$273
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:996.74-996.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:996$272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93
    connect \B 4'1101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.74-991.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$269
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:990.74-990.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:990$268
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:986.74-986.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:986$265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:985.74-985.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:985$264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:984.74-984.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:984$263
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:980.74-980.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:980$260
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:979.74-979.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:979$259
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:978.74-978.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:978$258
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:973.74-973.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:973$255
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89
    connect \A { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:972.74-972.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:972$254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:970.74-970.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:970$252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60
    connect \B 3'110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:969.74-969.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:969$251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:967.74-967.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:967$249
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:966.74-966.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:966$248
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:961.74-961.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:961$245
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22
    connect \B 5'10010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960.74-960.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960$244
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:949.74-949.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:949$241
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:948.74-948.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:948$240
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:946.74-946.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:946$238
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:945.74-945.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:945$237
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:942.73-942.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:942$234
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:941.73-941.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:941$232
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:934.74-934.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:934$228
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:931.73-931.200"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:931$227
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:930.71-930.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:930$225
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:929.65-929.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:929$223
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1]
    connect \B 7'1011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:929.150-929.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:929$221
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [0]
    connect \B 5'11011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:928.64-928.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:928$219
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
    connect \B 9'101011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:927.63-927.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:927$217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923.64-923.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923$214
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7]
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:3] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [1:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923.150-923.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923$212
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [6]
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923.236-923.355"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923$210
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [5]
    connect \B 9'101001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923.359-923.461"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:923$208
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [4]
    connect \B 7'1001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:922.63-922.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:922$207
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
    connect \B 5'10011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:921.63-921.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:921$205
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
    connect \B 7'1100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686.97-2686.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686$480
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2686$480_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685.97-2685.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$478
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2685$478_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684.97-2684.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684$476
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2684$476_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2676.29-2676.96"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2676$475
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l98
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589.44-2589.118"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589$451
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589$451_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568.61-2568.113"
  cell $not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$440
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2568$440_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553.60-2553.111"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$435
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2553$435_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.44-2428.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$422
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428$422_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427.44-2427.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$420
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2427$420_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411.48-2411.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411$415
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2411$415_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410.48-2410.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410$413
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410$413_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2362.60-2362.104"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2362$400
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2341.33-2341.108"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2341$386
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l153
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2340.33-2340.107"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2340$385
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l149
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2339.33-2339.108"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2339$384
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l145
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2281.67-2281.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2281$367
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2276.67-2276.140"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2276$362
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2268.68-2268.148"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2268$358
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2]
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2267.63-2267.136"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2267$354
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2262.65-2262.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2262$351
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2261.64-2261.144"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2261$349
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2256.62-2256.135"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2256$345
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2251.60-2251.133"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2251$341
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.60-2241.142"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$335
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$335_Y
    connect \B 5'10111
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.146-2241.228"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$333
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$333_Y
    connect \B 7'1101111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.232-2241.349"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$331_Y
    connect \B 8'11100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241.353-2241.455"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2241$329_Y
    connect \B 8'10010011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2234.47-2234.111"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2234$324
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 16
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
    connect \B \wrapper.cpu.coreArea_fetch_epoch
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1043.75-1043.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1043$313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113
    connect \B 6'100000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1042.75-1042.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1042$311
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112
    connect \B 6'101000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1041.75-1041.148"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1041$309
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1037.74-1037.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1037$306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1036.74-1036.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1036$304
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82
    connect \B 6'101010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1032.76-1032.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1032$301
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3]
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1031.75-1031.204"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1031$300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1030.75-1030.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1030$298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105
    connect \B 5'11101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1026.75-1026.199"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1026$295
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2]
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1025.74-1025.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1025$294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1024.74-1024.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1024$292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1020.76-1020.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1020$289
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [6]
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1019.75-1019.204"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1019$288
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1018.74-1018.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1018$286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99
    connect \B 4'1001
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1014.75-1014.199"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1014$283
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [5]
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1013.74-1013.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1013$282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1012.74-1012.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1012$280
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048.11-3048.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$583
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3048$583_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$564_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$570
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045.11-3045.103"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$574
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$574_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3045$573_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$543[31:0]$561
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042.11-3042.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$565
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$565_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3042$564_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474.52-2474.141"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474$432
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2474$432_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447.52-2447.143"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447$429
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2447$429_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:916.68-916.129"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:916$201
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:915.66-915.122"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:915$200
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906.60-906.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906$197
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:884.60-884.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:884$190
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:876.60-876.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:876$188
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:862.60-862.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:862$181
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:851.57-851.168"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:851$175
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:838.41-838.96"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:838$174
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_fetch_inflight
    connect \B \wrapper.cpu.coreArea_fetch_cmdFire
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058.41-3058.89"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058$589
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3058$589_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055.37-3055.68"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055$588
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3055$588_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030.36-3030.67"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030$559
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3030$559_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022.40-3022.81"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022$557
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3022$557_Y
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368.49-2368.128"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368$403
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2368$403_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \reg "ibus_resp_id"
  cell $anyseq $flatten\wrapper.$anyseq$17
    parameter \WIDTH 16
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \reg "ibus_resp_addr"
  cell $anyseq $flatten\wrapper.$anyseq$16
    parameter \WIDTH 64
    connect \Y \wrapper.ibus_resp_addr
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \reg "ibus_resp_data"
  cell $anyseq $flatten\wrapper.$anyseq$15
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \reg "ibus_resp_valid"
  cell $anyseq $flatten\wrapper.$anyseq$14
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "insn_or.v:50.26-50.51"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_or.v:50$168
    parameter \WIDTH 64
    connect \Y \checker_inst.spec_rd_wdata
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_or.v:50$166_Y
    connect \B \checker_inst.insn_spec.result
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "insn_or.v:50.26-50.51"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_or.v:50$166
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_or.v:50$166_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "insn_or.v:45.26-45.57"
  cell $or $flatten\checker_inst.\insn_spec.$or$insn_or.v:45$157
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.insn_spec.result
    connect \B \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "insn_or.v:46.23-46.136"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$164_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$163_Y
  end
  attribute \src "insn_or.v:46.23-46.106"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$163_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$162_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$161_Y
  end
  attribute \src "insn_or.v:46.23-46.80"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_or.v:46$161_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$160_Y
    connect \A \checker_inst.valid
  end
  attribute \src "insn_or.v:46.110-46.136"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$164_Y
    connect \B 6'110011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "insn_or.v:46.84-46.106"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$162_Y
    connect \B 3'110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  end
  attribute \src "insn_or.v:46.54-46.80"
  cell $logic_not $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$160
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_or.v:46$160_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:25]
  end
  attribute \src "insn_or.v:51.26-51.43"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_or.v:51$169
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_pc_wdata
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  end
  attribute \src "rvfi_insn_check.sv:69.54-69.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:69$25
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs2_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:68.54-68.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:68$22
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:134.8-134.14|rvfi_insn_check.sv:134.4-139.7"
  cell $mux $flatten\checker_inst.$procmux$1274
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \S \checker_inst.reset
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1245
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B $flatten\checker_inst.$procmux$1240_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23|rvfi_insn_check.sv:163.6-164.30"
  cell $mux $flatten\checker_inst.$procmux$1240
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1240_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1237
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B $flatten\checker_inst.$procmux$1232_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23|rvfi_insn_check.sv:166.6-167.30"
  cell $mux $flatten\checker_inst.$procmux$1232
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1232_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1229
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B $flatten\checker_inst.$procmux$1222_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29|rvfi_insn_check.sv:170.7-171.42"
  cell $mux $flatten\checker_inst.$procmux$1222
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1222_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1218
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:174$82_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B $flatten\checker_inst.$procmux$1211_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29|rvfi_insn_check.sv:173.7-174.42"
  cell $mux $flatten\checker_inst.$procmux$1211
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1211_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1189
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:173.11-173.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:173$81_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
    connect \A \checker_inst.reset
  end
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2150
    connect \B \checker_inst.check
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:138.11-138.39"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
    connect \B $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
    connect \B \checker_inst.spec_valid
    connect \A \checker_inst.check
  end
  attribute \src "rvfi_insn_check.sv:136.11-136.30"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
    connect \B $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  cell $not $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
    connect \B \checker_inst.pc_wdata
    connect \A \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A \checker_inst.spec_rd_wdata
  end
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "rvfi_insn_check.sv:174.15-174.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:174$83_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  end
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  end
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  end
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  end
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "rvfi_testbench.sv:54.12-54.23"
  cell $eq $eq$rvfi_testbench.sv:54$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.check
    connect \B 5'10100
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  cell $eq $eq$rvfi_testbench.sv:30$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$rvfi_testbench.sv:30$5_Y
    connect \B $initstate$2_wire
    connect \A \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2262
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2263
    connect \A { $flatten\wrapper.\cpu.$procmux$1958_CMP $flatten\wrapper.\cpu.$procmux$1957_CMP }
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2260
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2261
    connect \A { $flatten\wrapper.\cpu.$procmux$1954_CMP $flatten\wrapper.\cpu.$procmux$1953_CMP $flatten\wrapper.\cpu.$procmux$1952_CMP $flatten\wrapper.\cpu.$procmux$1951_CMP $flatten\wrapper.\cpu.$procmux$1950_CMP $flatten\wrapper.\cpu.$procmux$1949_CMP }
  end
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  cell $add $add$rvfi_testbench.sv:37$9
    parameter \Y_WIDTH 8
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $add$rvfi_testbench.sv:37$9_Y
    connect \B $auto$wreduce.cc:514:run$2264 [0]
    connect \A \cycle_reg
  end
  connect $auto$wreduce.cc:514:run$2264 [7:1] 7'0000000
  connect $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [78:0] { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3296$611_EN[79:0]$615 [79] }
  connect $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [62:0] { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3214$591_EN[63:0]$597 [63] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  connect \checker_inst.insn_spec.insn_funct7 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:25]
  connect \checker_inst.insn_spec.insn_opcode \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.insn_rs2 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_spec.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_rmask 8'00000000
  connect \checker_inst.insn_spec.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_wmask 8'00000000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata \checker_inst.spec_rd_wdata
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.insn_spec.spec_trap 1'0
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_rmask 8'00000000
  connect \checker_inst.mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_wmask 8'00000000
  connect \checker_inst.pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rs2_rdata_or_zero \checker_inst.insn_spec.rvfi_rs2_rdata
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'10
  connect \checker_inst.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rmask 8'00000000
  connect \checker_inst.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_wmask 8'00000000
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \checker_inst.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \checker_inst.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_rmask 8'00000000
  connect \checker_inst.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_wmask 8'00000000
  connect \checker_inst.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.spec_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [24:20]
  connect \checker_inst.spec_trap 1'0
  connect \checker_inst.trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'10
  connect \rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rmask 8'00000000
  connect \rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_wmask 8'00000000
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.clock \clock
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_48 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_49 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_51 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_50
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_52 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_53 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_54 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_56 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_57 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1 16484
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_101 1073758248
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_102 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_103 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_104 16392
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_107 28708
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_108 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_109 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 8'00000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_110 4096
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12 8192
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15 16488
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18 20480
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21 20524
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24 1073741856
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27 12332
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3 12388
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 4128
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33 32
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36 4136
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42 24612
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 24676
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 32
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54 32
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [11:6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [4:3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [1:0] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 36
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 12288
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65 1073745928
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7 20548
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 1073750048
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 28688
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 [2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81 8224
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [12:7] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [5:4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [2:0] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 100
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9 24644
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94 1073758304
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 8224
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_99 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_100 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [6] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_105 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_106 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_111 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_112 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_113 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu._zz_coreArea_branch_logic_target \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_3 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_55
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext { 2'00 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement }
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_1 { 3'000 \wrapper.cpu.coreArea_fetch_cmdFire }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_2 \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_3 { 3'000 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_4 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid { 2'00 \wrapper.cpu.coreArea_fetch_fifo.io_availability }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [1:0] { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID 16511
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2 8211
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [3:2] { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6 32'10111100000000000111000001110111
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8 4115
  connect \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.spec_pc_wdata
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu.coreArea_branch_logic_imm \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_branch_logic_src1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src1U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_branch_logic_src2U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_dispatcher_hcs_hazards 4'0000
  connect \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear 1'0
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clk \clock
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_fetch_fifo.io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_reset \reset
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo_io_availability \wrapper.cpu.coreArea_fetch_fifo.io_availability
  connect \wrapper.cpu.coreArea_fetch_fifo_io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo_io_push_ready \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  connect \wrapper.cpu.coreArea_fetch_io_currentEpoch \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_fetch_io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready 1'1
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.coreArea_pc_exception_payload_vector 64'x
  connect \wrapper.cpu.coreArea_pc_exception_valid 1'0
  connect \wrapper.cpu.coreArea_pc_flush_payload_address 64'x
  connect \wrapper.cpu.coreArea_pc_flush_valid 1'0
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_pc_jump_payload_target \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_pc_jump_valid \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC \wrapper.cpu.coreArea_pc_PC_cur
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l136 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l136 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92 \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l130 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET \wrapper.cpu.coreArea_branch_logic_target
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP \wrapper.cpu.coreArea_branch_logic_willTrap
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready 1'1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl 2'10
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode 2'11
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_sext \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk \clock
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset \reset
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  connect \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_srcPlugin_wasReset 1'0
  connect \wrapper.cpu.io_clk \clock
  connect \wrapper.cpu.io_clkEnable 1'1
  connect \wrapper.cpu.io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.io_iBus_cmd_ready 1'1
  connect \wrapper.cpu.io_iBus_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.io_iBus_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.io_iBus_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.io_iBus_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.io_iBus_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.io_reset \reset
  connect \wrapper.cpu.io_rvfi_halt 1'0
  connect \wrapper.cpu.io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_rvfi_intr 1'0
  connect \wrapper.cpu.io_rvfi_ixl 2'10
  connect \wrapper.cpu.io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mode 2'11
  connect \wrapper.cpu.io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.when_CtrlLink_l191 \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  connect \wrapper.cpu.when_CtrlLink_l191_2 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.when_CtrlLink_l198 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.when_CtrlLink_l198_1 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  connect \wrapper.cpu.when_CtrlLink_l198_2 \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.when_CtrlLink_l198_3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.when_CtrlLink_l198_4 \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.when_IntAlu_l34 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.when_scheduler_l201 \wrapper.cpu.when_scheduler_l188
  connect \wrapper.ibus_resp_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.ibus_resp_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.ibus_resp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'10
  connect \wrapper.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rmask 8'00000000
  connect \wrapper.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_wmask 8'00000000
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
end
