# Projetos-VHDL

Half_adder:
![image](https://user-images.githubusercontent.com/59696629/91662985-4f18d480-eabc-11ea-801c-1e0a6bdee4b2.png)
