Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date              : Tue Sep 25 12:06:22 2018
| Host              : leonardo-pc running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design            : system_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.10 04-04-2017
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.352      -41.065                    220                20398        0.030        0.000                      0                20398        3.498        0.000                       0                  7665  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.352      -41.065                    220                20075        0.030        0.000                      0                20075        3.498        0.000                       0                  7665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.481        0.000                      0                  323        0.092        0.000                      0                  323  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :          220  Failing Endpoints,  Worst Slack       -0.352ns,  Total Violation      -41.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.302ns  (logic 0.563ns (4.576%)  route 11.739ns (95.424%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.996ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.739    14.271    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][7]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.018    14.090    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][7]/C
                         clock pessimism              0.043    14.133                     
                         clock uncertainty           -0.140    13.993                     
    SLICE_X46Y364        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    13.919    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][7]
  -------------------------------------------------------------------
                         required time                         13.919                     
                         arrival time                         -14.271                     
  -------------------------------------------------------------------
                         slack                                 -0.352                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][0]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][3]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][8]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][8]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][25]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][25]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][26]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][26]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][26]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][27]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][27]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata_reg[2][27]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_wdata_reg[0][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 0.563ns (4.578%)  route 11.736ns (95.422%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.996ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.736    14.268    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_wdata_reg[0][30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.017    14.089    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X46Y364        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_wdata_reg[0][30]/C
                         clock pessimism              0.043    14.132                     
                         clock uncertainty           -0.140    13.992                     
    SLICE_X46Y364        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    13.918    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_wdata_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.918                     
                         arrival time                         -14.268                     
  -------------------------------------------------------------------
                         slack                                 -0.350                     

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 0.563ns (4.603%)  route 11.668ns (95.397%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.996ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.668    14.200    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X47Y366        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.005    14.077    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X47Y366        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][5]/C
                         clock pessimism              0.043    14.120                     
                         clock uncertainty           -0.140    13.980                     
    SLICE_X47Y366        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    13.906    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.906                     
                         arrival time                         -14.200                     
  -------------------------------------------------------------------
                         slack                                 -0.294                     

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 0.563ns (4.603%)  route 11.668ns (95.397%))
  Logic Levels:           7  (BUFGCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.393ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.996ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.806     1.969    static         system_i/artico3_shuffler_0/U0/shuffler_control/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.048 f  static         system_i/artico3_shuffler_0/U0/shuffler_control/reg_wop_reg[2]/Q
                         net (fo=4, routed)           0.702     2.750    static         system_i/artico3_shuffler_0/U0/axi_reg_W_op[2]
    SLICE_X40Y49         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.848 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5/O
                         net (fo=4, routed)           1.562     4.410    static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_5_n_0
    SLICE_X39Y90         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.460 r  static         system_i/artico3_shuffler_0/U0/id_current_inferred_i_2/O
                         net (fo=16, routed)          2.255     6.715    static         system_i/artico3_shuffler_0/U0/id_current[2]
    SLICE_X43Y191        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.805 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16/O
                         net (fo=1, routed)           1.196     8.001    static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_16_n_0
    SLICE_X43Y191        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     8.090 r  static         system_i/artico3_shuffler_0/U0/id_ack_reg_inferred_i_8/O
                         net (fo=3, routed)           0.418     8.508    static         system_i/artico3_shuffler_0/U0/id_ack_reg[0]
    SLICE_X44Y168        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.547 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer_i_1/O
                         net (fo=1, routed)           2.165    10.712    static         system_i/artico3_shuffler_0/U0/I
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.740 f  static         system_i/artico3_shuffler_0/U0/reset_gen[0].gbuff_rstgen.reset_buffer/O
                         net (fo=148, routed)         1.702    12.442    static         system_i/artico3_shuffler_0/U0/artico3_aresetn[0]
    SLICE_X46Y204        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.532 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1/O
                         net (fo=255, routed)         1.668    14.200    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0
    SLICE_X47Y366        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918    12.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    12.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.005    14.077    static         system_i/artico3_shuffler_0/U0/artico3_aclk[0]
    SLICE_X47Y366        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][5]/C
                         clock pessimism              0.043    14.120                     
                         clock uncertainty           -0.140    13.980                     
    SLICE_X47Y366        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    13.906    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_addr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         13.906                     
                         arrival time                         -14.200                     
  -------------------------------------------------------------------
                         slack                                 -0.294                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns
    Source Clock Delay      (SCD):    4.010ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Net Delay (Source):      1.938ns (routing 1.096ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.187ns (routing 1.209ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918     2.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X1Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[2].gbuff_clkgen.clock_buffer/O
    X2Y3 (CLOCK_ROOT)    net (fo=416, routed)         1.938     4.010    static         system_i/artico3_shuffler_0/U0/artico3_aclk[2]
    SLICE_X44Y257        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[2][15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y257        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.068 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[2][15]/Q
                         net (fo=1, routed)           0.124     4.192    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[2]__0[15]
    SLICE_X46Y255        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[1][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        2.230     2.393    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X1Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.421 r  static         system_i/artico3_shuffler_0/U0/clock_gen[2].gbuff_clkgen.clock_buffer/O
    X2Y3 (CLOCK_ROOT)    net (fo=416, routed)         2.187     4.608    static         system_i/artico3_shuffler_0/U0/artico3_aclk[2]
    SLICE_X46Y255        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[1][15]/C
                         clock pessimism             -0.508     4.100                     
    SLICE_X46Y255        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.162    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_wdata_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -4.162                     
                         arrival time                           4.192                     
  -------------------------------------------------------------------
                         slack                                  0.030                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/a3_slot_4/U0/register_bank[1].reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/a3_slot_4/U0/register_bank[1].reg_out_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.654ns
    Source Clock Delay      (SCD):    4.061ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      2.181ns (routing 1.222ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.445ns (routing 1.340ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.726     1.856    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.880 r  static         system_i/artico3_shuffler_0/U0/clock_gen[4].gbuff_clkgen.clock_buffer/O
    X0Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.181     4.061    boundary       system_i/a3_slot_4/U0/s_artico3_aclk
    SLICE_X23Y365        FDRE                                         r  reconfigurable system_i/a3_slot_4/U0/register_bank[1].reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X23Y365        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.122 r  reconfigurable system_i/a3_slot_4/U0/register_bank[1].reg_reg[0]/Q
                         net (fo=1, routed)           0.069     4.191    reconfigurable system_i/a3_slot_4/U0/reg_dout[1]_12[0]
    SLICE_X23Y363        FDRE                                         r  reconfigurable system_i/a3_slot_4/U0/register_bank[1].reg_out_reg[1][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        2.018     2.181    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.209 r  static         system_i/artico3_shuffler_0/U0/clock_gen[4].gbuff_clkgen.clock_buffer/O
    X0Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.445     4.654    boundary       system_i/a3_slot_4/U0/s_artico3_aclk
    SLICE_X23Y363        FDRE                                         r  reconfigurable system_i/a3_slot_4/U0/register_bank[1].reg_out_reg[1][0]/C
                         clock pessimism             -0.556     4.098                     
    SLICE_X23Y363        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.160    reconfigurable   system_i/a3_slot_4/U0/register_bank[1].reg_out_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -4.160                     
                         arrival time                           4.191                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      1.905ns (routing 1.090ns, distribution 0.815ns)
  Clock Net Delay (Destination): 2.153ns (routing 1.201ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918     2.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X1Y9     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[3].gbuff_clkgen.clock_buffer/O
    X2Y3 (CLOCK_ROOT)    net (fo=416, routed)         1.905     3.977    static         system_i/artico3_shuffler_0/U0/artico3_aclk[3]
    SLICE_X47Y236        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[2][28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y236        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.035 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[2][28]/Q
                         net (fo=1, routed)           0.074     4.109    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[2]__0[28]
    SLICE_X47Y237        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[1][28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        2.230     2.393    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X1Y9     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.421 r  static         system_i/artico3_shuffler_0/U0/clock_gen[3].gbuff_clkgen.clock_buffer/O
    X2Y3 (CLOCK_ROOT)    net (fo=416, routed)         2.153     4.574    static         system_i/artico3_shuffler_0/U0/artico3_aclk[3]
    SLICE_X47Y237        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[1][28]/C
                         clock pessimism             -0.556     4.018                     
    SLICE_X47Y237        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.078    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -4.078                     
                         arrival time                           4.109                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/a3_slot_0/U0/register_bank[0].reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/a3_slot_0/U0/register_bank[0].reg_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.590ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      1.927ns (routing 0.996ns, distribution 0.931ns)
  Clock Net Delay (Destination): 2.169ns (routing 1.096ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918     2.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         1.927     3.999    boundary       system_i/a3_slot_0/U0/s_artico3_aclk
    SLICE_X57Y362        FDRE                                         r  reconfigurable system_i/a3_slot_0/U0/register_bank[0].reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y362        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.057 r  reconfigurable system_i/a3_slot_0/U0/register_bank[0].reg_reg[2]/Q
                         net (fo=1, routed)           0.072     4.129    reconfigurable system_i/a3_slot_0/U0/reg_dout[0]_11[2]
    SLICE_X57Y363        FDRE                                         r  reconfigurable system_i/a3_slot_0/U0/register_bank[0].reg_out_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        2.230     2.393    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.421 r  static         system_i/artico3_shuffler_0/U0/clock_gen[0].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.169     4.590    boundary       system_i/a3_slot_0/U0/s_artico3_aclk
    SLICE_X57Y363        FDRE                                         r  reconfigurable system_i/a3_slot_0/U0/register_bank[0].reg_out_reg[0][2]/C
                         clock pessimism             -0.554     4.036                     
    SLICE_X57Y363        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.098    reconfigurable   system_i/a3_slot_0/U0/register_bank[0].reg_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -4.098                     
                         arrival time                           4.129                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.060ns (32.609%)  route 0.124ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Net Delay (Source):      1.988ns (routing 0.989ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.090ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        1.918     2.048    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y9     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.072 r  static         system_i/artico3_shuffler_0/U0/clock_gen[1].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         1.988     4.060    static         system_i/artico3_shuffler_0/U0/artico3_aclk[1]
    SLICE_X45Y307        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[1][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X45Y307        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.120 r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[1][4]/Q
                         net (fo=1, routed)           0.124     4.244    static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[1]__0[4]
    SLICE_X46Y307        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4337, routed)        2.230     2.393    static         system_i/artico3_shuffler_0/U0/s_axi_aclk
    BUFGCE_HDIO_X0Y9     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     2.421 r  static         system_i/artico3_shuffler_0/U0/clock_gen[1].gbuff_clkgen.clock_buffer/O
    X2Y4 (CLOCK_ROOT)    net (fo=416, routed)         2.242     4.663    static         system_i/artico3_shuffler_0/U0/artico3_aclk[1]
    SLICE_X46Y307        FDRE                                         r  static         system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[0][4]/C
                         clock pessimism             -0.510     4.153                     
    SLICE_X46Y307        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.213    static           system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_addr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -4.213                     
                         arrival time                           4.244                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.558ns (routing 0.352ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.393ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.558     1.688    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.747 r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.171     1.918    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRH4
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.794     1.957    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.161     1.796                     
    SLICE_X37Y80         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.886    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.886                     
                         arrival time                           1.918                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.558ns (routing 0.352ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.393ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.558     1.688    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.747 r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.171     1.918    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRH4
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.794     1.957    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.161     1.796                     
    SLICE_X37Y80         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.886    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.886                     
                         arrival time                           1.918                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.558ns (routing 0.352ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.393ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.558     1.688    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.747 r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.171     1.918    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRH4
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.794     1.957    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.161     1.796                     
    SLICE_X37Y80         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.886    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.886                     
                         arrival time                           1.918                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.558ns (routing 0.352ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.393ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.558     1.688    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.747 r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.171     1.918    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRH4
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.794     1.957    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.161     1.796                     
    SLICE_X37Y80         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.886    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.886                     
                         arrival time                           1.918                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.059ns (25.652%)  route 0.171ns (74.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.558ns (routing 0.352ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.393ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.558     1.688    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.747 r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.171     1.918    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRH4
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.794     1.957    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X37Y80         RAMD32                                       r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.161     1.796                     
    SLICE_X37Y80         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.886    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.886                     
                         arrival time                           1.918                     
  -------------------------------------------------------------------
                         slack                                  0.032                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y45  system_i/a3_slot_3/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y45  system_i/a3_slot_3/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y46  system_i/a3_slot_3/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y46  system_i/a3_slot_3/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y45  system_i/a3_slot_3/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y49  system_i/a3_slot_6/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y72  system_i/a3_slot_0/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y73  system_i/a3_slot_0/U0/memory_bank[1].mem_i/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y45  system_i/a3_slot_3/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y45  system_i/a3_slot_3/U0/memory_bank[0].mem_i/mem_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.106ns (2.526%)  route 4.090ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.802     6.105    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.566    11.696    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[0]/C
                         clock pessimism              0.096    11.792                     
                         clock uncertainty           -0.140    11.652                     
    SLICE_X38Y110        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.586    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[0]
  -------------------------------------------------------------------
                         required time                         11.586                     
                         arrival time                          -6.105                     
  -------------------------------------------------------------------
                         slack                                  5.481                     

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.106ns (2.526%)  route 4.090ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.802     6.105    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.566    11.696    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[1]/C
                         clock pessimism              0.096    11.792                     
                         clock uncertainty           -0.140    11.652                     
    SLICE_X38Y110        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.586    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.586                     
                         arrival time                          -6.105                     
  -------------------------------------------------------------------
                         slack                                  5.481                     

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.106ns (2.526%)  route 4.090ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.802     6.105    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.566    11.696    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[2]/C
                         clock pessimism              0.096    11.792                     
                         clock uncertainty           -0.140    11.652                     
    SLICE_X38Y110        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.586    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.586                     
                         arrival time                          -6.105                     
  -------------------------------------------------------------------
                         slack                                  5.481                     

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.106ns (2.526%)  route 4.090ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.352ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.802     6.105    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.566    11.696    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[3]/C
                         clock pessimism              0.096    11.792                     
                         clock uncertainty           -0.140    11.652                     
    SLICE_X38Y110        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.586    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.586                     
                         arrival time                          -6.105                     
  -------------------------------------------------------------------
                         slack                                  5.481                     

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.106ns (2.527%)  route 4.089ns (97.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.801     6.104    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.568    11.698    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[4]/C
                         clock pessimism              0.096    11.794                     
                         clock uncertainty           -0.140    11.654                     
    SLICE_X38Y110        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.588    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[4]
  -------------------------------------------------------------------
                         required time                         11.588                     
                         arrival time                          -6.104                     
  -------------------------------------------------------------------
                         slack                                  5.484                     

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.106ns (2.527%)  route 4.089ns (97.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.801     6.104    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.568    11.698    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[5]/C
                         clock pessimism              0.096    11.794                     
                         clock uncertainty           -0.140    11.654                     
    SLICE_X38Y110        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.588    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.588                     
                         arrival time                          -6.104                     
  -------------------------------------------------------------------
                         slack                                  5.484                     

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.106ns (2.527%)  route 4.089ns (97.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.801     6.104    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.568    11.698    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[6]/C
                         clock pessimism              0.096    11.794                     
                         clock uncertainty           -0.140    11.654                     
    SLICE_X38Y110        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.588    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.588                     
                         arrival time                          -6.104                     
  -------------------------------------------------------------------
                         slack                                  5.484                     

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.106ns (2.527%)  route 4.089ns (97.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.352ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.801     6.104    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y110        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.568    11.698    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y110        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[7]/C
                         clock pessimism              0.096    11.794                     
                         clock uncertainty           -0.140    11.654                     
    SLICE_X38Y110        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.588    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.588                     
                         arrival time                          -6.104                     
  -------------------------------------------------------------------
                         slack                                  5.484                     

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.106ns (2.533%)  route 4.079ns (97.467%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 11.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.352ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.791     6.094    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y111        FDCE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.563    11.693    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y111        FDCE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[8]/C
                         clock pessimism              0.096    11.789                     
                         clock uncertainty           -0.140    11.649                     
    SLICE_X38Y111        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.583    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/num_data_reg[8]
  -------------------------------------------------------------------
                         required time                         11.583                     
                         arrival time                          -6.094                     
  -------------------------------------------------------------------
                         slack                                  5.489                     

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/empty_s_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.106ns (2.533%)  route 4.078ns (97.467%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.393ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.352ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.746     1.909    static         system_i/reset_0/U0/slowest_sync_clk
    SLICE_X40Y160        FDRE                                         r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.987 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          2.288     4.275    static         system_i/reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.303 r  static         system_i/reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1158, routed)        1.790     6.093    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/reset
    SLICE_X38Y109        FDPE                                         f  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/empty_s_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS8_X0Y0             PS8                          0.000    10.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.571    11.701    static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/clk
    SLICE_X38Y109        FDPE                                         r  static         system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/empty_s_reg/C
                         clock pessimism              0.096    11.797                     
                         clock uncertainty           -0.140    11.657                     
    SLICE_X38Y109        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.591    static           system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/empty_s_reg
  -------------------------------------------------------------------
                         required time                         11.591                     
                         arrival time                          -6.093                     
  -------------------------------------------------------------------
                         slack                                  5.498                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.003ns (routing 0.216ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.245ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.003     1.096    static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y54         FDPE                                         r  static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y54         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.135 f  static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.225    static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y54         FDPE                                         f  static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.151     1.267    static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y54         FDPE                                         r  static         system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.114     1.153                     
    SLICE_X42Y54         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.133    static           system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.133                     
                         arrival time                           1.225                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.245ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.212    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.125     1.241    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.109     1.132                     
    SLICE_X42Y76         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.112    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.112                     
                         arrival time                           1.212                     
  -------------------------------------------------------------------
                         slack                                  0.100                     

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.245ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.212    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.125     1.241    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.109     1.132                     
    SLICE_X42Y76         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.112    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112                     
                         arrival time                           1.212                     
  -------------------------------------------------------------------
                         slack                                  0.100                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.397%)  route 0.106ns (72.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.979ns (routing 0.216ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.245ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        0.979     1.072    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y76         FDPE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X39Y76         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.112 f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.106     1.218    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X41Y76         FDCE                                         f  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    static         system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4337, routed)        1.128     1.244    static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y76         FDCE                                         r  static         system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.109     1.135                     
    SLICE_X41Y76         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.115    static           system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.115                     
                         arrival time                           1.218                     
  -------------------------------------------------------------------
                         slack                                  0.103                     





