// Seed: 353753328
module module_0 (
    output wor id_0,
    input supply0 id_1
);
  assign #(1 ? 1 : id_1) id_0 = -1 - -1;
  assign module_1.id_7 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd4,
    parameter id_10 = 32'd33
) (
    input supply1 _id_0,
    input uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5,
    output wor id_6,
    input wire id_7,
    input supply0 id_8,
    output tri0 id_9,
    input tri1 _id_10,
    input tri0 id_11
);
  logic [-1 'b0 : ~  id_0] id_13[id_10 : id_10];
  logic id_14;
  ;
  assign id_14 = id_0;
  always @(*) begin : LABEL_0
    assume #1  (1'b0 == id_7) $signed(2);
    ;
  end
  assign id_9 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
