[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-11T14:33:54+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Competitive-War-2335\"> /u/Competitive-War-2335 </a> <br/> <span><a href=\"https://cassano.faculty.polimi.it/RESCUER\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8s5jd/secure_riscv_workshop_abstractspaper_deadline/\">[comments]</a></span>",
        "id": 2297137,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8s5jd/secure_riscv_workshop_abstractspaper_deadline",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Secure RISC-V Workshop Abstracts/Paper Deadline reaching",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-11T10:23:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j8nkk6/linux_kernel_patches_posted_for_the_eswin_eic7700/\"> <img src=\"https://external-preview.redd.it/PxQqTv5fqyjYAbYBkalwwOvZ18SqqDK9ZktAdQBHCjg.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=fcf102c74af572b4c0f1653f7629c18bb8692d91\" alt=\"Linux Kernel Patches Posted For The ESWIN EIC7700 SoC + SiFive HiFive Premier P550\" title=\"Linux Kernel Patches Posted For The ESWIN EIC7700 SoC + SiFive HiFive Premier P550\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://www.phoronix.com/news/Linux-Patches-EIC7700-HiFive\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8nkk6/linux_kernel_patches_posted_for_the_eswin_eic7700/\">[comments]</a></span> </td></tr></table>",
        "id": 2295032,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8nkk6/linux_kernel_patches_posted_for_the_eswin_eic7700",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/PxQqTv5fqyjYAbYBkalwwOvZ18SqqDK9ZktAdQBHCjg.jpg?width=640&crop=smart&auto=webp&s=fcf102c74af572b4c0f1653f7629c18bb8692d91",
        "title": "Linux Kernel Patches Posted For The ESWIN EIC7700 SoC + SiFive HiFive Premier P550",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-11T09:40:56+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j8mz3d/orange_pi_r2s_affordable_riscv_router_board/\"> <img src=\"https://external-preview.redd.it/a70t-XIKsB4IYvBgTqdoGC61WpRwF1abduIltPKZnXE.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=5401320f953165ee1bcc2c3de13f770cf32303cf\" alt=\"Orange Pi R2S: affordable RISC-V router board\" title=\"Orange Pi R2S: affordable RISC-V router board\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://www.androidpimp.com/embedded/orange-pi-r2s/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8mz3d/orange_pi_r2s_affordable_riscv_router_board/\">[comments]</a></span> </td></tr></table>",
        "id": 2294613,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8mz3d/orange_pi_r2s_affordable_riscv_router_board",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/a70t-XIKsB4IYvBgTqdoGC61WpRwF1abduIltPKZnXE.jpg?width=640&crop=smart&auto=webp&s=5401320f953165ee1bcc2c3de13f770cf32303cf",
        "title": "Orange Pi R2S: affordable RISC-V router board",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-11T08:15:13+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I have found only CPU for very low power consumption like watchs or over powered for a smartphone (laptop CPU).</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8lw2a/is_there_a_riscv_cpu_out_that_can_fit_on_a/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8lw2a/is_there_a_riscv_cpu_out_that_can_fit_on_a/\">[comments]</a></span>",
        "id": 2294288,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8lw2a/is_there_a_riscv_cpu_out_that_can_fit_on_a",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Is there a RiscV CPU out that can fit on a smartphone ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-11T03:25:11+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I am currently planning on doing a project based on either RISC-V or a MIPS processor using SystemVerilog and wanted to know which is better to do and which one is more difficult and time-consuming to implement. I need a starting point and would appreciate any kind of help for this. TIA!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/smellteddy\"> /u/smellteddy </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8hlr8/riscv_vs_mips_processor/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8hlr8/riscv_vs_mips_processor/\">[comments]</a></span>",
        "id": 2293289,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8hlr8/riscv_vs_mips_processor",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V Vs MIPS Processor",
        "vote": 0
    }
]