

================================================================
== Vivado HLS Report for 'shift'
================================================================
* Date:           Tue Apr 28 18:38:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.270 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   600001|   600001| 6.000 ms | 6.000 ms |  600001|  600001|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   600000|   600000|         6|          -|          -|  100000|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      8|      0|    869|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|     18|     20|    -|
|Multiplexer      |        -|      -|      -|    215|    -|
|Register         |        -|      -|    366|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      8|    384|   1104|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      2|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_table_U  |shift_cos_table  |        0|  9|  10|    0|    65|    9|     1|          585|
    |sin_table_U  |shift_sin_table  |        0|  9|  10|    0|    65|    9|     1|          585|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                 |        0| 18|  20|    0|   130|   18|     2|         1170|
    +-------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_fu_742_p2    |     *    |      2|  0|  21|          32|           9|
    |mul_ln1193_fu_769_p2    |     *    |      2|  0|  21|          32|           9|
    |mul_ln700_1_fu_764_p2   |     *    |      2|  0|  21|          32|           9|
    |mul_ln700_fu_738_p2     |     *    |      2|  0|  21|          32|           9|
    |add_ln1192_fu_402_p2    |     +    |      0|  0|  48|          29|          41|
    |m_fu_384_p2             |     +    |      0|  0|  24|          17|           1|
    |ret_V_1_fu_466_p2       |     +    |      0|  0|  23|           1|          16|
    |ret_V_4_fu_748_p2       |     +    |      0|  0|  47|          40|          40|
    |value_V_fu_424_p2       |     +    |      0|  0|  39|          26|          32|
    |grp_fu_366_p2           |     -    |      0|  0|  39|           1|          32|
    |grp_fu_372_p2           |     -    |      0|  0|  39|           1|          32|
    |idx_2_fu_565_p2         |     -    |      0|  0|  15|           8|           7|
    |idx_3_fu_702_p2         |     -    |      0|  0|  15|           8|           7|
    |idx_4_fu_684_p2         |     -    |      0|  0|  15|           8|           7|
    |idx_fu_583_p2           |     -    |      0|  0|  15|           8|           7|
    |ret_V_5_fu_774_p2       |     -    |      0|  0|  47|          40|          40|
    |sub_ln113_1_fu_544_p2   |     -    |      0|  0|  15|           1|           7|
    |sub_ln113_fu_530_p2     |     -    |      0|  0|  15|           1|           6|
    |sub_ln703_4_fu_599_p2   |     -    |      0|  0|  16|           1|           9|
    |sub_ln703_5_fu_718_p2   |     -    |      0|  0|  16|           1|           9|
    |sub_ln78_1_fu_663_p2    |     -    |      0|  0|  15|           1|           7|
    |sub_ln78_fu_649_p2      |     -    |      0|  0|  15|           1|           6|
    |and_ln100_fu_514_p2     |    and   |      0|  0|   6|           1|           1|
    |and_ln65_fu_633_p2      |    and   |      0|  0|   6|           1|           1|
    |ap_condition_159        |    and   |      0|  0|   6|           1|           1|
    |ap_condition_167        |    and   |      0|  0|   6|           1|           1|
    |ap_condition_172        |    and   |      0|  0|   6|           1|           1|
    |ap_condition_195        |    and   |      0|  0|   6|           1|           1|
    |ap_condition_199        |    and   |      0|  0|   6|           1|           1|
    |ap_condition_202        |    and   |      0|  0|   6|           1|           1|
    |grp_fu_334_p2           |    and   |      0|  0|   6|           1|           1|
    |grp_fu_360_p2           |    and   |      0|  0|   6|           1|           1|
    |grp_fu_299_p2           |   icmp   |      0|  0|  13|          16|           7|
    |grp_fu_313_p2           |   icmp   |      0|  0|  13|          10|           1|
    |grp_fu_328_p2           |   icmp   |      0|  0|  13|           9|           1|
    |grp_fu_349_p2           |   icmp   |      0|  0|  13|           9|           1|
    |grp_fu_355_p2           |   icmp   |      0|  0|  13|          16|           8|
    |icmp_ln1494_fu_418_p2   |   icmp   |      0|  0|  18|          32|          25|
    |icmp_ln161_fu_378_p2    |   icmp   |      0|  0|  18|          17|          16|
    |icmp_ln193_fu_790_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln198_fu_795_p2    |   icmp   |      0|  0|  13|          16|           7|
    |icmp_ln851_fu_460_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln96_fu_496_p2     |   icmp   |      0|  0|  13|          16|           9|
    |ap_block_state3         |    or    |      0|  0|   6|           1|           1|
    |p_Val2_4_fu_605_p3      |  select  |      0|  0|   9|           1|           9|
    |p_Val2_6_fu_724_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln113_fu_557_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln78_fu_676_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln850_fu_480_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln851_fu_472_p3  |  select  |      0|  0|  16|           1|          16|
    |value_V_4_fu_430_p3     |  select  |      0|  0|  32|           1|          32|
    |xor_ln100_fu_508_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln65_fu_627_p2      |    xor   |      0|  0|   6|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0| 869|         514|         530|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  41|          8|    1|          8|
    |ap_phi_mux_idx_3_i2_phi_fu_264_p10  |  33|          6|   16|         96|
    |ap_phi_mux_idx_3_i_phi_fu_226_p10   |  33|          6|   16|         96|
    |ary_i_V_blk_n                       |   9|          2|    1|          2|
    |ary_i_s_V_address0                  |  21|          4|   17|         68|
    |ary_i_s_V_d0                        |  15|          3|   32|         96|
    |ary_r_V_blk_n                       |   9|          2|    1|          2|
    |ary_r_s_V_address0                  |  21|          4|   17|         68|
    |ary_r_s_V_d0                        |  15|          3|   32|         96|
    |m_0_reg_211                         |   9|          2|   17|         34|
    |p_Val2_s_reg_200                    |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 215|         42|  182|        630|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |icmp_ln193_reg_924     |   1|   0|    1|          0|
    |icmp_ln198_reg_928     |   1|   0|    1|          0|
    |icmp_ln96_reg_863      |   1|   0|    1|          0|
    |idx_1_reg_833          |   6|   0|    6|          0|
    |imag_V_reg_918         |  32|   0|   32|          0|
    |m_0_reg_211            |  17|   0|   17|          0|
    |m_reg_803              |  17|   0|   17|          0|
    |p_Val2_6_reg_907       |   9|   0|    9|          0|
    |p_Val2_s_reg_200       |  32|   0|   32|          0|
    |real_V_reg_912         |  32|   0|   32|          0|
    |select_ln850_reg_813   |  16|   0|   16|          0|
    |sext_ln1118_1_reg_887  |  40|   0|   40|          0|
    |sext_ln1118_reg_881    |  40|   0|   40|          0|
    |sign_3_i3_reg_277      |   1|   0|    1|          0|
    |sign_3_i_reg_239       |   1|   0|    1|          0|
    |value_V_4_reg_808      |  32|   0|   32|          0|
    |value_i_V_reg_858      |  32|   0|   32|          0|
    |value_r_V_reg_853      |  32|   0|   32|          0|
    |zext_ln189_reg_843     |  17|   0|   64|         47|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 366|   0|  413|         47|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     shift    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     shift    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     shift    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     shift    | return value |
|ary_r_V_dout        |  in |   32|   ap_fifo  |    ary_r_V   |    pointer   |
|ary_r_V_empty_n     |  in |    1|   ap_fifo  |    ary_r_V   |    pointer   |
|ary_r_V_read        | out |    1|   ap_fifo  |    ary_r_V   |    pointer   |
|ary_i_V_dout        |  in |   32|   ap_fifo  |    ary_i_V   |    pointer   |
|ary_i_V_empty_n     |  in |    1|   ap_fifo  |    ary_i_V   |    pointer   |
|ary_i_V_read        | out |    1|   ap_fifo  |    ary_i_V   |    pointer   |
|ary_r_s_V_address0  | out |   17|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_ce0       | out |    1|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_we0       | out |    1|  ap_memory |   ary_r_s_V  |     array    |
|ary_r_s_V_d0        | out |   32|  ap_memory |   ary_r_s_V  |     array    |
|ary_i_s_V_address0  | out |   17|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_ce0       | out |    1|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_we0       | out |    1|  ap_memory |   ary_i_s_V  |     array    |
|ary_i_s_V_d0        | out |   32|  ap_memory |   ary_i_s_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ary_i_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ary_r_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:161]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ -1194538, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %value_V_4, %16 ]"   --->   Operation 11 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%m_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %m, %16 ]"   --->   Operation 12 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.50ns)   --->   "%icmp_ln161 = icmp eq i17 %m_0, -31072" [demodulation_FM.cpp:161]   --->   Operation 13 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.50ns)   --->   "%m = add i17 %m_0, 1" [demodulation_FM.cpp:161]   --->   Operation 15 'add' 'm' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %17, label %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv" [demodulation_FM.cpp:161]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_s, i8 0)" [demodulation_FM.cpp:165]   --->   Operation 17 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i40 %lhs_V to i41" [demodulation_FM.cpp:165]   --->   Operation 18 'zext' 'zext_ln728' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.69ns)   --->   "%add_ln1192 = add i41 305801472, %zext_ln728" [demodulation_FM.cpp:165]   --->   Operation 19 'add' 'add_ln1192' <Predicate = (!icmp_ln161)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%value_V_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %add_ln1192, i32 8, i32 39)" [demodulation_FM.cpp:165]   --->   Operation 20 'partselect' 'value_V_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%icmp_ln1494 = icmp sgt i32 %value_V_3, 16777216" [demodulation_FM.cpp:166]   --->   Operation 21 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln161)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%value_V = add i32 -16777216, %value_V_3" [demodulation_FM.cpp:168]   --->   Operation 22 'add' 'value_V' <Predicate = (!icmp_ln161)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.63ns)   --->   "%value_V_4 = select i1 %icmp_ln1494, i32 %value_V, i32 %value_V_3" [demodulation_FM.cpp:166]   --->   Operation 23 'select' 'value_V_4' <Predicate = (!icmp_ln161)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %value_V_4, i32 16, i32 31)" [demodulation_FM.cpp:174]   --->   Operation 24 'partselect' 'ret_V' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %value_V_4, i32 31)" [demodulation_FM.cpp:174]   --->   Operation 25 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %value_V_4 to i16" [demodulation_FM.cpp:174]   --->   Operation 26 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.49ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [demodulation_FM.cpp:174]   --->   Operation 27 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln161)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%ret_V_1 = add i16 1, %ret_V" [demodulation_FM.cpp:174]   --->   Operation 28 'add' 'ret_V_1' <Predicate = (!icmp_ln161)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_1" [demodulation_FM.cpp:174]   --->   Operation 29 'select' 'select_ln851' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V" [demodulation_FM.cpp:174]   --->   Operation 30 'select' 'select_ln850' <Predicate = (!icmp_ln161)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%idx_1 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:174]   --->   Operation 31 'trunc' 'idx_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:209]   --->   Operation 32 'ret' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.03>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i17 %m_0 to i64" [demodulation_FM.cpp:189]   --->   Operation 33 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.81ns)   --->   "%value_r_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %ary_r_V)" [demodulation_FM.cpp:189]   --->   Operation 34 'read' 'value_r_V' <Predicate = true> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 35 [1/1] (2.81ns)   --->   "%value_i_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %ary_i_V)" [demodulation_FM.cpp:190]   --->   Operation 35 'read' 'value_i_V' <Predicate = true> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (1.49ns)   --->   "%icmp_ln96 = icmp eq i16 %select_ln850, 256" [demodulation_FM.cpp:96->demodulation_FM.cpp:191]   --->   Operation 36 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.26ns)   --->   "br i1 %icmp_ln96, label %cos_lookup.exit, label %1" [demodulation_FM.cpp:96->demodulation_FM.cpp:191]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.26>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%xor_ln100 = xor i1 %tmp, true" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 39 'xor' 'xor_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.49ns)   --->   "%icmp_ln100 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 40 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln96)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln100 = and i1 %icmp_ln100, %xor_ln100" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 41 'and' 'and_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.26ns)   --->   "br i1 %and_ln100, label %cos_lookup.exit, label %2" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 42 'br' <Predicate = (!icmp_ln96)> <Delay = 1.26>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 43 'partselect' 'tmp_1' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.29ns)   --->   "%icmp_ln104 = icmp sgt i10 %tmp_1, 0" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 44 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.25ns)   --->   "%icmp_ln104_1 = icmp slt i9 %tmp_2, 1" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 46 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%and_ln104 = and i1 %icmp_ln104, %icmp_ln104_1" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 47 'and' 'and_ln104' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln104, label %3, label %4" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 48 'br' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 49 'partselect' 'tmp_4' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.25ns)   --->   "%icmp_ln108 = icmp sgt i9 %tmp_4, 0" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 50 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.49ns)   --->   "%icmp_ln108_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 51 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.61ns)   --->   "%and_ln108 = and i1 %icmp_ln108, %icmp_ln108_1" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 52 'and' 'and_ln108' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %and_ln108, label %5, label %6" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 53 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 55 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.35ns)   --->   "%sub_ln113 = sub i6 0, %trunc_ln113" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 56 'sub' 'sub_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln113)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 57 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.37ns)   --->   "%sub_ln113_1 = sub i7 0, %tmp_6" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 58 'sub' 'sub_ln113_1' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln113 = select i1 %tmp_5, i7 %sub_ln113_1, i7 %tmp_3" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 60 'select' 'select_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_2 = sub i7 -64, %select_ln113" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 61 'sub' 'idx_2' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %idx_2 to i16" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 62 'zext' 'zext_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit"   --->   Operation 63 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.26>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:109->demodulation_FM.cpp:191]   --->   Operation 64 'zext' 'zext_ln109' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & and_ln108)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:111->demodulation_FM.cpp:191]   --->   Operation 65 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & and_ln108)> <Delay = 1.26>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 66 'zext' 'zext_ln105' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.37ns)   --->   "%idx = sub i7 -64, %zext_ln105" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 67 'sub' 'idx' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %idx to i16" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 68 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:107->demodulation_FM.cpp:191]   --->   Operation 69 'br' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 1.26>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%idx_3_i = phi i16 [ %zext_ln105_1, %3 ], [ %zext_ln109, %5 ], [ %zext_ln113, %6 ], [ 0, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ %select_ln850, %1 ]" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 70 'phi' 'idx_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %idx_3_i to i64" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 71 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 72 'getelementptr' 'cos_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.66ns)   --->   "%p_Val2_3 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 73 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>

State 4 <SV = 3> <Delay = 8.03>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ false, %1 ]"   --->   Operation 74 'phi' 'sign_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (2.66ns)   --->   "%p_Val2_3 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 75 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 76 [1/1] (1.40ns)   --->   "%sub_ln703_4 = sub i9 0, %p_Val2_3" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 76 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %sign_3_i, i9 %sub_ln703_4, i9 %p_Val2_3" [demodulation_FM.cpp:116->demodulation_FM.cpp:191]   --->   Operation 77 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %value_r_V to i40" [demodulation_FM.cpp:191]   --->   Operation 78 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %p_Val2_4 to i40" [demodulation_FM.cpp:191]   --->   Operation 79 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.26ns)   --->   "br i1 %icmp_ln96, label %sin_lookup.exit, label %7" [demodulation_FM.cpp:61->demodulation_FM.cpp:191]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.26>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%xor_ln65 = xor i1 %tmp_8, true" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 82 'xor' 'xor_ln65' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.49ns)   --->   "%icmp_ln65 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 83 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln96)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %icmp_ln65, %xor_ln65" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 84 'and' 'and_ln65' <Predicate = (!icmp_ln96)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.26ns)   --->   "br i1 %and_ln65, label %sin_lookup.exit, label %8" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 85 'br' <Predicate = (!icmp_ln96)> <Delay = 1.26>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 86 'partselect' 'tmp_9' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.29ns)   --->   "%icmp_ln69 = icmp sgt i10 %tmp_9, 0" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 87 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 88 'partselect' 'tmp_10' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.25ns)   --->   "%icmp_ln69_1 = icmp slt i9 %tmp_10, 1" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 89 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.61ns)   --->   "%and_ln69 = and i1 %icmp_ln69, %icmp_ln69_1" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 90 'and' 'and_ln69' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %and_ln69, label %9, label %10" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 91 'br' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 92 'partselect' 'tmp_11' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.25ns)   --->   "%icmp_ln73 = icmp sgt i9 %tmp_11, 0" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 93 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.49ns)   --->   "%icmp_ln73_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 94 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.61ns)   --->   "%and_ln73 = and i1 %icmp_ln73, %icmp_ln73_1" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 95 'and' 'and_ln73' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %and_ln73, label %11, label %12" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 96 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 97 'bitselect' 'tmp_12' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 98 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.35ns)   --->   "%sub_ln78 = sub i6 0, %trunc_ln78" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 99 'sub' 'sub_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln78)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 100 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.37ns)   --->   "%sub_ln78_1 = sub i7 0, %tmp_13" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 101 'sub' 'sub_ln78_1' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 102 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln78 = select i1 %tmp_12, i7 %sub_ln78_1, i7 %tmp_7" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 103 'select' 'select_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_4 = sub i7 -64, %select_ln78" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 104 'sub' 'idx_4' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %idx_4 to i16" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 105 'zext' 'zext_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit"   --->   Operation 106 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.26>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:74->demodulation_FM.cpp:191]   --->   Operation 107 'zext' 'zext_ln74' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & and_ln73)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:76->demodulation_FM.cpp:191]   --->   Operation 108 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & and_ln73)> <Delay = 1.26>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 109 'zext' 'zext_ln70' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.37ns)   --->   "%idx_3 = sub i7 -64, %zext_ln70" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 110 'sub' 'idx_3' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %idx_3 to i16" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 111 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:72->demodulation_FM.cpp:191]   --->   Operation 112 'br' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 1.26>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%idx_3_i2 = phi i16 [ %zext_ln70_1, %9 ], [ %zext_ln74, %11 ], [ %zext_ln78, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 113 'phi' 'idx_3_i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i16 %idx_3_i2 to i64" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 114 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 115 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (2.66ns)   --->   "%p_Val2_5 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 116 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>

State 5 <SV = 4> <Delay = 4.66>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%sign_3_i3 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]"   --->   Operation 117 'phi' 'sign_3_i3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (2.66ns)   --->   "%p_Val2_5 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 118 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_5 : Operation 119 [1/1] (1.40ns)   --->   "%sub_ln703_5 = sub i9 0, %p_Val2_5" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 119 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %sign_3_i3, i9 %sub_ln703_5, i9 %p_Val2_5" [demodulation_FM.cpp:81->demodulation_FM.cpp:191]   --->   Operation 120 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.27>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %value_i_V to i40" [demodulation_FM.cpp:191]   --->   Operation 121 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %p_Val2_6 to i40" [demodulation_FM.cpp:191]   --->   Operation 122 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (6.58ns)   --->   "%mul_ln700 = mul i40 %sext_ln1118, %sext_ln1118_1" [demodulation_FM.cpp:191]   --->   Operation 123 'mul' 'mul_ln700' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (6.58ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118_2, %sext_ln1118_3" [demodulation_FM.cpp:191]   --->   Operation 124 'mul' 'mul_ln1192' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.69ns)   --->   "%ret_V_4 = add i40 %mul_ln700, %mul_ln1192" [demodulation_FM.cpp:191]   --->   Operation 125 'add' 'ret_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%real_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_4, i32 8, i32 39)" [demodulation_FM.cpp:191]   --->   Operation 126 'partselect' 'real_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (6.58ns)   --->   "%mul_ln700_1 = mul i40 %sext_ln1118_2, %sext_ln1118_1" [demodulation_FM.cpp:192]   --->   Operation 127 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.58ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118, %sext_ln1118_3" [demodulation_FM.cpp:192]   --->   Operation 128 'mul' 'mul_ln1193' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.69ns)   --->   "%ret_V_5 = sub i40 %mul_ln700_1, %mul_ln1193" [demodulation_FM.cpp:192]   --->   Operation 129 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%imag_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_5, i32 8, i32 39)" [demodulation_FM.cpp:192]   --->   Operation 130 'partselect' 'imag_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.49ns)   --->   "%icmp_ln193 = icmp eq i16 %select_ln850, 0" [demodulation_FM.cpp:193]   --->   Operation 131 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit70, label %13" [demodulation_FM.cpp:193]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.49ns)   --->   "%icmp_ln198 = icmp eq i16 %select_ln850, 64" [demodulation_FM.cpp:198]   --->   Operation 133 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln193)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit34, label %14" [demodulation_FM.cpp:198]   --->   Operation 134 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.44>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr_2 = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:205]   --->   Operation 135 'getelementptr' 'ary_r_s_V_addr_2' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (2.66ns)   --->   "store i32 %real_V, i32* %ary_r_s_V_addr_2, align 4" [demodulation_FM.cpp:205]   --->   Operation 136 'store' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr_2 = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:206]   --->   Operation 137 'getelementptr' 'ary_i_s_V_addr_2' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.66ns)   --->   "store i32 %imag_V, i32* %ary_i_s_V_addr_2, align 4" [demodulation_FM.cpp:206]   --->   Operation 138 'store' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 139 'br' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.78ns)   --->   "%sub_ln703_2 = sub i32 0, %real_V" [demodulation_FM.cpp:200]   --->   Operation 140 'sub' 'sub_ln703_2' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr_1 = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:200]   --->   Operation 141 'getelementptr' 'ary_r_s_V_addr_1' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_2, i32* %ary_r_s_V_addr_1, align 4" [demodulation_FM.cpp:200]   --->   Operation 142 'store' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 143 [1/1] (1.78ns)   --->   "%sub_ln703_3 = sub i32 0, %imag_V" [demodulation_FM.cpp:201]   --->   Operation 143 'sub' 'sub_ln703_3' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr_1 = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:201]   --->   Operation 144 'getelementptr' 'ary_i_s_V_addr_1' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_3, i32* %ary_i_s_V_addr_1, align 4" [demodulation_FM.cpp:201]   --->   Operation 145 'store' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %15" [demodulation_FM.cpp:202]   --->   Operation 146 'br' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 147 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.78ns)   --->   "%sub_ln703 = sub i32 0, %real_V" [demodulation_FM.cpp:195]   --->   Operation 148 'sub' 'sub_ln703' <Predicate = (icmp_ln193)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:195]   --->   Operation 149 'getelementptr' 'ary_r_s_V_addr' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (2.66ns)   --->   "store i32 %sub_ln703, i32* %ary_r_s_V_addr, align 4" [demodulation_FM.cpp:195]   --->   Operation 150 'store' <Predicate = (icmp_ln193)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 151 [1/1] (1.78ns)   --->   "%sub_ln703_1 = sub i32 0, %imag_V" [demodulation_FM.cpp:196]   --->   Operation 151 'sub' 'sub_ln703_1' <Predicate = (icmp_ln193)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:196]   --->   Operation 152 'getelementptr' 'ary_i_s_V_addr' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_1, i32* %ary_i_s_V_addr, align 4" [demodulation_FM.cpp:196]   --->   Operation 153 'store' <Predicate = (icmp_ln193)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %16" [demodulation_FM.cpp:197]   --->   Operation 154 'br' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:161]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ary_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ary_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ary_r_s_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ary_i_s_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln161          (br               ) [ 01111111]
p_Val2_s          (phi              ) [ 00100000]
m_0               (phi              ) [ 00110000]
icmp_ln161        (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
m                 (add              ) [ 01111111]
br_ln161          (br               ) [ 00000000]
lhs_V             (bitconcatenate   ) [ 00000000]
zext_ln728        (zext             ) [ 00000000]
add_ln1192        (add              ) [ 00000000]
value_V_3         (partselect       ) [ 00000000]
icmp_ln1494       (icmp             ) [ 00000000]
value_V           (add              ) [ 00000000]
value_V_4         (select           ) [ 01111111]
ret_V             (partselect       ) [ 00000000]
p_Result_s        (bitselect        ) [ 00000000]
trunc_ln851       (trunc            ) [ 00000000]
icmp_ln851        (icmp             ) [ 00000000]
ret_V_1           (add              ) [ 00000000]
select_ln851      (select           ) [ 00000000]
select_ln850      (select           ) [ 00011110]
idx_1             (trunc            ) [ 00011000]
ret_ln209         (ret              ) [ 00000000]
zext_ln189        (zext             ) [ 00001111]
value_r_V         (read             ) [ 00001000]
value_i_V         (read             ) [ 00001110]
icmp_ln96         (icmp             ) [ 00111111]
br_ln96           (br               ) [ 00111111]
tmp               (bitselect        ) [ 00000000]
xor_ln100         (xor              ) [ 00000000]
icmp_ln100        (icmp             ) [ 00000000]
and_ln100         (and              ) [ 00111111]
br_ln100          (br               ) [ 00111111]
tmp_1             (partselect       ) [ 00000000]
icmp_ln104        (icmp             ) [ 00000000]
tmp_2             (partselect       ) [ 00000000]
icmp_ln104_1      (icmp             ) [ 00000000]
and_ln104         (and              ) [ 00111111]
br_ln104          (br               ) [ 00000000]
tmp_4             (partselect       ) [ 00000000]
icmp_ln108        (icmp             ) [ 00000000]
icmp_ln108_1      (icmp             ) [ 00000000]
and_ln108         (and              ) [ 00111111]
br_ln108          (br               ) [ 00000000]
tmp_5             (bitselect        ) [ 00000000]
trunc_ln113       (trunc            ) [ 00000000]
sub_ln113         (sub              ) [ 00000000]
tmp_6             (bitconcatenate   ) [ 00000000]
sub_ln113_1       (sub              ) [ 00000000]
tmp_3             (bitconcatenate   ) [ 00000000]
select_ln113      (select           ) [ 00000000]
idx_2             (sub              ) [ 00000000]
zext_ln113        (zext             ) [ 00000000]
br_ln0            (br               ) [ 00111111]
zext_ln109        (zext             ) [ 00000000]
br_ln111          (br               ) [ 00111111]
zext_ln105        (zext             ) [ 00000000]
idx               (sub              ) [ 00000000]
zext_ln105_1      (zext             ) [ 00000000]
br_ln107          (br               ) [ 00111111]
idx_3_i           (phi              ) [ 00010000]
sext_ln1265       (sext             ) [ 00000000]
cos_table_addr    (getelementptr    ) [ 00001000]
sign_3_i          (phi              ) [ 00001000]
p_Val2_3          (load             ) [ 00000000]
sub_ln703_4       (sub              ) [ 00000000]
p_Val2_4          (select           ) [ 00000000]
sext_ln1118       (sext             ) [ 00000110]
sext_ln1118_1     (sext             ) [ 00000110]
br_ln61           (br               ) [ 00111111]
tmp_8             (bitselect        ) [ 00000000]
xor_ln65          (xor              ) [ 00000000]
icmp_ln65         (icmp             ) [ 00000000]
and_ln65          (and              ) [ 00111111]
br_ln65           (br               ) [ 00111111]
tmp_9             (partselect       ) [ 00000000]
icmp_ln69         (icmp             ) [ 00000000]
tmp_10            (partselect       ) [ 00000000]
icmp_ln69_1       (icmp             ) [ 00000000]
and_ln69          (and              ) [ 00111111]
br_ln69           (br               ) [ 00000000]
tmp_11            (partselect       ) [ 00000000]
icmp_ln73         (icmp             ) [ 00000000]
icmp_ln73_1       (icmp             ) [ 00000000]
and_ln73          (and              ) [ 00111111]
br_ln73           (br               ) [ 00000000]
tmp_12            (bitselect        ) [ 00000000]
trunc_ln78        (trunc            ) [ 00000000]
sub_ln78          (sub              ) [ 00000000]
tmp_13            (bitconcatenate   ) [ 00000000]
sub_ln78_1        (sub              ) [ 00000000]
tmp_7             (bitconcatenate   ) [ 00000000]
select_ln78       (select           ) [ 00000000]
idx_4             (sub              ) [ 00000000]
zext_ln78         (zext             ) [ 00000000]
br_ln0            (br               ) [ 00111111]
zext_ln74         (zext             ) [ 00000000]
br_ln76           (br               ) [ 00111111]
zext_ln70         (zext             ) [ 00000000]
idx_3             (sub              ) [ 00000000]
zext_ln70_1       (zext             ) [ 00000000]
br_ln72           (br               ) [ 00111111]
idx_3_i2          (phi              ) [ 00001000]
sext_ln1265_1     (sext             ) [ 00000000]
sin_table_addr    (getelementptr    ) [ 00000100]
sign_3_i3         (phi              ) [ 00000100]
p_Val2_5          (load             ) [ 00000000]
sub_ln703_5       (sub              ) [ 00000000]
p_Val2_6          (select           ) [ 00000010]
sext_ln1118_2     (sext             ) [ 00000000]
sext_ln1118_3     (sext             ) [ 00000000]
mul_ln700         (mul              ) [ 00000000]
mul_ln1192        (mul              ) [ 00000000]
ret_V_4           (add              ) [ 00000000]
real_V            (partselect       ) [ 00000001]
mul_ln700_1       (mul              ) [ 00000000]
mul_ln1193        (mul              ) [ 00000000]
ret_V_5           (sub              ) [ 00000000]
imag_V            (partselect       ) [ 00000001]
icmp_ln193        (icmp             ) [ 00111111]
br_ln193          (br               ) [ 00000000]
icmp_ln198        (icmp             ) [ 00000001]
br_ln198          (br               ) [ 00000000]
ary_r_s_V_addr_2  (getelementptr    ) [ 00000000]
store_ln205       (store            ) [ 00000000]
ary_i_s_V_addr_2  (getelementptr    ) [ 00000000]
store_ln206       (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
sub_ln703_2       (sub              ) [ 00000000]
ary_r_s_V_addr_1  (getelementptr    ) [ 00000000]
store_ln200       (store            ) [ 00000000]
sub_ln703_3       (sub              ) [ 00000000]
ary_i_s_V_addr_1  (getelementptr    ) [ 00000000]
store_ln201       (store            ) [ 00000000]
br_ln202          (br               ) [ 00000000]
br_ln0            (br               ) [ 00000000]
sub_ln703         (sub              ) [ 00000000]
ary_r_s_V_addr    (getelementptr    ) [ 00000000]
store_ln195       (store            ) [ 00000000]
sub_ln703_1       (sub              ) [ 00000000]
ary_i_s_V_addr    (getelementptr    ) [ 00000000]
store_ln196       (store            ) [ 00000000]
br_ln197          (br               ) [ 00000000]
br_ln161          (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ary_r_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_r_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ary_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_i_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ary_r_s_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_r_s_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ary_i_s_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_i_s_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="value_r_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_r_V/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="value_i_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_i_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cos_table_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_table_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sin_table_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ary_r_s_V_addr_2_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="17" slack="4"/>
<pin id="146" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_s_V_addr_2/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="17" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/7 store_ln200/7 store_ln195/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="ary_i_s_V_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="17" slack="4"/>
<pin id="159" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_s_V_addr_2/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/7 store_ln201/7 store_ln196/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ary_r_s_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="17" slack="4"/>
<pin id="172" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_s_V_addr_1/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ary_i_s_V_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="17" slack="4"/>
<pin id="180" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_s_V_addr_1/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ary_r_s_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="17" slack="4"/>
<pin id="188" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_r_s_V_addr/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ary_i_s_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="17" slack="4"/>
<pin id="196" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_i_s_V_addr/7 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_Val2_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_s_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="22" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="m_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="1"/>
<pin id="213" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="m_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="17" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="idx_3_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="idx_3_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="idx_3_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="7" slack="0"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="8" bw="16" slack="1"/>
<pin id="236" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_3_i/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="sign_3_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sign_3_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="sign_3_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="4" bw="1" slack="1"/>
<pin id="250" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="1" slack="1"/>
<pin id="252" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="8" bw="1" slack="1"/>
<pin id="254" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sign_3_i/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="idx_3_i2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="263" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="idx_3_i2 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="idx_3_i2_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="4" bw="7" slack="0"/>
<pin id="270" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="1" slack="0"/>
<pin id="272" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="8" bw="16" slack="2"/>
<pin id="274" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_3_i2/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="sign_3_i3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sign_3_i3 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="sign_3_i3_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="1"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="1" slack="1"/>
<pin id="290" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="8" bw="1" slack="1"/>
<pin id="292" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sign_3_i3/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 icmp_ln65/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="0" index="3" bw="5" slack="0"/>
<pin id="309" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 tmp_9/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="10" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/3 icmp_ln69/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 tmp_10/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_1/3 icmp_ln69_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104/3 and_ln69/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="1"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="5" slack="0"/>
<pin id="345" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 tmp_11/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/3 icmp_ln73/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108_1/3 icmp_ln73_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln108/3 and_ln73/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/7 sub_ln703/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/7 sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln161_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="17" slack="0"/>
<pin id="380" dir="0" index="1" bw="17" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="m_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lhs_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="40" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln728_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="40" slack="0"/>
<pin id="400" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln1192_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="30" slack="0"/>
<pin id="404" dir="0" index="1" bw="40" slack="0"/>
<pin id="405" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="value_V_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="41" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="value_V_3/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln1494_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="value_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value_V/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="value_V_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_V_4/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="ret_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_s_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln851_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln851_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="ret_V_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln851_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="16" slack="0"/>
<pin id="476" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln850_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="16" slack="0"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="idx_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln189_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="17" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln96_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="1"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln100_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln100_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="1"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln113_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln113_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln113_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113_1/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="1"/>
<pin id="554" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln113_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="idx_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_2/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln113_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln109_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln105_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="idx_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln105_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln1265_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sub_ln703_4_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Val2_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="9" slack="0"/>
<pin id="608" dir="0" index="2" bw="9" slack="0"/>
<pin id="609" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1118_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln1118_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="2"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln65_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln65_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_12_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="2"/>
<pin id="642" dir="0" index="2" bw="5" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln78_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="2"/>
<pin id="648" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sub_ln78_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="6" slack="0"/>
<pin id="652" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_13_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub_ln78_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="2"/>
<pin id="673" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln78_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="7" slack="0"/>
<pin id="679" dir="0" index="2" bw="7" slack="0"/>
<pin id="680" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="idx_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_4/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln78_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln74_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="2"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln70_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="2"/>
<pin id="701" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="idx_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="0"/>
<pin id="704" dir="0" index="1" bw="6" slack="0"/>
<pin id="705" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx_3/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln70_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln1265_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_1/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sub_ln703_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="9" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_5/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_Val2_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="9" slack="0"/>
<pin id="727" dir="0" index="2" bw="9" slack="0"/>
<pin id="728" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1118_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="3"/>
<pin id="734" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="1"/>
<pin id="737" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="mul_ln700_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="2"/>
<pin id="740" dir="0" index="1" bw="9" slack="2"/>
<pin id="741" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="mul_ln1192_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="9" slack="0"/>
<pin id="745" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="ret_V_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="40" slack="0"/>
<pin id="750" dir="0" index="1" bw="40" slack="0"/>
<pin id="751" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="real_V_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="40" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="0" index="3" bw="7" slack="0"/>
<pin id="759" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real_V/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="mul_ln700_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="9" slack="2"/>
<pin id="767" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="mul_ln1193_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="2"/>
<pin id="771" dir="0" index="1" bw="9" slack="0"/>
<pin id="772" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="ret_V_5_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="40" slack="0"/>
<pin id="776" dir="0" index="1" bw="40" slack="0"/>
<pin id="777" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="imag_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="40" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="7" slack="0"/>
<pin id="785" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag_V/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln193_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="4"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln198_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="4"/>
<pin id="797" dir="0" index="1" bw="16" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/6 "/>
</bind>
</comp>

<comp id="803" class="1005" name="m_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="17" slack="0"/>
<pin id="805" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="808" class="1005" name="value_V_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="value_V_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln850_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="1"/>
<pin id="815" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln850 "/>
</bind>
</comp>

<comp id="833" class="1005" name="idx_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="1"/>
<pin id="835" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="zext_ln189_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="4"/>
<pin id="845" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln189 "/>
</bind>
</comp>

<comp id="853" class="1005" name="value_r_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_r_V "/>
</bind>
</comp>

<comp id="858" class="1005" name="value_i_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="3"/>
<pin id="860" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="value_i_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="icmp_ln96_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="876" class="1005" name="cos_table_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="1"/>
<pin id="878" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_table_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="sext_ln1118_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="40" slack="2"/>
<pin id="883" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="887" class="1005" name="sext_ln1118_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="40" slack="2"/>
<pin id="889" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="sin_table_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="p_Val2_6_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="1"/>
<pin id="909" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="912" class="1005" name="real_V_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_V "/>
</bind>
</comp>

<comp id="918" class="1005" name="imag_V_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln193_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="928" class="1005" name="icmp_ln198_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln198 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="98" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="98" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="98" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="98" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="256"><net_src comp="239" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="239" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="239" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="259"><net_src comp="239" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="260"><net_src comp="239" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="294"><net_src comp="277" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="295"><net_src comp="277" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="277" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="297"><net_src comp="277" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="304" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="313" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="66" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="86" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="349" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="366" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="372" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="382"><net_src comp="215" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="215" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="32" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="204" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="422"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="408" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="408" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="430" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="430" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="438" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="438" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="448" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="472" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="438" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="211" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="62" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="299" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="64" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="90" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="92" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="94" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="92" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="520" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="550" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="557" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="587"><net_src comp="96" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="597"><net_src comp="226" pin="10"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="603"><net_src comp="84" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="123" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="244" pin="10"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="123" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="619"><net_src comp="605" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="64" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="299" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="64" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="66" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="92" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="655" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="90" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="639" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="663" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="669" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="96" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="676" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="706"><net_src comp="96" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="716"><net_src comp="264" pin="10"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="722"><net_src comp="84" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="136" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="282" pin="10"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="136" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="746"><net_src comp="732" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="735" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="738" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="100" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="40" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="42" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="768"><net_src comp="732" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="735" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="764" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="786"><net_src comp="100" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="40" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="42" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="794"><net_src comp="56" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="102" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="384" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="811"><net_src comp="430" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="816"><net_src comp="480" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="823"><net_src comp="813" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="824"><net_src comp="813" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="825"><net_src comp="813" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="826"><net_src comp="813" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="827"><net_src comp="813" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="828"><net_src comp="813" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="829"><net_src comp="813" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="830"><net_src comp="813" pin="1"/><net_sink comp="264" pin=8"/></net>

<net id="831"><net_src comp="813" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="832"><net_src comp="813" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="836"><net_src comp="488" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="842"><net_src comp="833" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="846"><net_src comp="492" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="856"><net_src comp="104" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="861"><net_src comp="110" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="866"><net_src comp="496" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="879"><net_src comp="116" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="884"><net_src comp="613" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="890"><net_src comp="616" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="905"><net_src comp="129" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="910"><net_src comp="724" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="915"><net_src comp="754" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="921"><net_src comp="780" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="927"><net_src comp="790" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="795" pin="2"/><net_sink comp="928" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ary_r_V | {}
	Port: ary_i_V | {}
	Port: ary_r_s_V | {7 }
	Port: ary_i_s_V | {7 }
	Port: cos_table | {}
	Port: sin_table | {}
 - Input state : 
	Port: shift : ary_r_V | {3 }
	Port: shift : ary_i_V | {3 }
	Port: shift : cos_table | {3 4 }
	Port: shift : sin_table | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln161 : 1
		m : 1
		br_ln161 : 2
		lhs_V : 1
		zext_ln728 : 2
		add_ln1192 : 3
		value_V_3 : 4
		icmp_ln1494 : 5
		value_V : 5
		value_V_4 : 6
		ret_V : 7
		p_Result_s : 7
		trunc_ln851 : 7
		icmp_ln851 : 8
		ret_V_1 : 8
		select_ln851 : 9
		select_ln850 : 10
		idx_1 : 11
	State 3
		br_ln96 : 1
		xor_ln100 : 1
		and_ln100 : 1
		br_ln100 : 1
		icmp_ln104 : 1
		icmp_ln104_1 : 1
		and_ln104 : 2
		br_ln104 : 2
		icmp_ln108 : 1
		and_ln108 : 2
		br_ln108 : 2
		sub_ln113 : 1
		tmp_6 : 2
		sub_ln113_1 : 3
		select_ln113 : 4
		idx_2 : 5
		zext_ln113 : 6
		idx : 1
		zext_ln105_1 : 2
		idx_3_i : 7
		sext_ln1265 : 8
		cos_table_addr : 9
		p_Val2_3 : 10
	State 4
		sub_ln703_4 : 1
		p_Val2_4 : 2
		sext_ln1118_1 : 3
		xor_ln65 : 1
		and_ln65 : 1
		br_ln65 : 1
		icmp_ln69 : 1
		icmp_ln69_1 : 1
		and_ln69 : 2
		br_ln69 : 2
		icmp_ln73 : 1
		and_ln73 : 2
		br_ln73 : 2
		sub_ln78 : 1
		tmp_13 : 2
		sub_ln78_1 : 3
		select_ln78 : 4
		idx_4 : 5
		zext_ln78 : 6
		idx_3 : 1
		zext_ln70_1 : 2
		idx_3_i2 : 7
		sext_ln1265_1 : 8
		sin_table_addr : 9
		p_Val2_5 : 10
	State 5
		sub_ln703_5 : 1
		p_Val2_6 : 2
	State 6
		mul_ln1192 : 1
		ret_V_4 : 2
		real_V : 3
		mul_ln700_1 : 1
		mul_ln1193 : 1
		ret_V_5 : 2
		imag_V : 3
		br_ln193 : 1
		br_ln198 : 1
	State 7
		store_ln205 : 1
		store_ln206 : 1
		store_ln200 : 1
		store_ln201 : 1
		store_ln195 : 1
		store_ln196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_366      |    0    |    0    |    39   |
|          |       grp_fu_372      |    0    |    0    |    39   |
|          |    sub_ln113_fu_530   |    0    |    0    |    15   |
|          |   sub_ln113_1_fu_544  |    0    |    0    |    15   |
|          |      idx_2_fu_565     |    0    |    0    |    15   |
|          |       idx_fu_583      |    0    |    0    |    15   |
|    sub   |   sub_ln703_4_fu_599  |    0    |    0    |    16   |
|          |    sub_ln78_fu_649    |    0    |    0    |    15   |
|          |   sub_ln78_1_fu_663   |    0    |    0    |    15   |
|          |      idx_4_fu_684     |    0    |    0    |    15   |
|          |      idx_3_fu_702     |    0    |    0    |    15   |
|          |   sub_ln703_5_fu_718  |    0    |    0    |    16   |
|          |     ret_V_5_fu_774    |    0    |    0    |    47   |
|----------|-----------------------|---------|---------|---------|
|          |        m_fu_384       |    0    |    0    |    24   |
|          |   add_ln1192_fu_402   |    0    |    0    |    47   |
|    add   |     value_V_fu_424    |    0    |    0    |    39   |
|          |     ret_V_1_fu_466    |    0    |    0    |    23   |
|          |     ret_V_4_fu_748    |    0    |    0    |    47   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_299      |    0    |    0    |    13   |
|          |       grp_fu_313      |    0    |    0    |    13   |
|          |       grp_fu_328      |    0    |    0    |    13   |
|          |       grp_fu_349      |    0    |    0    |    13   |
|          |       grp_fu_355      |    0    |    0    |    13   |
|   icmp   |   icmp_ln161_fu_378   |    0    |    0    |    18   |
|          |   icmp_ln1494_fu_418  |    0    |    0    |    18   |
|          |   icmp_ln851_fu_460   |    0    |    0    |    13   |
|          |    icmp_ln96_fu_496   |    0    |    0    |    13   |
|          |   icmp_ln193_fu_790   |    0    |    0    |    13   |
|          |   icmp_ln198_fu_795   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    value_V_4_fu_430   |    0    |    0    |    32   |
|          |  select_ln851_fu_472  |    0    |    0    |    16   |
|          |  select_ln850_fu_480  |    0    |    0    |    16   |
|  select  |  select_ln113_fu_557  |    0    |    0    |    7    |
|          |    p_Val2_4_fu_605    |    0    |    0    |    9    |
|          |   select_ln78_fu_676  |    0    |    0    |    7    |
|          |    p_Val2_6_fu_724    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln700_fu_738   |    2    |    0    |    21   |
|    mul   |   mul_ln1192_fu_742   |    2    |    0    |    21   |
|          |   mul_ln700_1_fu_764  |    2    |    0    |    21   |
|          |   mul_ln1193_fu_769   |    2    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_334      |    0    |    0    |    6    |
|    and   |       grp_fu_360      |    0    |    0    |    6    |
|          |    and_ln100_fu_514   |    0    |    0    |    6    |
|          |    and_ln65_fu_633    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln100_fu_508   |    0    |    0    |    6    |
|          |    xor_ln65_fu_627    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   read   | value_r_V_read_fu_104 |    0    |    0    |    0    |
|          | value_i_V_read_fu_110 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_304      |    0    |    0    |    0    |
|          |       grp_fu_319      |    0    |    0    |    0    |
|          |       grp_fu_340      |    0    |    0    |    0    |
|partselect|    value_V_3_fu_408   |    0    |    0    |    0    |
|          |      ret_V_fu_438     |    0    |    0    |    0    |
|          |     real_V_fu_754     |    0    |    0    |    0    |
|          |     imag_V_fu_780     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      lhs_V_fu_390     |    0    |    0    |    0    |
|          |      tmp_6_fu_536     |    0    |    0    |    0    |
|bitconcatenate|      tmp_3_fu_550     |    0    |    0    |    0    |
|          |     tmp_13_fu_655     |    0    |    0    |    0    |
|          |      tmp_7_fu_669     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln728_fu_398   |    0    |    0    |    0    |
|          |   zext_ln189_fu_492   |    0    |    0    |    0    |
|          |   zext_ln113_fu_571   |    0    |    0    |    0    |
|          |   zext_ln109_fu_576   |    0    |    0    |    0    |
|   zext   |   zext_ln105_fu_580   |    0    |    0    |    0    |
|          |  zext_ln105_1_fu_589  |    0    |    0    |    0    |
|          |    zext_ln78_fu_690   |    0    |    0    |    0    |
|          |    zext_ln74_fu_695   |    0    |    0    |    0    |
|          |    zext_ln70_fu_699   |    0    |    0    |    0    |
|          |   zext_ln70_1_fu_708  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_448   |    0    |    0    |    0    |
|          |       tmp_fu_501      |    0    |    0    |    0    |
| bitselect|      tmp_5_fu_520     |    0    |    0    |    0    |
|          |      tmp_8_fu_620     |    0    |    0    |    0    |
|          |     tmp_12_fu_639     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln851_fu_456  |    0    |    0    |    0    |
|   trunc  |      idx_1_fu_488     |    0    |    0    |    0    |
|          |   trunc_ln113_fu_527  |    0    |    0    |    0    |
|          |   trunc_ln78_fu_646   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1265_fu_594  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_613  |    0    |    0    |    0    |
|   sext   |  sext_ln1118_1_fu_616 |    0    |    0    |    0    |
|          |  sext_ln1265_1_fu_713 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_732 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_735 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |    0    |   826   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|cos_table_addr_reg_876|    7   |
|  icmp_ln193_reg_924  |    1   |
|  icmp_ln198_reg_928  |    1   |
|   icmp_ln96_reg_863  |    1   |
|     idx_1_reg_833    |    6   |
|   idx_3_i2_reg_261   |   16   |
|    idx_3_i_reg_223   |   16   |
|    imag_V_reg_918    |   32   |
|      m_0_reg_211     |   17   |
|       m_reg_803      |   17   |
|   p_Val2_6_reg_907   |    9   |
|   p_Val2_s_reg_200   |   32   |
|    real_V_reg_912    |   32   |
| select_ln850_reg_813 |   16   |
| sext_ln1118_1_reg_887|   40   |
|  sext_ln1118_reg_881 |   40   |
|   sign_3_i3_reg_277  |    1   |
|   sign_3_i_reg_239   |    1   |
|sin_table_addr_reg_902|    7   |
|   value_V_4_reg_808  |   32   |
|   value_i_V_reg_858  |   32   |
|   value_r_V_reg_853  |   32   |
|  zext_ln189_reg_843  |   64   |
+----------------------+--------+
|         Total        |   452  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_149 |  p0  |   3  |  17  |   51   ||    15   |
| grp_access_fu_149 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_162 |  p0  |   3  |  17  |   51   ||    15   |
| grp_access_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
|    m_0_reg_211    |  p0  |   2  |  17  |   34   ||    9    |
|  sign_3_i_reg_239 |  p0  |   2  |   1  |    2   |
| sign_3_i3_reg_277 |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  ||  9.686  ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   826  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   75   |
|  Register |    -   |    -   |   452  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    9   |   452  |   901  |
+-----------+--------+--------+--------+--------+
