INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sabiraci'
WARNING: [VRFC 10-3093] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:47]
WARNING: [VRFC 10-3093] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:48]
