{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728411081137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728411081138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 15:11:20 2024 " "Processing started: Tue Oct  8 15:11:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728411081138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728411081138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ckt74161 -c Ckt74161 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ckt74161 -c Ckt74161" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728411081138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1728411081256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_7_1200mv_125c_slow.vho /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_7_1200mv_125c_slow.vho in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_7_1200mv_-40c_slow.vho /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_7_1200mv_-40c_slow.vho in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_min_1200mv_-40c_fast.vho /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_min_1200mv_-40c_fast.vho in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161.vho /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161.vho in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_7_1200mv_125c_vhd_slow.sdo /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_7_1200mv_125c_vhd_slow.sdo in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_7_1200mv_-40c_vhd_slow.sdo /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_7_1200mv_-40c_vhd_slow.sdo in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_min_1200mv_-40c_vhd_fast.sdo /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_min_1200mv_-40c_vhd_fast.sdo in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ckt74161_vhd.sdo /home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/ simulation " "Generated file Ckt74161_vhd.sdo in folder \"/home/aluno/ELD_IFSC/LAB1/Passo2/Ckt74161_passo4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728411081379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728411081390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  8 15:11:21 2024 " "Processing ended: Tue Oct  8 15:11:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728411081390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728411081390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728411081390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728411081390 ""}
