<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d9/d3d/rTwoBF_8vhd" kind="file" language="VHDL">
    <compoundname>rTwoBF.vhd</compoundname>
    <innerclass refid="dc/d77/classrTwoBF" prot="public">rTwoBF</innerclass>
    <innerclass refid="d2/d73/classrTwoBF_1_1rtl" prot="private">rTwoBF::rtl</innerclass>
    <briefdescription>
<para>Radix 2 butterfly module. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="4"></codeline>
<codeline lineno="5"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--</highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="20"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="21"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--</highlight></codeline>
<codeline lineno="23"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="25" refid="dc/d77/classrTwoBF_1a29b870e2995b8bd809601488c822adad" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee,<sp/>common_pkg_lib,<sp/>common_components_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26" refid="dc/d77/classrTwoBF_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">IEEE.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="27" refid="dc/d77/classrTwoBF_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">common_pkg_lib.common_pkg.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="28"></codeline>
<codeline lineno="50"></codeline>
<codeline lineno="73"></codeline>
<codeline lineno="74" refid="dc/d77/classrTwoBF" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="dc/d77/classrTwoBF" kindref="compound">rTwoBF</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="76" refid="dc/d77/classrTwoBF_1a302a62069272b57ab8f157ddd0f2ff43" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a302a62069272b57ab8f157ddd0f2ff43" kindref="member">g_in_a_zdly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1af8616f560a2b1b61561ad9ae8a1d3a73" kindref="member">g_out_d_zdly</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight></codeline>
<codeline lineno="78" refid="dc/d77/classrTwoBF_1af8616f560a2b1b61561ad9ae8a1d3a73" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="80" refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81" refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82" refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83" refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84" refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85" refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" kindref="member">out_c</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight></codeline>
<codeline lineno="87" refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="keywordflow">end</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89"></codeline>
<codeline lineno="90" refid="d2/d73/classrTwoBF_1_1rtl" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d2/d73/classrTwoBF_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="dc/d77/classrTwoBF" kindref="compound">rTwoBF</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="91"></codeline>
<codeline lineno="92" refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" kindref="member">in_a_dly</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" kindref="member">in_a</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93" refid="d2/d73/classrTwoBF_1_1rtl_1a2d0cb57a739688e25ae4c73c08133da0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a2d0cb57a739688e25ae4c73c08133da0" kindref="member">out_d_ely</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">range</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"></codeline>
<codeline lineno="95"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="96"></codeline>
<codeline lineno="97"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Optionally<sp/>some<sp/>z-1<sp/>delay<sp/>gets<sp/>move<sp/>here<sp/>into<sp/>this<sp/>BF<sp/>stage,<sp/>default<sp/>0</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/>u_in_dly<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref></highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref><sp/>=&gt;<sp/>in_a&apos;length,</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1a302a62069272b57ab8f157ddd0f2ff43" kindref="member">g_in_a_zdly</ref></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" kindref="member">in_val</ref>,</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1a80d94276e404738c398b66d2b7ed0931" kindref="member">in_a</ref>,</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" kindref="member">in_a_dly</ref></highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/>u_out_dly<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d6/ddb/classcommon__delay" kindref="compound">common_delay</ref></highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1aa606d3c5f84e6a3856b0c58c5e8f3f26" kindref="member">g_dat_w</ref><sp/>=&gt;<sp/>out_d&apos;length,</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1af8616f560a2b1b61561ad9ae8a1d3a73" kindref="member">g_out_d_zdly</ref></highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1aec3fb464350f4999866a4771531ecd24" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a7c6f1bd13167860b38ff6aa2a36a4b9a" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1a203605699656bdaf3e9b841cabe6518a" kindref="member">in_val</ref>,</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a9e162f717010fc6c9a484616acf2a8db" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="d2/d73/classrTwoBF_1_1rtl_1a2d0cb57a739688e25ae4c73c08133da0" kindref="member">out_d_ely</ref>,</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d6/ddb/classcommon__delay_1a15eab8d2ac228eee18fb64b2aba83e28" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref></highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"></codeline>
<codeline lineno="122"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>BF<sp/>function:<sp/>add,<sp/>subtract<sp/>or<sp/>pass<sp/>the<sp/>data<sp/>on<sp/>dependent<sp/>on<sp/>in_sel</highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" kindref="member">out_c</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ADD_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" kindref="member">in_a_dly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1ad982d697f803c222f9255b1ae24758e8" kindref="member">out_c</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">length</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">when</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" kindref="member">in_a_dly</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a2d0cb57a739688e25ae4c73c08133da0" kindref="member">out_d_ely</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">SUB_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/d73/classrTwoBF_1_1rtl_1a1a32806c1c096bbfb6316b187ffaa3aa" kindref="member">in_a_dly</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1adb63c560713267c64637a10e1627a5a7" kindref="member">out_d</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">length</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">when</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a8bdb8114f5697b1b7a502ecbe641cc37" kindref="member">in_sel</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/d77/classrTwoBF_1a7ffc176a1117052c28cd6b3b53179f6d" kindref="member">in_b</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="125"></codeline>
<codeline lineno="126"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/><ref refid="d2/d73/classrTwoBF_1_1rtl" kindref="compound">rtl</ref>;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/r2SDF_fft/rTwoBF.vhd"/>
  </compounddef>
</doxygen>
