{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# LAB_01: Intro to FPGA designs!\n",
    "So far you guys should have learned from PHYS_335 Advanced Digital Lab.:\n",
    " * Digital: \n",
    "   - gates, \n",
    "   - registers,\n",
    "   - ALUs,\n",
    "* Wait, no FSMs for now. Everyone interested in this area should get to know ASM/ASMD fairly quick later. This is a responsible practice."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "SID = 1933453"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# For this lab session: \n",
    "we will initially focus on fundamental FPGA projects to familiarize ourselves with:\n",
    "* programmable logic,\n",
    "* onboard GPIOs,\n",
    "* and delve into the design process to gain an initial understanding of industry practices."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import sympy as sp\n",
    "# import numpy as np\n",
    "import matplotlib.pyplot as plt"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TASK 1: LED Blink (TEST_IO)\n",
    "\n",
    "You are currently working with the Zynq-7020 chip.\n",
    "\n",
    "Before proceeding, ensure that the constraint files are inside the development file directory(where the project file is).\n",
    "\n",
    "What this task should look like:\n",
    "```systemverilog\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   output logic [0:0] LEDR[0];\n",
    ");\n",
    "   always_comb begin\n",
    "        ...\n",
    "        LEDR[0] = 1'b1; // LED blink\n",
    "        ...\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "module CHIP_7020_TOP (\n",
      "   input logic [15:0] SW;\n",
      "   output logic [0:0] LEDR[0];\n",
      ");\n",
      "   always_comb begin\n",
      "        LEDR[0] = 1'b1; // LED light up.\n",
      "    endd\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# AMD should provide this xdc file. If not, ask the guy who made this board.\n",
    "# We can safely assume the IO names as standard when the below codes are being runned.\n",
    "verilog = f\"\"\"\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   output logic [0:0] LEDR[0];\n",
    ");\n",
    "   always_comb begin\n",
    "        LEDR[0] = 1'b1; // LED light up.\n",
    "    endd\n",
    "endmodule\n",
    "\"\"\"\n",
    "print(verilog)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TASK 2: LED Input Validation (TEST_LOGIC)\n",
    "\n",
    "In this task, you will use the LED to indicate a specific condition based on input validation.\n",
    "\n",
    "### Instructions:\n",
    "\n",
    "1. **Understanding the Objective:**\n",
    "   - The LED will be used to signify a desired condition once an input is validated correctly.\n",
    "\n",
    "2. **Programming the FPGA:**\n",
    "   - Begin by retrieving the last digit of your student number.\n",
    "   - Implement a filter in the programmable logic to activate the LEDR only when your student ID is entered correctly using the switches.\n",
    "     - This involves using Computational Boolean Algebra.\n",
    "       1. Convert your last digit to binary representation.\n",
    "       2. Program this binary filter logic onto the FPGA board.\n",
    "       3. TAs will examine on other logics.\n",
    "\n",
    "Core part of the task:\n",
    "```systemverilog\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   output logic [0:0] LEDR[0];\n",
    ");\n",
    "   always_comb begin\n",
    "      ...\n",
    "      LEDR[0] = SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(LEDR[0]));\n",
    "      ...\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "module SID_BOOlLEAN_FUNCTION (\n",
    "   input logic [15:0] in;\n",
    "   output logic [0:0] out;\n",
    ");\n",
    "   always_comb begin\n",
    "      out = // Your Student ID here. You can utilize an external logic library. We use Minterm in this task as basic pattern matcher.\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "```\n",
    "\n",
    "### Key Steps:\n",
    "- Identify your student number's last digit.\n",
    "- Convert the last digit to binary.\n",
    "- Develop and deploy the filter logic onto the FPGA to control LEDR based on valid input from the switches."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SID_LAST_DIGIT: 3\n",
      "purely-CAS-engaged operation:\n",
      "Minterm: in[0] & in[1]\n",
      "General Programmatic operation:\n",
      "Minterm: in[0] & in[1]\n",
      "\n",
      "module CHIP_7020_TOP (\n",
      "   input logic [15:0] SW;\n",
      "   output logic [0:0] LEDR[0];\n",
      ");\n",
      "   always_comb begin\n",
      "      LEDR[0] = SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(LEDR[0]));\n",
      "   end\n",
      "endmodule\n",
      "\n",
      "module SID_BOOlLEAN_FUNCTION (\n",
      "   input logic [15:0] in;\n",
      "   output logic [0:0] out;\n",
      ");\n",
      "   always_comb begin\n",
      "      out = in[0] & in[1]// Your Student ID here. You can utilize an external logic library. We use Minterm in this task as basic pattern matcher.\n",
      "   end\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Grab the last digit of your SID\n",
    "SID_LAST_DIGIT = SID % 10\n",
    "print(f\"SID_LAST_DIGIT: {SID_LAST_DIGIT}\")\n",
    "\n",
    "# Generate the truth table for the SID_LAST_DIGIT, in this case the input upper bound is 9.\n",
    "# SID_LAST_DIGIT_TRUTH_TABLE = [True if i == SID_LAST_DIGIT else False for i in range(2**np.ceil(np.log2(10)))] # Elementary way to see this.\n",
    "# Got only 1 True in the truth table? Good. We got a Minterm.\n",
    "\n",
    "# Let's do it in a more general way for minterms.\n",
    "SID_LAST_DIGIT_BIN_STR = bin(SID_LAST_DIGIT)[2:]\n",
    "# Sympy:\n",
    "minterm = sp.true\n",
    "for i in range(len(SID_LAST_DIGIT_BIN_STR)):\n",
    "   toss_1 = SID_LAST_DIGIT_BIN_STR[i] == \"1\"\n",
    "   minterm &= sp.Symbol(f\"in[{i}]\") if toss_1 else ~sp.Symbol(f\"in[{i}]\")\n",
    "print(\"purely-CAS-engaged operation:\")\n",
    "print(f\"Minterm: {minterm}\")\n",
    "# Programmatic:\n",
    "minterm = \"\"\n",
    "for i in range(len(SID_LAST_DIGIT_BIN_STR)):\n",
    "   toss_1 = SID_LAST_DIGIT_BIN_STR[i] == \"1\"\n",
    "   if i == len(bin(SID_LAST_DIGIT)[2:])-1:\n",
    "      minterm += f\"in[{i}]\" if toss_1 else f\"~in[{i}]\"\n",
    "   else:\n",
    "      minterm += f\"in[{i}] & \" if toss_1 else f\"~in[{i}] & \"\n",
    "print(\"General Programmatic operation:\")\n",
    "print(f\"Minterm: {minterm}\")\n",
    "\n",
    "verilog = f\"\"\"\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   output logic [0:0] LEDR[0];\n",
    ");\n",
    "   always_comb begin\n",
    "      LEDR[0] = SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(LEDR[0]));\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "module SID_BOOlLEAN_FUNCTION (\n",
    "   input logic [15:0] in;\n",
    "   output logic [0:0] out;\n",
    ");\n",
    "   always_comb begin\n",
    "      out = {minterm}// Your Student ID here. You can utilize an external logic library. We use Minterm in this task as basic pattern matcher.\n",
    "   end\n",
    "endmodule\n",
    "\"\"\"\n",
    "print(verilog)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Consult with Eason <- TODO"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TASK 3: Register Implementation (CURRENT_STATE_STORAGE)\n",
    "\n",
    "You've now gained experience with logics. Let's proceed to implement state storage.\n",
    "\n",
    "* State storage requires the concept of time, typically driven by a clock signal. This task focuses on utilizing time and implementing state storage using onboard registers.\n",
    "\n",
    "### Instructions:\n",
    "\n",
    "1. **Understanding State Storage:**\n",
    "   - Implement registers to store and maintain state information.\n",
    "\n",
    "```systemverilog\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   input logic clk; // Added\n",
    "   output logic [0:0] LEDR[0];\n",
    ");\n",
    "   logic clk_divided, current_logic;\n",
    "   reg[0:0] current_logic_reg;\n",
    "   \n",
    "   clock_divider(.in(clk), \n",
    "                 .out(clk_divided));\n",
    "   \n",
    "   SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(current_logic));\n",
    "\n",
    "   always_comb begin\n",
    "      ...\n",
    "      LEDR[0] = current_logic_reg;\n",
    "      ...\n",
    "   end\n",
    "\n",
    "   always @(posedge clk_divided) begin // <- New content\n",
    "      ... // Bunch of Transitions.\n",
    "      current_logic_reg <= current_logic ? current_logic_reg ^ current_logic : 1'b0; // If we have valid switch inputs, the current_logic_reg will transit between 1 and 0. Otherwise, we make the value 0(not blinking and not even lighting up.)\n",
    "      ...\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "module SID_BOOlLEAN_FUNCTION (\n",
    "   input logic [15:0] in;\n",
    "   output logic [0:0] out;\n",
    ");\n",
    "   always_comb begin\n",
    "      out = // Your Student ID here. You can utilize an external logic library. We use Minterm in this task as basic pattern matcher.\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "// reg [n-1:0] reg_1; // n represents the bit width of the register\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Systematic way to do this:\n",
    "class CHIP_TOP_MODULE:\n",
    "   def __init__(self, IOs:dict[str:\n",
    "                               dict[str:\n",
    "                                    dict[str:\n",
    "                                         tuple]]], \n",
    "                      FSMs:list[dict[str:\n",
    "                                      dict[str: str]]], \n",
    "                      chip_name:str=\"CHIP_7020\"):\n",
    "      self.IOs = IOs\n",
    "      self.FSMs = FSMs\n",
    "      self.chip_name = chip_name\n",
    "\n",
    "   def declare_IOs(self):\n",
    "      IOs = \"\"\n",
    "      for io_type in self.IOs.keys(): # digital, analog\n",
    "         for io_direction in self.IOs[io_type].keys(): # input, output, inout\n",
    "            for io_name in self.IOs[io_type][io_direction].keys(): # io_names, e.g. SW, LEDR\n",
    "               IOs += f\"   {io_direction} logic \"\n",
    "               for _range in self.IOs[io_type][io_direction][io_name]: # Basic range declaration, or multi-dimensional array declaration. We take care of multi-dimensional array declaration here.\n",
    "                  if type(_range) == tuple:\n",
    "                     IOs += f\"[{_range[0]}:{_range[1]}]\" # Range declaration.\n",
    "                  else:\n",
    "                     IOs += f\"[{_range}:0]\"\n",
    "               IOs += f\"{io_name};\\n\"\n",
    "   \n",
    "   def __str__(self):\n",
    "      return f\"\"\"module {self.chip_name}_TOP (\n",
    "      {self.declare_IOs()}\n",
    "      );\n",
    "      \n",
    "      \"\"\"\n",
    "verilog = f\"\"\"\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   input logic clk;\n",
    "   output logic [2:0] LEDR[2:0];\n",
    ");\n",
    "   logic clk_divided, current_logic;\n",
    "   reg[0:0] current_logic_reg;\n",
    "   \n",
    "   clock_divider(.in(clk), \n",
    "                 .out(clk_divided));\n",
    "   \n",
    "   // SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(current_logic));\n",
    "\n",
    "   STD_INDICATOR_FSM(.SW_in(SW[15:0]),\n",
    "                     .SID_Last_Digit_in((unsigned){len(SID_LAST_DIGIT_BIN_STR)}'b{SID_LAST_DIGIT_BIN_STR}),\n",
    "                     .clk(clk_divided),\n",
    "                     .out(LEDR[2:0]));\n",
    "\n",
    "   // always_comb begin\n",
    "   //    LEDR[0] = current_logic_reg;\n",
    "   // end\n",
    "   // \n",
    "   // always @(posedge clk_divided) begin\n",
    "   //    ... // Bunch of Transitions.\n",
    "   //    current_logic_reg <= current_logic ? current_logic_reg ^ current_logic : 1'b0; // If we have valid switch inputs, the current_logic_reg will transit between 1 and 0. Otherwise, we make the value 0(not blinking and not even lighting up.)\n",
    "   //    ...\n",
    "   // end\n",
    "endmodule\n",
    "\n",
    "module SID_BOOlLEAN_FUNCTION (\n",
    "   input logic [15:0] in;\n",
    "   output logic [0:0] out;\n",
    ");\n",
    "   always_comb begin\n",
    "      out = (unsigned)in == (unsigned){len(SID_LAST_DIGIT_BIN_STR)}'b{SID_LAST_DIGIT_BIN_STR};// Your Student ID here. You can utilize an external logic library(recommended as a try). We use Minterm in this task as basic pattern matcher.\n",
    "   end\n",
    "endmodule\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# BONUS_TASK_4: (FSMs)\n",
    "In this task, the FSM indicator should give correct pattern given the switch input is Greater, Smaller, or Equal to the SID number according to practices on cartitian coordinates R1:\n",
    "* If greater, 3 LEDs will blink leftwards with each time one of them light up.\n",
    "* If smaller, same thing but one of the LEDs light up rotating leftwards.\n",
    "* If match, the output stops as center light up, then dim then the surrounding 2 lights up, repeat this until there is a match.\n",
    "```Systemverilog\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   input logic clk;\n",
    "   output logic [2:0] LEDR[2:0];\n",
    "){\n",
    "   logic clk_divided, current_logic;\n",
    "   reg[0:0] current_logic_reg;\n",
    "   \n",
    "   clock_divider(.in(clk), \n",
    "                 .out(clk_divided));\n",
    "   \n",
    "   // SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(current_logic));\n",
    "\n",
    "   STD_INDICATOR_FSM(.SW_in(SW[15:0]), \n",
    "                     .SID_Last_Digit_in((unsigned)\"YOUR_STUDENT_ID_HERE\"), \n",
    "                     .clk(clk_divided), \n",
    "                     .out(LEDR[2:0]));\n",
    "\n",
    "   // always_comb begin {\n",
    "   //    ...\n",
    "   //    LEDR[0] = current_logic_reg;\n",
    "   //    ...\n",
    "   // }\n",
    "   // \n",
    "   // always @(posedge clk_divided) begin {\n",
    "   //    ... // Bunch of Transitions.\n",
    "   //    current_logic_reg <= current_logic ? current_logic_reg ^ current_logic : 1'b0; // If we have valid switch inputs, the current_logic_reg will transit between 1 and 0. Otherwise, we make the value 0(not blinking and not even lighting up.)\n",
    "   //    ...\n",
    "   // }\n",
    "}\n",
    "\n",
    "module STD_INDICATOR_FSM( // <- New Content\n",
    "   input logic [15:0] SW_in;\n",
    "   input logic [15:0] SID_Last_Digit_in;\n",
    "   input logic clk;\n",
    "   output logic [2:0] out;\n",
    ") {\n",
    "   logic [15:0] input_in_unsigned;\n",
    "   // enum {state_G, state_L, state_E} curr_program_state, next_program_state;\n",
    "   emum {light_LLED, light_MLED, light_RLED, light_LRLED} curr_light_state, next_light_state;\n",
    "   logic [CEIL(LEN(curr_light_state)) - 1:0] next_light_state_result;\n",
    "\n",
    "   light_nextstate_ROM(.*); \n",
    "   light_state_LEDR_lightup_ROM(.*);\n",
    "   \n",
    "   always_ff @(posedge_clk) begin: // Exhaustive on state space each sub LUT layer.\n",
    "      next_light_state <= next_light_state_result;\n",
    "   end\n",
    "}\n",
    "\n",
    "module light_nextstate_ROM(# NUM_STATES = 4)(\n",
    "   input logic [15:0] SW_in;\n",
    "   input logic [15:0] SID_Last_Digit_in;\n",
    "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
    "   output logic [CEIL(LOG(NUM_STATES)) - 1:0] next_light_state_result;\n",
    ") {\n",
    "   always_comb begin\n",
    "      next_light_state_result = (curr_light_state == light_LRLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                            :\n",
    "                          (curr_light_state == light_LLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
    "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                            :\n",
    "                          (curr_light_state == light_MLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_LRLED:\n",
    "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_LLED:\n",
    "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
    "                                                            :\n",
    "                          (curr_light_state == light_RLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_LLED\n",
    "                           ;\n",
    "   end\n",
    "}\n",
    "\n",
    "module light_state_LEDR_lightup_ROM () (\n",
    "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
    "   output logic [2:0] out;\n",
    ") {\n",
    "   always_comb begin\n",
    "      out = (curr_light_state == light_LLED) ? (out == 3'b100):\n",
    "            (curr_light_state == light_MLED) ? (out == 3'b010):\n",
    "            (curr_light_state == light_RLED) ? (out == 3'b001):\n",
    "            (curr_light_state == light_LRLED) ? (out == 3'b101):\n",
    "            3'b000; // safe measure\n",
    "   end\n",
    "}\n",
    "\n",
    "// module SID_BOOlLEAN_FUNCTION (\n",
    "//    input logic [15:0] in;\n",
    "//    output logic [0:0] out;\n",
    "// ) {\n",
    "//    always_comb begin {\n",
    "//       out = // Your Student ID here. You can utilize an external logic library. We use Minterm in this task as basic pattern matcher.\n",
    "//    }\n",
    "// }\n",
    "\n",
    "// reg [n-1:0] reg_1; // n represents the bit width of the register\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "module CHIP_7020_TOP (\n",
      "   input logic [15:0] SW;\n",
      "   input logic clk;\n",
      "   output logic [2:0] LEDR[2:0];\n",
      ");\n",
      "   logic clk_divided, current_logic;\n",
      "   reg[0:0] current_logic_reg;\n",
      "   \n",
      "   clock_divider(.in(clk), \n",
      "                 .out(clk_divided));\n",
      "   \n",
      "   // SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(current_logic));\n",
      "\n",
      "   STD_INDICATOR_FSM(.SW_in(SW[15:0]),\n",
      "                     .SID_Last_Digit_in((unsigned)2'b11),\n",
      "                     .clk(clk_divided),\n",
      "                     .out(LEDR[2:0]));\n",
      "\n",
      "   // always_comb begin\n",
      "   //    ...\n",
      "   //    LEDR[0] = current_logic_reg;\n",
      "   //    ...\n",
      "   // end\n",
      "   // \n",
      "   // always @(posedge clk_divided) begin\n",
      "   //    ... // Bunch of Transitions.\n",
      "   //    current_logic_reg <= current_logic ? current_logic_reg ^ current_logic : 1'b0; // If we have valid switch inputs, the current_logic_reg will transit between 1 and 0. Otherwise, we make the value 0(not blinking and not even lighting up.)\n",
      "   //    ...\n",
      "   // end\n",
      "endmodule\n",
      "\n",
      "module STD_INDICATOR_FSM( // <- New Content\n",
      "   input logic [15:0] SW_in;\n",
      "   input logic [15:0] SID_Last_Digit_in;\n",
      "   input logic clk;\n",
      "   output logic [2:0] out;\n",
      ");\n",
      "   logic [15:0] input_in_unsigned;\n",
      "   // enum {state_G, state_L, state_Eend curr_program_state, next_program_state};\n",
      "   emum {light_LLED, light_MLED, light_RLED, light_LRLEDend curr_light_state, next_light_state};\n",
      "   logic [CEIL(LEN(curr_light_state)) - 1:0] next_light_state_result;\n",
      "\n",
      "   light_nextstate_ROM(.*); \n",
      "   light_state_LEDR_lightup_ROM(.*);\n",
      "   \n",
      "   always_ff @(posedge_clk) begin: // Exhaustive on state space each sub LUT layer.\n",
      "      next_light_state <= next_light_state_result;\n",
      "   end\n",
      "endmodule\n",
      "\n",
      "\n",
      "module light_nextstate_ROM(# NUM_STATES = 4)(\n",
      "   input logic [15:0] SW_in;\n",
      "   input logic [15:0] SID_Last_Digit_in;\n",
      "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
      "   output logic [CEIL(LOG(NUM_STATES)) - 1:0] next_light_state_result;\n",
      ");\n",
      "   always_comb begin\n",
      "      next_light_state_result = (curr_light_state == light_LRLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                            :\n",
      "                                 (curr_light_state == light_LLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
      "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                                     :\n",
      "                                 (curr_light_state == light_MLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_LRLED:\n",
      "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_LLED:\n",
      "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
      "                                                                     :\n",
      "                                 (curr_light_state == light_RLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
      "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_LLED\n",
      "                                    ;\n",
      "   end\n",
      "endmodule\n",
      "\n",
      "\n",
      "module light_state_LEDR_lightup_ROM () (\n",
      "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
      "   output logic [2:0] out;\n",
      ");\n",
      "   always_comb begin\n",
      "      out = (curr_light_state == light_LLED) ? (out == 3'b100):\n",
      "            (curr_light_state == light_MLED) ? (out == 3'b010):\n",
      "            (curr_light_state == light_RLED) ? (out == 3'b001):\n",
      "            (curr_light_state == light_LRLED) ? (out == 3'b101):\n",
      "            3'b000; // safe measure\n",
      "   end\n",
      "endmodule\n",
      "\n",
      "// module SID_BOOlLEAN_FUNCTION (\n",
      "//    input logic [15:0] in;\n",
      "//    output logic [0:0] out;\n",
      "// );\n",
      "//    always_comb begin\n",
      "//       out = (unsigned)in == (unsigned)2'b11;// Your Student ID here. You can utilize an external logic library(recommended as a try). We use Minterm in this task as basic pattern matcher.\n",
      "//    end\n",
      "// endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "verilog = f\"\"\"\n",
    "module CHIP_7020_TOP (\n",
    "   input logic [15:0] SW;\n",
    "   input logic clk;\n",
    "   output logic [2:0] LEDR[2:0];\n",
    ");\n",
    "   logic clk_divided, current_logic;\n",
    "   reg[0:0] current_logic_reg;\n",
    "   \n",
    "   clock_divider(.in(clk), \n",
    "                 .out(clk_divided));\n",
    "   \n",
    "   // SID_BOOLEAN_FUNCTION(.in(SW[15:0]), .out(current_logic));\n",
    "\n",
    "   STD_INDICATOR_FSM(.SW_in(SW[15:0]),\n",
    "                     .SID_Last_Digit_in((unsigned){len(SID_LAST_DIGIT_BIN_STR)}'b{SID_LAST_DIGIT_BIN_STR}),\n",
    "                     .clk(clk_divided),\n",
    "                     .out(LEDR[2:0]));\n",
    "\n",
    "   // always_comb begin\n",
    "   //    ...\n",
    "   //    LEDR[0] = current_logic_reg;\n",
    "   //    ...\n",
    "   // end\n",
    "   // \n",
    "   // always @(posedge clk_divided) begin\n",
    "   //    ... // Bunch of Transitions.\n",
    "   //    current_logic_reg <= current_logic ? current_logic_reg ^ current_logic : 1'b0; // If we have valid switch inputs, the current_logic_reg will transit between 1 and 0. Otherwise, we make the value 0(not blinking and not even lighting up.)\n",
    "   //    ...\n",
    "   // end\n",
    "endmodule\n",
    "\n",
    "module STD_INDICATOR_FSM( // <- New Content\n",
    "   input logic [15:0] SW_in;\n",
    "   input logic [15:0] SID_Last_Digit_in;\n",
    "   input logic clk;\n",
    "   output logic [2:0] out;\n",
    ");\n",
    "   logic [15:0] input_in_unsigned;\n",
    "   // enum {{state_G, state_L, state_Eend curr_program_state, next_program_state}};\n",
    "   emum {{light_LLED, light_MLED, light_RLED, light_LRLEDend curr_light_state, next_light_state}};\n",
    "   logic [CEIL(LEN(curr_light_state)) - 1:0] next_light_state_result;\n",
    "\n",
    "   light_nextstate_ROM(.*); \n",
    "   light_state_LEDR_lightup_ROM(.*);\n",
    "   \n",
    "   always_ff @(posedge_clk) begin: // Exhaustive on state space each sub LUT layer.\n",
    "      next_light_state <= next_light_state_result;\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "\n",
    "module light_nextstate_ROM(# NUM_STATES = 4)(\n",
    "   input logic [15:0] SW_in;\n",
    "   input logic [15:0] SID_Last_Digit_in;\n",
    "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
    "   output logic [CEIL(LOG(NUM_STATES)) - 1:0] next_light_state_result;\n",
    ");\n",
    "   always_comb begin\n",
    "      next_light_state_result = (curr_light_state == light_LRLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                              ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                            :\n",
    "                                 (curr_light_state == light_LLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
    "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                                     :\n",
    "                                 (curr_light_state == light_MLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_LRLED:\n",
    "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_LLED:\n",
    "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_RLED:\n",
    "                                                                     :\n",
    "                                 (curr_light_state == light_RLED) ? ((unsigned)SW_in == (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                                     ((unsigned)SW_in > (unsigned)SID_Last_Digit_in) ? light_MLED:\n",
    "                                                                     ((unsigned)SW_in < (unsigned)SID_Last_Digit_in) ? light_LLED\n",
    "                                    ;\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "\n",
    "module light_state_LEDR_lightup_ROM () (\n",
    "   input logic [CEIL(LOG(NUM_STATES)) - 1:0] curr_light_state;\n",
    "   output logic [2:0] out;\n",
    ");\n",
    "   always_comb begin\n",
    "      out = (curr_light_state == light_LLED) ? (out == 3'b100):\n",
    "            (curr_light_state == light_MLED) ? (out == 3'b010):\n",
    "            (curr_light_state == light_RLED) ? (out == 3'b001):\n",
    "            (curr_light_state == light_LRLED) ? (out == 3'b101):\n",
    "            3'b000; // safe measure\n",
    "   end\n",
    "endmodule\n",
    "\n",
    "// module SID_BOOlLEAN_FUNCTION (\n",
    "//    input logic [15:0] in;\n",
    "//    output logic [0:0] out;\n",
    "// );\n",
    "//    always_comb begin\n",
    "//       out = (unsigned)in == (unsigned){len(SID_LAST_DIGIT_BIN_STR)}'b{SID_LAST_DIGIT_BIN_STR};// Your Student ID here. You can utilize an external logic library(recommended as a try). We use Minterm in this task as basic pattern matcher.\n",
    "//    end\n",
    "// endmodule\n",
    "\"\"\"\n",
    "\n",
    "print(verilog)\n",
    "os.makedirs(\"labworx_0\", exist_ok=True)\n",
    "os.chdir(\"labworx_0\")\n",
    "with open(\"7020_top.sv\", \"w\") as f:\n",
    "    f.write(verilog)\n",
    "os.chdir(\"..\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# What makes an ASM?\n",
    "Algorithmetic state machine."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Now, ASMDs.\n",
    "Basically, it's an ASM with datapath."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# BONUS_TASK_5: (ASMs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
