<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='517' ll='519' type='bool llvm::MCInstrDesc::hasExtraDefRegAllocReq() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='511'>/// Returns true if this instruction def operands have special register
  /// allocation requirements that are not captured by the operand register
  /// classes. e.g. ARM::LDRD&apos;s two def registers must be an even / odd pair,
  /// ARM::LDM registers have to be in ascending order.  Post-register
  /// allocation passes should not attempt to change allocations for definitions
  /// of instructions with this flag.</doc>
