<stg><name>RoundRobin_Pipeline_VITIS_LOOP_142_2</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="384" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="58">
<![CDATA[
newFuncRoot:2 %muxLogicCE_to_sext_ln150_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sext_ln150_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="58" op_0_bw="58" op_1_bw="58" op_2_bw="1">
<![CDATA[
newFuncRoot:3 %sext_ln150_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln150

]]></Node>
<StgValue><ssdm name="sext_ln150_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln150_cast = sext i58 %sext_ln150_read

]]></Node>
<StgValue><ssdm name="sext_ln150_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_25, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9">
<![CDATA[
newFuncRoot:8 %muxLogicData_to_store_ln142 = muxlogic i9 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln142"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9">
<![CDATA[
newFuncRoot:9 %muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln142 = store i9 0, i9 %j_4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="384">
<![CDATA[
newFuncRoot:11 %muxLogicData_to_store_ln0 = muxlogic i384 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="384">
<![CDATA[
newFuncRoot:12 %muxLogicAddr_to_store_ln0 = muxlogic i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="384" op_1_bw="384">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i384 0, i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9">
<![CDATA[
for.inc.i:0 %MuxLogicAddr_to_j = muxlogic i9 %j_4

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_j"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:1 %j = load i9 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %add_ln142 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:3 %icmp_ln142 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln142 = br i1 %icmp_ln142, void %for.inc.i.split, void %for.inc20.i.loopexit8.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="9">
<![CDATA[
for.inc.i.split:4 %trunc_ln142 = trunc i9 %j

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.split:8 %icmp_ln144 = icmp_eq  i2 %trunc_ln142, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="9">
<![CDATA[
for.inc.i.split._crit_edge:5 %muxLogicData_to_store_ln142 = muxlogic i9 %add_ln142

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln142"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="9">
<![CDATA[
for.inc.i.split._crit_edge:6 %muxLogicAddr_to_store_ln142 = muxlogic i9 %j_4

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln142"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split._crit_edge:7 %store_ln142 = store i9 %add_ln142, i9 %j_4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:2 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln150_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="512">
<![CDATA[
:0 %muxLogicCE_to_gmem0_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_gmem0_addr_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
:1 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln144 = br void %for.inc.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.inc20.i.loopexit8.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="384" op_0_bw="384">
<![CDATA[
for.inc.i.split:0 %MuxLogicAddr_to_shiftreg9_load = muxlogic i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_shiftreg9_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="384" op_0_bw="384" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %shiftreg9_load = load i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="shiftreg9_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="384">
<![CDATA[
for.inc.i.split:3 %zext_ln142 = zext i384 %shiftreg9_load

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:5 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:6 %speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln142"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:7 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.split:9 %br_ln144 = br i1 %icmp_ln144, void %for.inc.i.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc.i.split._crit_edge:0 %empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln142, void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="512">
<![CDATA[
for.inc.i.split._crit_edge:1 %trunc_ln144 = trunc i512 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="384" op_0_bw="384" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split._crit_edge:2 %trunc_ln9 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty, i32 128, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="128">
<![CDATA[
for.inc.i.split._crit_edge:3 %muxLogicData_to_write_ln145 = muxlogic i128 %trunc_ln144

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln145"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.i.split._crit_edge:4 %write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %trunc_ln144

]]></Node>
<StgValue><ssdm name="write_ln145"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="384">
<![CDATA[
for.inc.i.split._crit_edge:8 %muxLogicData_to_store_ln145 = muxlogic i384 %trunc_ln9

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln145"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="384">
<![CDATA[
for.inc.i.split._crit_edge:9 %muxLogicAddr_to_store_ln145 = muxlogic i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln145"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="384" op_1_bw="384" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split._crit_edge:10 %store_ln145 = store i384 %trunc_ln9, i384 %shiftreg9

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split._crit_edge:11 %br_ln142 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="send_fifo_1" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="send_fifo_1"/></StgValue>
</port>
<port id="67" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="68" name="sext_ln150" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln150"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="shiftreg9" fromId="69" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_69" to="j_4" fromId="69" toId="7">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln150_read" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="sext_ln150" to="sext_ln150_read" fromId="68" toId="9">
</dataflow>
<dataflow id="75" from="sext_ln150_read" to="sext_ln150_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="send_fifo_1" to="specmemcore_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="gmem0" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="89" from="empty_37" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="94" from="empty_26" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="empty_25" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="empty_24" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="empty_26" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="109" from="empty_26" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="110" from="empty_26" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="115" from="send_fifo_1" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="117" from="empty_1" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="120" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="123" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="124" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="125" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="130" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="131" from="empty_26" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_134" to="muxLogicData_to_store_ln142" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="j_4" to="muxLogicAddr_to_store_ln142" fromId="7" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_134" to="store_ln142" fromId="134" toId="16">
</dataflow>
<dataflow id="138" from="j_4" to="store_ln142" fromId="7" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_139" to="muxLogicData_to_store_ln0" fromId="139" toId="17">
</dataflow>
<dataflow id="141" from="shiftreg9" to="muxLogicAddr_to_store_ln0" fromId="6" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_139" to="store_ln0" fromId="139" toId="19">
</dataflow>
<dataflow id="143" from="shiftreg9" to="store_ln0" fromId="6" toId="19">
</dataflow>
<dataflow id="144" from="j_4" to="MuxLogicAddr_to_j" fromId="7" toId="21">
</dataflow>
<dataflow id="145" from="j_4" to="j" fromId="7" toId="22">
</dataflow>
<dataflow id="146" from="j" to="add_ln142" fromId="22" toId="23">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln142" fromId="147" toId="23">
</dataflow>
<dataflow id="149" from="j" to="icmp_ln142" fromId="22" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln142" fromId="150" toId="24">
</dataflow>
<dataflow id="152" from="icmp_ln142" to="br_ln142" fromId="24" toId="25">
</dataflow>
<dataflow id="153" from="j" to="trunc_ln142" fromId="22" toId="26">
</dataflow>
<dataflow id="154" from="trunc_ln142" to="icmp_ln144" fromId="26" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_155" to="icmp_ln144" fromId="155" toId="27">
</dataflow>
<dataflow id="157" from="add_ln142" to="muxLogicData_to_store_ln142" fromId="23" toId="28">
</dataflow>
<dataflow id="158" from="j_4" to="muxLogicAddr_to_store_ln142" fromId="7" toId="29">
</dataflow>
<dataflow id="159" from="add_ln142" to="store_ln142" fromId="23" toId="30">
</dataflow>
<dataflow id="160" from="j_4" to="store_ln142" fromId="7" toId="30">
</dataflow>
<dataflow id="161" from="gmem0" to="gmem0_addr" fromId="67" toId="31">
</dataflow>
<dataflow id="162" from="sext_ln150_cast" to="gmem0_addr" fromId="10" toId="31">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.m_axi.p1i512" to="gmem0_addr_read" fromId="163" toId="33">
</dataflow>
<dataflow id="165" from="gmem0_addr" to="gmem0_addr_read" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="shiftreg9" to="MuxLogicAddr_to_shiftreg9_load" fromId="6" toId="35">
</dataflow>
<dataflow id="167" from="shiftreg9" to="shiftreg9_load" fromId="6" toId="36">
</dataflow>
<dataflow id="168" from="shiftreg9_load" to="zext_ln142" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln143" fromId="169" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_69" to="specpipeline_ln143" fromId="69" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_90" to="specpipeline_ln143" fromId="90" toId="38">
</dataflow>
<dataflow id="173" from="StgValue_90" to="specpipeline_ln143" fromId="90" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_90" to="specpipeline_ln143" fromId="90" toId="38">
</dataflow>
<dataflow id="175" from="empty_26" to="specpipeline_ln143" fromId="93" toId="38">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln142" fromId="176" toId="39">
</dataflow>
<dataflow id="179" from="StgValue_178" to="speclooptripcount_ln142" fromId="178" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_178" to="speclooptripcount_ln142" fromId="178" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_178" to="speclooptripcount_ln142" fromId="178" toId="39">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="specloopname_ln142" fromId="182" toId="40">
</dataflow>
<dataflow id="185" from="empty_53" to="specloopname_ln142" fromId="184" toId="40">
</dataflow>
<dataflow id="186" from="icmp_ln144" to="br_ln144" fromId="27" toId="41">
</dataflow>
<dataflow id="187" from="gmem0_addr_read" to="empty" fromId="33" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln144" to="empty" fromId="34" toId="42">
</dataflow>
<dataflow id="189" from="zext_ln142" to="empty" fromId="37" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln144" to="empty" fromId="41" toId="42">
</dataflow>
<dataflow id="191" from="empty" to="trunc_ln144" fromId="42" toId="43">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i384.i512.i32.i32" to="trunc_ln9" fromId="192" toId="44">
</dataflow>
<dataflow id="194" from="empty" to="trunc_ln9" fromId="42" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_195" to="trunc_ln9" fromId="195" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_197" to="trunc_ln9" fromId="197" toId="44">
</dataflow>
<dataflow id="199" from="trunc_ln144" to="muxLogicData_to_write_ln145" fromId="43" toId="45">
</dataflow>
<dataflow id="201" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln145" fromId="200" toId="46">
</dataflow>
<dataflow id="202" from="send_fifo_1" to="write_ln145" fromId="66" toId="46">
</dataflow>
<dataflow id="203" from="trunc_ln144" to="write_ln145" fromId="43" toId="46">
</dataflow>
<dataflow id="204" from="trunc_ln9" to="muxLogicData_to_store_ln145" fromId="44" toId="47">
</dataflow>
<dataflow id="205" from="shiftreg9" to="muxLogicAddr_to_store_ln145" fromId="6" toId="48">
</dataflow>
<dataflow id="206" from="trunc_ln9" to="store_ln145" fromId="44" toId="49">
</dataflow>
<dataflow id="207" from="shiftreg9" to="store_ln145" fromId="6" toId="49">
</dataflow>
<dataflow id="208" from="icmp_ln142" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="209" from="icmp_ln142" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="210" from="icmp_ln144" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="211" from="icmp_ln142" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="212" from="icmp_ln144" to="StgValue_4" fromId="27" toId="4">
</dataflow>
</dataflows>


</stg>
