// Seed: 2004905567
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  wire id_3;
  assign id_3[(1'h0)] = id_3;
endmodule
