/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [21:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_8z[5] ? _00_ : celloutsig_0_4z[6];
  assign celloutsig_0_12z = !(celloutsig_0_0z ? celloutsig_0_2z[9] : celloutsig_0_9z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z[7] | celloutsig_1_13z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[2] | in_data[61]);
  assign celloutsig_0_27z = ~(celloutsig_0_4z[4] | celloutsig_0_11z);
  assign celloutsig_1_19z = ~((celloutsig_1_0z | celloutsig_1_4z[3]) & celloutsig_1_13z[1]);
  assign celloutsig_0_26z = ~((celloutsig_0_19z | celloutsig_0_19z) & celloutsig_0_0z);
  assign celloutsig_0_40z = celloutsig_0_28z ^ _01_;
  assign celloutsig_1_3z = celloutsig_1_2z[5] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_2z[1] ^ celloutsig_1_0z;
  assign celloutsig_0_28z = celloutsig_0_24z[0] ^ celloutsig_0_6z[0];
  assign celloutsig_0_0z = ~(in_data[34] ^ in_data[79]);
  assign celloutsig_1_0z = ~(in_data[156] ^ in_data[162]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[92]);
  assign celloutsig_0_14z = ~(celloutsig_0_3z[1] ^ celloutsig_0_4z[13]);
  assign celloutsig_0_8z = celloutsig_0_7z[6:0] + in_data[26:20];
  assign celloutsig_0_23z = { celloutsig_0_6z[2], celloutsig_0_15z[8:2], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_10z } + { celloutsig_0_6z[1], celloutsig_0_9z, celloutsig_0_3z };
  reg [4:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 5'h00;
    else _21_ <= { celloutsig_0_4z[11:8], celloutsig_0_1z };
  assign { _02_, _00_, _03_[2:1], _01_ } = _21_;
  assign celloutsig_0_3z = { celloutsig_0_2z[8:0], celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_2z[10:1], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[150:148], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } & in_data[155:149];
  assign celloutsig_1_5z = in_data[104:96] & { in_data[153], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_2z[3:0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } & { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_2z[8:1], celloutsig_0_1z } & in_data[56:48];
  assign celloutsig_0_2z = { in_data[47:37], celloutsig_0_0z, celloutsig_0_0z } & { in_data[66:60], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_6z = celloutsig_1_5z[5:0] / { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_39z = celloutsig_0_23z[12:1] / { 1'h1, celloutsig_0_38z[8:0], celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_18z = celloutsig_0_4z[14:12] / { 1'h1, celloutsig_0_15z[6], celloutsig_0_12z };
  assign celloutsig_0_38z = celloutsig_0_23z[1] ? { celloutsig_0_7z[5:0], celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_19z } : { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_15z[8:0] = celloutsig_0_0z ? celloutsig_0_7z : { celloutsig_0_6z[1:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_4z = ~ { in_data[27:19], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_13z = ~ in_data[183:172];
  assign celloutsig_0_6z = ~ celloutsig_0_2z[10:8];
  assign celloutsig_0_24z = ~ celloutsig_0_3z[8:1];
  assign celloutsig_0_10z = & celloutsig_0_4z;
  assign celloutsig_0_19z = & { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z[11:6] };
  assign celloutsig_1_1z = in_data[122] & celloutsig_1_0z;
  assign celloutsig_0_22z = | celloutsig_0_15z[7:0];
  assign { _03_[4:3], _03_[0] } = { _02_, _00_, _01_ };
  assign celloutsig_0_15z[9] = celloutsig_0_6z[2];
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
