
*** Running vivado
    with args -log design_1_eth_rx_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eth_rx_wrapper_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_eth_rx_wrapper_0_0.tcl -notrace
Command: synth_design -top design_1_eth_rx_wrapper_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_eth_rx_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12384
WARNING: [Synth 8-2306] macro WR_PTR_INV redefined [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1111.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_eth_rx_wrapper_0_0' [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_eth_rx_wrapper_0_0/synth/design_1_eth_rx_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eth_rx_wrapper' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/eth_rx_wrapper.v:25]
	Parameter P_MY_MAC bound to: 48'b000000000001100000111110000000100101001000111010 
	Parameter P_DEPTH bound to: 1024 - type: integer 
	Parameter P_WIDTH bound to: 8 - type: integer 
	Parameter P_RESIDUE bound to: -955982469 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:55]
	Parameter P_DEPTH bound to: 1024 - type: integer 
	Parameter P_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_bram' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
	Parameter P_DEPTH bound to: 1024 - type: integer 
	Parameter P_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_bram' (1#1) [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin_gry_ctr' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/bin_gry_ctr.v:36]
	Parameter P_NUM_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_gry_ctr' (2#1) [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/bin_gry_ctr.v:36]
WARNING: [Synth 8-7071] port 'bin_cnt_comb' of module 'bin_gry_ctr' is unconnected for instance 'wr_ptr_calc' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:162]
WARNING: [Synth 8-7023] instance 'wr_ptr_calc' of module 'bin_gry_ctr' has 6 connections declared, but only 5 given [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:162]
WARNING: [Synth 8-7071] port 'bin_cnt_reg' of module 'bin_gry_ctr' is unconnected for instance 'rd_ptr_calc' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:176]
WARNING: [Synth 8-7023] instance 'rd_ptr_calc' of module 'bin_gry_ctr' has 6 connections declared, but only 5 given [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:176]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (3#1) [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'crc_8' [C:/Users/mfall/Desktop/sandbox/primitives/crc_8/hdl/crc_8.sv:25]
	Parameter P_RESIDUE bound to: -955982469 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc_8' (4#1) [C:/Users/mfall/Desktop/sandbox/primitives/crc_8/hdl/crc_8.sv:25]
INFO: [Synth 8-6157] synthesizing module 'buffer' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/buffer.v:23]
	Parameter P_NUM_DELAY bound to: 4 - type: integer 
	Parameter P_NUM_BITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (5#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'eth_rx_fsm' [C:/Users/mfall/Desktop/sandbox/primitives/eth_rx_fsm/hdl/eth_rx_fsm.sv:24]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_PKT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_rx_fsm' (6#1) [C:/Users/mfall/Desktop/sandbox/primitives/eth_rx_fsm/hdl/eth_rx_fsm.sv:24]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:55]
	Parameter P_DEPTH bound to: 2048 - type: integer 
	Parameter P_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_bram__parameterized0' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
	Parameter P_DEPTH bound to: 2048 - type: integer 
	Parameter P_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_bram__parameterized0' (6#1) [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'modn_counter' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/modn_counter.v:36]
	Parameter P_NUM_BITS bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modn_counter' (7#1) [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/modn_counter.v:36]
WARNING: [Synth 8-7071] port 'cnt_cmb' of module 'modn_counter' is unconnected for instance 'wr_ptr_calc' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:130]
WARNING: [Synth 8-7023] instance 'wr_ptr_calc' of module 'modn_counter' has 5 connections declared, but only 4 given [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:130]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (8#1) [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:55]
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_bram__parameterized1' [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_bram__parameterized1' (8#1) [C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v:23]
INFO: [Synth 8-6157] synthesizing module 'modn_counter__parameterized0' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/modn_counter.v:36]
	Parameter P_NUM_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modn_counter__parameterized0' (8#1) [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/modn_counter.v:36]
WARNING: [Synth 8-7071] port 'cnt_cmb' of module 'modn_counter' is unconnected for instance 'wr_ptr_calc' [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:130]
WARNING: [Synth 8-7023] instance 'wr_ptr_calc' of module 'modn_counter' has 5 connections declared, but only 4 given [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:130]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (8#1) [C:/Users/mfall/Desktop/sandbox/primitives/fifo/hdl/fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'fifo_ctrl' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/fifo_ctrl.sv:24]
	Parameter S_IDLE bound to: 1'b0 
	Parameter S_COUNT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'fifo_ctrl' (9#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/fifo_ctrl.sv:24]
INFO: [Synth 8-6157] synthesizing module 'eth_decoder' [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/eth_decoder.v:27]
	Parameter P_MY_MAC bound to: 48'b000000000001100000111110000000100101001000111010 
	Parameter C_DROP_FRAME bound to: 2'b00 
	Parameter C_BROADCAST bound to: 2'b01 
	Parameter C_FOR_ME bound to: 2'b10 
	Parameter C_NOT_FOR_ME bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'eth_decoder' (10#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/eth_decoder.v:27]
INFO: [Synth 8-6155] done synthesizing module 'eth_rx_wrapper' (11#1) [C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/hdl/eth_rx_wrapper.v:25]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eth_rx_wrapper_0_0' (12#1) [c:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_eth_rx_wrapper_0_0/synth/design_1_eth_rx_wrapper_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.297 ; gain = 29.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.297 ; gain = 29.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.297 ; gain = 29.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1140.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1260.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
	   3 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
	  12 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
+---Registers : 
	              124 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 11    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 1     
	               9K Bit	(1024 X 9 bit)          RAMs := 1     
	              496 Bit	(4 X 124 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  124 Bit        Muxes := 2     
	   3 Input  112 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_eth_rx_wrapper_0_0 | inst/cdc_fifo/fifo_module/bram_reg  | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_eth_rx_wrapper_0_0 | inst/data_fifo/fifo_module/bram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+----------------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                             | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+----------------------------------------+-----------+----------------------+--------------+
|design_1_eth_rx_wrapper_0_0 | inst/control_fifo/fifo_module/bram_reg | Implied   | 4 x 124              | RAM32M x 21	 | 
+----------------------------+----------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_eth_rx_wrapper_0_0 | inst/cdc_fifo/fifo_module/bram_reg  | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_eth_rx_wrapper_0_0 | inst/data_fifo/fifo_module/bram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------+----------------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                             | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+----------------------------------------+-----------+----------------------+--------------+
|design_1_eth_rx_wrapper_0_0 | inst/control_fifo/fifo_module/bram_reg | Implied   | 4 x 124              | RAM32M x 21	 | 
+----------------------------+----------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/cdc_fifo/fifo_module/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data_fifo/fifo_module/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.234 ; gain = 149.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_eth_rx_wrapper_0_0 | inst/delay/delay_reg[3][8]  | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|design_1_eth_rx_wrapper_0_0 | inst/rx_fsm/control_reg[59] | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|design_1_eth_rx_wrapper_0_0 | inst/rx_fsm/control_reg[55] | 7      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+----------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |     3|
|3     |LUT2     |    54|
|4     |LUT3     |    54|
|5     |LUT4     |    29|
|6     |LUT5     |    20|
|7     |LUT6     |    82|
|8     |RAM32M   |    11|
|9     |RAMB18E1 |     2|
|11    |SRL16E   |    17|
|12    |FDRE     |   379|
|13    |FDSE     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1260.277 ; gain = 29.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.277 ; gain = 149.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1272.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1272.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1272.324 ; gain = 161.219
INFO: [Common 17-1381] The checkpoint 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_eth_rx_wrapper_0_0_synth_1/design_1_eth_rx_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mfall/Desktop/sandbox/projects/rmii_rx/vivado/project_1.runs/design_1_eth_rx_wrapper_0_0_synth_1/design_1_eth_rx_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eth_rx_wrapper_0_0_utilization_synth.rpt -pb design_1_eth_rx_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 21 19:43:44 2023...
