{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 16:55:11 2026 " "Info: Processing started: Tue Jan 06 16:55:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst2\|x\[4\] memory lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 10.85 MHz 92.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.85 MHz between source register \"ir:inst2\|x\[4\]\" and destination memory \"lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in\" (period= 92.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "43.200 ns + Longest register memory " "Info: + Longest register to memory delay is 43.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[4\] 1 REG LC5_D12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D12; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(12.600 ns) 14.800 ns controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]~mem_cell_ra0 2 MEM EC5_D 1 " "Info: 2: + IC(2.200 ns) + CELL(12.600 ns) = 14.800 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]~mem_cell_ra0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.300 ns controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\] 3 MEM EC5_D 18 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.300 ns; Loc. = EC5_D; Fanout = 18; MEM Node = 'controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.300 ns) 24.300 ns au:inst1\|Mux8~0 4 COMB LC3_A10 1 " "Info: 4: + IC(4.700 ns) + CELL(2.300 ns) = 24.300 ns; Loc. = LC3_A10; Fanout = 1; COMB Node = 'au:inst1\|Mux8~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 26.700 ns au:inst1\|t\[7\]~8 5 COMB LC1_A10 17 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 26.700 ns; Loc. = LC1_A10; Fanout = 17; COMB Node = 'au:inst1\|t\[7\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { au:inst1|Mux8~0 au:inst1|t[7]~8 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.200 ns) 30.400 ns au:inst1\|t\[2\]~55 6 COMB LC3_A9 1 " "Info: 6: + IC(2.500 ns) + CELL(1.200 ns) = 30.400 ns; Loc. = LC3_A9; Fanout = 1; COMB Node = 'au:inst1\|t\[2\]~55'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { au:inst1|t[7]~8 au:inst1|t[2]~55 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 31.900 ns inst6\[2\]~48 7 COMB LC4_A9 2 " "Info: 7: + IC(0.000 ns) + CELL(1.500 ns) = 31.900 ns; Loc. = LC4_A9; Fanout = 2; COMB Node = 'inst6\[2\]~48'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { au:inst1|t[2]~55 inst6[2]~48 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 34.800 ns inst6\[2\]~40 8 COMB LC6_A9 6 " "Info: 8: + IC(0.600 ns) + CELL(2.300 ns) = 34.800 ns; Loc. = LC6_A9; Fanout = 6; COMB Node = 'inst6\[2\]~40'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6[2]~48 inst6[2]~40 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(6.000 ns) 43.200 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 9 MEM EC8_A 1 " "Info: 9: + IC(2.400 ns) + CELL(6.000 ns) = 43.200 ns; Loc. = EC8_A; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.200 ns ( 69.91 % ) " "Info: Total cell delay = 30.200 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.000 ns ( 30.09 % ) " "Info: Total interconnect delay = 13.000 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "43.200 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 au:inst1|t[7]~8 au:inst1|t[2]~55 inst6[2]~48 inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "43.200 ns" { ir:inst2|x[4] {} controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 {} controller:inst25|lpm_rom:urom|altrom:srom|q[4] {} au:inst1|Mux8~0 {} au:inst1|t[7]~8 {} au:inst1|t[2]~55 {} inst6[2]~48 {} inst6[2]~40 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 2.200ns 0.000ns 4.700ns 0.600ns 2.500ns 0.000ns 0.600ns 2.400ns } { 0.000ns 12.600ns 2.500ns 2.300ns 1.800ns 1.200ns 1.500ns 2.300ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 2 MEM EC8_A 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC8_A; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[4\] 2 REG LC5_D12 19 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_D12; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "43.200 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 au:inst1|t[7]~8 au:inst1|t[2]~55 inst6[2]~48 inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "43.200 ns" { ir:inst2|x[4] {} controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 {} controller:inst25|lpm_rom:urom|altrom:srom|q[4] {} au:inst1|Mux8~0 {} au:inst1|t[7]~8 {} au:inst1|t[2]~55 {} inst6[2]~48 {} inst6[2]~40 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 2.200ns 0.000ns 4.700ns 0.600ns 2.500ns 0.000ns 0.600ns 2.400ns } { 0.000ns 12.600ns 2.500ns 2.300ns 1.800ns 1.200ns 1.500ns 2.300ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in SW\[2\] clk 16.400 ns memory " "Info: tsu for memory \"lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in\" (data pin = \"SW\[2\]\", clock pin = \"clk\") is 16.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.900 ns + Longest pin memory " "Info: + Longest pin to memory delay is 19.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[2\] 1 PIN PIN_8 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 8.600 ns inst6\[2\]~48 2 COMB LC4_A9 2 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 8.600 ns; Loc. = LC4_A9; Fanout = 2; COMB Node = 'inst6\[2\]~48'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { SW[2] inst6[2]~48 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 11.500 ns inst6\[2\]~40 3 COMB LC6_A9 6 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 11.500 ns; Loc. = LC6_A9; Fanout = 6; COMB Node = 'inst6\[2\]~40'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6[2]~48 inst6[2]~40 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(6.000 ns) 19.900 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 4 MEM EC8_A 1 " "Info: 4: + IC(2.400 ns) + CELL(6.000 ns) = 19.900 ns; Loc. = EC8_A; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.100 ns ( 70.85 % ) " "Info: Total cell delay = 14.100 ns ( 70.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 29.15 % ) " "Info: Total interconnect delay = 5.800 ns ( 29.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { SW[2] inst6[2]~48 inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { SW[2] {} SW[2]~out {} inst6[2]~48 {} inst6[2]~40 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.800ns 0.600ns 2.400ns } { 0.000ns 3.500ns 2.300ns 2.300ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 2 MEM EC8_A 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC8_A; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.900 ns" { SW[2] inst6[2]~48 inst6[2]~40 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.900 ns" { SW[2] {} SW[2]~out {} inst6[2]~48 {} inst6[2]~40 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.800ns 0.600ns 2.400ns } { 0.000ns 3.500ns 2.300ns 2.300ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[3\] ir:inst2\|x\[4\] 49.000 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[3\]\" through register \"ir:inst2\|x\[4\]\" is 49.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[4\] 2 REG LC5_D12 19 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_D12; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "42.600 ns + Longest register pin " "Info: + Longest register to pin delay is 42.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[4\] 1 REG LC5_D12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D12; Fanout = 19; REG Node = 'ir:inst2\|x\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[4] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(12.600 ns) 14.800 ns controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]~mem_cell_ra0 2 MEM EC5_D 1 " "Info: 2: + IC(2.200 ns) + CELL(12.600 ns) = 14.800 ns; Loc. = EC5_D; Fanout = 1; MEM Node = 'controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]~mem_cell_ra0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.300 ns controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\] 3 MEM EC5_D 18 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.300 ns; Loc. = EC5_D; Fanout = 18; MEM Node = 'controller:inst25\|lpm_rom:urom\|altrom:srom\|q\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] } "NODE_NAME" } } { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.300 ns) 24.300 ns au:inst1\|Mux8~0 4 COMB LC3_A10 1 " "Info: 4: + IC(4.700 ns) + CELL(2.300 ns) = 24.300 ns; Loc. = LC3_A10; Fanout = 1; COMB Node = 'au:inst1\|Mux8~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 26.700 ns au:inst1\|t\[7\]~8 5 COMB LC1_A10 17 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 26.700 ns; Loc. = LC1_A10; Fanout = 17; COMB Node = 'au:inst1\|t\[7\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { au:inst1|Mux8~0 au:inst1|t[7]~8 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.300 ns) 31.500 ns inst6\[7\]~1 6 COMB LC1_A8 8 " "Info: 6: + IC(2.500 ns) + CELL(2.300 ns) = 31.500 ns; Loc. = LC1_A8; Fanout = 8; COMB Node = 'inst6\[7\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { au:inst1|t[7]~8 inst6[7]~1 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(6.100 ns) 42.600 ns LED\[3\] 7 PIN PIN_79 0 " "Info: 7: + IC(5.000 ns) + CELL(6.100 ns) = 42.600 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { inst6[7]~1 LED[3] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.600 ns ( 64.79 % ) " "Info: Total cell delay = 27.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 35.21 % ) " "Info: Total interconnect delay = 15.000 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "42.600 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 au:inst1|t[7]~8 inst6[7]~1 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "42.600 ns" { ir:inst2|x[4] {} controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 {} controller:inst25|lpm_rom:urom|altrom:srom|q[4] {} au:inst1|Mux8~0 {} au:inst1|t[7]~8 {} inst6[7]~1 {} LED[3] {} } { 0.000ns 2.200ns 0.000ns 4.700ns 0.600ns 2.500ns 5.000ns } { 0.000ns 12.600ns 2.500ns 2.300ns 1.800ns 2.300ns 6.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[4] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "42.600 ns" { ir:inst2|x[4] controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 controller:inst25|lpm_rom:urom|altrom:srom|q[4] au:inst1|Mux8~0 au:inst1|t[7]~8 inst6[7]~1 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "42.600 ns" { ir:inst2|x[4] {} controller:inst25|lpm_rom:urom|altrom:srom|q[4]~mem_cell_ra0 {} controller:inst25|lpm_rom:urom|altrom:srom|q[4] {} au:inst1|Mux8~0 {} au:inst1|t[7]~8 {} inst6[7]~1 {} LED[3] {} } { 0.000ns 2.200ns 0.000ns 4.700ns 0.600ns 2.500ns 5.000ns } { 0.000ns 12.600ns 2.500ns 2.300ns 1.800ns 2.300ns 6.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] LED\[0\] 16.400 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"LED\[0\]\" is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[0\] 1 PIN PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'SW\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 8.600 ns inst6\[0\]~50 2 COMB LC4_A11 2 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 8.600 ns; Loc. = LC4_A11; Fanout = 2; COMB Node = 'inst6\[0\]~50'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { SW[0] inst6[0]~50 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(5.100 ns) 16.400 ns LED\[0\] 3 PIN PIN_97 0 " "Info: 3: + IC(2.700 ns) + CELL(5.100 ns) = 16.400 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { inst6[0]~50 LED[0] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns ( 66.46 % ) " "Info: Total cell delay = 10.900 ns ( 66.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 33.54 % ) " "Info: Total interconnect delay = 5.500 ns ( 33.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { SW[0] inst6[0]~50 LED[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { SW[0] {} SW[0]~out {} inst6[0]~50 {} LED[0] {} } { 0.000ns 0.000ns 2.800ns 2.700ns } { 0.000ns 3.500ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst2\|x\[3\] SW\[3\] clk -6.700 ns register " "Info: th for register \"ir:inst2\|x\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"clk\") is -6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } { 776 1352 1424 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[3\] 2 REG LC2_A13 16 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_A13; Fanout = 16; REG Node = 'ir:inst2\|x\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 13.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns SW\[3\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.300 ns) 6.800 ns inst6\[3\]~47 2 COMB LC4_A12 2 " "Info: 2: + IC(1.700 ns) + CELL(2.300 ns) = 6.800 ns; Loc. = LC4_A12; Fanout = 2; COMB Node = 'inst6\[3\]~47'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { SW[3] inst6[3]~47 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.700 ns inst6\[3\]~39 3 COMB LC1_A12 6 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.700 ns; Loc. = LC1_A12; Fanout = 6; COMB Node = 'inst6\[3\]~39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst6[3]~47 inst6[3]~39 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/micro/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.200 ns) 13.600 ns ir:inst2\|x\[3\] 4 REG LC2_A13 16 " "Info: 4: + IC(2.700 ns) + CELL(1.200 ns) = 13.600 ns; Loc. = LC2_A13; Fanout = 16; REG Node = 'ir:inst2\|x\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { inst6[3]~39 ir:inst2|x[3] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 63.24 % ) " "Info: Total cell delay = 8.600 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 36.76 % ) " "Info: Total interconnect delay = 5.000 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { SW[3] inst6[3]~47 inst6[3]~39 ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { SW[3] {} SW[3]~out {} inst6[3]~47 {} inst6[3]~39 {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 1.700ns 0.600ns 2.700ns } { 0.000ns 2.800ns 2.300ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { SW[3] inst6[3]~47 inst6[3]~39 ir:inst2|x[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { SW[3] {} SW[3]~out {} inst6[3]~47 {} inst6[3]~39 {} ir:inst2|x[3] {} } { 0.000ns 0.000ns 1.700ns 0.600ns 2.700ns } { 0.000ns 2.800ns 2.300ns 2.300ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 16:55:12 2026 " "Info: Processing ended: Tue Jan 06 16:55:12 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
