BK = 2
CM = 4
NB = 8
NW = 1024
center_decode = true
compiler_name = "gf22nsd41p11s1srl256sa04p1"
licensekey = "integrator"
memory_name = "SNPS_RF_SP_UHS_1024x8"
pvt_enable = { 2 3 4 7 8 }
viewselect = { "fast_func_verilog" "gds" "oasis" "plef" "spice" "std_cells.lib" "syn" "verilog" "verilog_netlist" "verilog_vhd_stim" "vhd_rtl" }
