set SynModuleInfo {
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
    SUBMODULES {
      {MODELNAME sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init RTLNAME sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2}
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3}
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4}
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6}
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
    SUBMODULES {
      {MODELNAME sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 RTLNAME sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 MODELNAME sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 RTLNAME sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11}
  {SRCNAME sparse_matrix_multiply_HLS MODELNAME sparse_matrix_multiply_HLS RTLNAME sparse_matrix_multiply_HLS IS_TOP 1
    SUBMODULES {
      {MODELNAME sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W RTLNAME sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W RTLNAME sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W RTLNAME sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W RTLNAME sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
}
