// Seed: 1922086695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  assign id_4 = id_4;
  assign id_4 = id_4;
  initial id_2 = 1 < !(1);
  logic id_6, id_7;
  defparam id_8.id_9 = 1;
endmodule
