/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(in_data[186] ? celloutsig_1_16z[1] : celloutsig_1_10z[1]);
  assign celloutsig_1_19z = !(in_data[159] ? celloutsig_1_1z[1] : celloutsig_1_8z);
  assign celloutsig_1_2z = !(celloutsig_1_0z[2] ? in_data[128] : celloutsig_1_1z[0]);
  assign celloutsig_1_5z = in_data[190] | celloutsig_1_4z;
  assign celloutsig_0_29z = in_data[80] | celloutsig_0_24z;
  assign celloutsig_0_18z = celloutsig_0_9z[2] ^ celloutsig_0_4z;
  assign celloutsig_1_6z = { in_data[114:98], celloutsig_1_4z } + { celloutsig_1_3z[6:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[12:7], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z } + { in_data[188], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_3z[25:20], celloutsig_1_7z } / { 1'h1, celloutsig_1_15z[4:1], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[3:1], celloutsig_0_0z } / { 1'h1, in_data[51:50], in_data[0] };
  assign celloutsig_1_7z = in_data[181:178] < { celloutsig_1_3z[21:20], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_11z[10:0], celloutsig_1_11z } < { celloutsig_1_6z[15:3], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_7z[7:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_9z[4], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_2z } < in_data[22:6];
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_2z[1]);
  assign celloutsig_1_9z = { celloutsig_1_0z[2:0], celloutsig_1_5z } % { 1'h1, in_data[122:120] };
  assign celloutsig_1_10z = { celloutsig_1_0z[4], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[37], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_9z = in_data[52:46] % { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] % { 1'h1, in_data[82:81] };
  assign celloutsig_0_30z = { celloutsig_0_12z[1], celloutsig_0_21z } % { 1'h1, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[177:152] * { in_data[161:141], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = in_data[13:6] * celloutsig_0_11z[9:2];
  assign celloutsig_1_8z = { celloutsig_1_3z[14:12], celloutsig_1_2z } != { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_6z[1:0], celloutsig_0_10z, celloutsig_0_0z } != celloutsig_0_9z[4:1];
  assign celloutsig_1_18z = - { celloutsig_1_15z[6:2], celloutsig_1_17z };
  assign celloutsig_0_6z = - { in_data[85:84], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_11z = - { in_data[38:31], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_13z = - celloutsig_0_11z[11:5];
  assign celloutsig_0_14z = - { in_data[23:6], celloutsig_0_13z };
  assign celloutsig_1_4z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[153:129] };
  assign celloutsig_0_4z = celloutsig_0_1z[0] & celloutsig_0_3z;
  assign celloutsig_0_19z = celloutsig_0_3z & celloutsig_0_17z;
  assign celloutsig_0_0z = | in_data[55:51];
  assign celloutsig_0_15z = | celloutsig_0_7z[11:1];
  assign celloutsig_1_15z = celloutsig_1_3z[9:3] - celloutsig_1_6z[6:0];
  assign celloutsig_0_8z = { celloutsig_0_7z[4:1], celloutsig_0_1z } - { celloutsig_0_1z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_8z[7:5] - { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[121:117] - in_data[162:158];
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] - in_data[126:123];
  assign celloutsig_0_16z = ~((celloutsig_0_15z & celloutsig_0_10z) | celloutsig_0_14z[8]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_7z = { in_data[36:24], celloutsig_0_0z, celloutsig_0_3z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
