Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb  3 21:16:53 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                             Path #1                                                                                             |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                          |
| Path Delay                | 6.553                                                                                                                                                                                           |
| Logic Delay               | 4.440(68%)                                                                                                                                                                                      |
| Net Delay                 | 2.113(32%)                                                                                                                                                                                      |
| Clock Skew                | -0.055                                                                                                                                                                                          |
| Slack                     | 3.285                                                                                                                                                                                           |
| Clock Uncertainty         | 0.035                                                                                                                                                                                           |
| Clock Pair Classification | Timed                                                                                                                                                                                           |
| Clock Delay Group         | Same Clock                                                                                                                                                                                      |
| Logic Levels              | 15                                                                                                                                                                                              |
| Routes                    | NA                                                                                                                                                                                              |
| Logical Path              | RAMB36E2/CLKARDCLK-(1)-LUT6-(1)-LUT4-(1)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT6-(1)-LUT5-(4)-LUT6-(3)-LUT5-(25)-LUT5-(24)-FDSE/S |
| Start Point Clock         | ap_clk                                                                                                                                                                                          |
| End Point Clock           | ap_clk                                                                                                                                                                                          |
| DSP Block                 | Comb                                                                                                                                                                                            |
| RAM Registers             | DO_REG(0)-None                                                                                                                                                                                  |
| IO Crossings              | 0                                                                                                                                                                                               |
| SLR Crossings             | 0                                                                                                                                                                                               |
| PBlocks                   | 0                                                                                                                                                                                               |
| High Fanout               | 25                                                                                                                                                                                              |
| ASYNC REG                 | 0                                                                                                                                                                                               |
| Dont Touch                | 0                                                                                                                                                                                               |
| Mark Debug                | 0                                                                                                                                                                                               |
| Start Point Pin Primitive | RAMB36E2/CLKARDCLK                                                                                                                                                                              |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                                                          |
| Start Point Pin           | ram_reg_bram_0/CLKARDCLK                                                                                                                                                                        |
| End Point Pin             | select_ln99_7_reg_1820_reg[0]/S                                                                                                                                                                 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  9  | 10 | 11 | 12 | 13 | 14 | 15 |
+-----------------+-------------+-----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 923 |  4 |  5 |  9 | 10 |  1 | 48 |
+-----------------+-------------+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


