arch                                  	circuit        	vpr_revision 	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_frac_chain_mem32K_40nm.xml	ch_intrinsics.v	7bb0dd4-dirty	success   	     	765                	895                  	407                 	265                   	8           	8            	35     	99    	130        	1           	0       	3605                 	3.37181       	-718.429            	-3.37181            	46            	4705             	18                                    	3900                       	15                               	4.1229             	-792.442 	-4.1229  	0       	0       	29.9155  	19.1779   	80.4984                  	6.13043             	-1         	-1          	-1         
k6_frac_N10_frac_chain_mem32K_40nm.xml	stereovision3.v	7bb0dd4-dirty	success   	     	337                	345                  	132                 	54                    	5           	5            	13     	11    	30         	0           	0       	836                  	2.74145       	-168.355            	-2.74145            	34            	1130             	22                                    	910                        	17                               	2.85188            	-193.867 	-2.85188 	0       	0       	7.47604  	5.62751   	17.2522                  	3.12298             	-1         	-1          	-1         
