{
    "versionMajor": "0",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "validation_example_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "hw_export",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "false"
        },
        "embedded": {
            "value": "false",
            "explicit": "false"
        },
        "externalHost": {
            "value": "false",
            "explicit": "false"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "false"
        }
    },
    "board": {
        "name": "tul.com.tw:pynq-z2:1.0",
        "vendor": "tul.com.tw",
        "part": "xc7z020clg400-1",
        "boardPart": "tul.com.tw:pynq-z2:part0:1.0",
        "imageFileHdpi": "pynq_z2.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynq:xc7z020:clg400:-1",
            "part": {
                "name": "xc7z020clg400-1",
                "architecture": "zynq",
                "device": "xc7z020",
                "package": "clg400",
                "speedGrade": "-1"
            },
            "numSLRs": "1",
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "numComputeUnits": "60",
                "availableResources": {
                    "bramCount": "136",
                    "dspCount": "220",
                    "lutCount": "52625",
                    "registerCount": "105793"
                }
            }
        }
    ],
    "files": [
        {
            "name": "validation_example_wrapper.bit",
            "type": "FULL_BIT"
        }
    ],
    "vendor": "xilinx",
    "boardId": "pynq-z2",
    "description": "Vivado generated Hardware Platform",
    "uniqueName": "xilinx:pynq-z2::0.0",
    "fpgaPart": "zynq",
    "fpgaDevice": "xc7z020",
    "unifiedPlatform": "true",
    "expandablePlatform": "false",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "hardwareEmuPlatform": "false",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2024.1",
    "generatedChangeList": "5076996",
    "generatedIpChangeList": "5075265",
    "generatedSharedDataChangeList": "5076995",
    "generatedTimestamp": "Wed Jul 10 17:55:05 2024",
    "idCode": "03727093",
    "designIDs": {
        "designID": "257625617"
    },
    "resources": [
        {
            "type": "REG",
            "count": "105793"
        }
    ]
}

