{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529584580996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584581003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:36:20 2018 " "Processing started: Thu Jun 21 20:36:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584581003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584581003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extre -c extre " "Command: quartus_map --read_settings_files=on --write_settings_files=off extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584581003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529584581608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529584581608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index.v 1 1 " "Found 1 design units, including 1 entities, in source file index.v" { { "Info" "ISGN_ENTITY_NAME" "1 index " "Found entity 1: index" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584594323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584594323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7s.v 1 1 " "Found 1 design units, including 1 entities, in source file dec7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7s " "Found entity 1: Dec7s" {  } { { "Dec7s.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/Dec7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584594334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584594334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.v 1 1 " "Found 1 design units, including 1 entities, in source file fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp " "Found entity 1: fp" {  } { { "fp.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/fp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584594337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584594337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extre " "Found entity 1: extre" {  } { { "extre.bdf" "" { Schematic "C:/Users/liliangbin/Desktop/eda/ex/extre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584594337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584594337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex0 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex0\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex0 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex0\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex1 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex1\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex1 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex2 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex2\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex2 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex2\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex3 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex3\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex3 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex3\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex4 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex4\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex4 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex4\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hex5 packed index.v(4) " "Verilog HDL Port Declaration warning at index.v(4): data type declaration for \"hex5\" declares packed dimensions but the port declaration declaration does not" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex5 index.v(3) " "HDL info at index.v(3): see declaration for object \"hex5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584594343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "index " "Elaborating entity \"index\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529584594399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(35) " "Verilog HDL assignment warning at index.v(35): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594399 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(41) " "Verilog HDL assignment warning at index.v(41): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594403 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(47) " "Verilog HDL assignment warning at index.v(47): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594403 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(53) " "Verilog HDL assignment warning at index.v(53): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594403 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(84) " "Verilog HDL assignment warning at index.v(84): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594404 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(93) " "Verilog HDL assignment warning at index.v(93): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594406 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(100) " "Verilog HDL assignment warning at index.v(100): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594406 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(111) " "Verilog HDL assignment warning at index.v(111): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594407 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(116) " "Verilog HDL assignment warning at index.v(116): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594407 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(125) " "Verilog HDL assignment warning at index.v(125): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594407 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(130) " "Verilog HDL assignment warning at index.v(130): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594407 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(138) " "Verilog HDL assignment warning at index.v(138): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594408 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 index.v(142) " "Verilog HDL assignment warning at index.v(142): truncated value with size 32 to match size of target (8)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594408 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(151) " "Verilog HDL assignment warning at index.v(151): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594408 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(152) " "Verilog HDL assignment warning at index.v(152): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594408 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(153) " "Verilog HDL assignment warning at index.v(153): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594409 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(154) " "Verilog HDL assignment warning at index.v(154): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594409 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(155) " "Verilog HDL assignment warning at index.v(155): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594409 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(156) " "Verilog HDL assignment warning at index.v(156): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(160) " "Verilog HDL assignment warning at index.v(160): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(161) " "Verilog HDL assignment warning at index.v(161): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(162) " "Verilog HDL assignment warning at index.v(162): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(163) " "Verilog HDL assignment warning at index.v(163): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(164) " "Verilog HDL assignment warning at index.v(164): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 index.v(165) " "Verilog HDL assignment warning at index.v(165): truncated value with size 32 to match size of target (4)" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529584594410 "|index"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "index.v" "Mod3" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "index.v" "Mod0" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "index.v" "Div4" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "index.v" "Div1" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "index.v" "Mod4" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "index.v" "Mod1" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "index.v" "Div5" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "index.v" "Div2" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "index.v" "Mod5" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "index.v" "Mod2" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "index.v" "Div6" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "index.v" "Div3" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584594982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529584594982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584595039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595039 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529584595039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584595350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529584595350 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529584595350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529584595436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584595436 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[0\] second\[0\]~_emulated second\[0\]~1 " "Register \"second\[0\]\" is converted into an equivalent circuit using register \"second\[0\]~_emulated\" and latch \"second\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[7\] month\[7\]~_emulated month\[7\]~1 " "Register \"month\[7\]\" is converted into an equivalent circuit using register \"month\[7\]~_emulated\" and latch \"month\[7\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[6\] month\[6\]~_emulated month\[6\]~5 " "Register \"month\[6\]\" is converted into an equivalent circuit using register \"month\[6\]~_emulated\" and latch \"month\[6\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[5\] month\[5\]~_emulated month\[5\]~9 " "Register \"month\[5\]\" is converted into an equivalent circuit using register \"month\[5\]~_emulated\" and latch \"month\[5\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[4\] month\[4\]~_emulated month\[4\]~13 " "Register \"month\[4\]\" is converted into an equivalent circuit using register \"month\[4\]~_emulated\" and latch \"month\[4\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[3\] month\[3\]~_emulated month\[3\]~17 " "Register \"month\[3\]\" is converted into an equivalent circuit using register \"month\[3\]~_emulated\" and latch \"month\[3\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[2\] month\[2\]~_emulated month\[2\]~21 " "Register \"month\[2\]\" is converted into an equivalent circuit using register \"month\[2\]~_emulated\" and latch \"month\[2\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[1\] month\[1\]~_emulated month\[1\]~25 " "Register \"month\[1\]\" is converted into an equivalent circuit using register \"month\[1\]~_emulated\" and latch \"month\[1\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "month\[0\] month\[0\]~_emulated month\[0\]~29 " "Register \"month\[0\]\" is converted into an equivalent circuit using register \"month\[0\]~_emulated\" and latch \"month\[0\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|month[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[7\] day\[7\]~_emulated day\[7\]~1 " "Register \"day\[7\]\" is converted into an equivalent circuit using register \"day\[7\]~_emulated\" and latch \"day\[7\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[6\] day\[6\]~_emulated day\[6\]~5 " "Register \"day\[6\]\" is converted into an equivalent circuit using register \"day\[6\]~_emulated\" and latch \"day\[6\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[5\] day\[5\]~_emulated day\[5\]~9 " "Register \"day\[5\]\" is converted into an equivalent circuit using register \"day\[5\]~_emulated\" and latch \"day\[5\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[4\] day\[4\]~_emulated day\[4\]~13 " "Register \"day\[4\]\" is converted into an equivalent circuit using register \"day\[4\]~_emulated\" and latch \"day\[4\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[3\] day\[3\]~_emulated day\[3\]~17 " "Register \"day\[3\]\" is converted into an equivalent circuit using register \"day\[3\]~_emulated\" and latch \"day\[3\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[2\] day\[2\]~_emulated day\[2\]~21 " "Register \"day\[2\]\" is converted into an equivalent circuit using register \"day\[2\]~_emulated\" and latch \"day\[2\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[1\] day\[1\]~_emulated day\[1\]~25 " "Register \"day\[1\]\" is converted into an equivalent circuit using register \"day\[1\]~_emulated\" and latch \"day\[1\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "day\[0\] day\[0\]~_emulated day\[0\]~29 " "Register \"day\[0\]\" is converted into an equivalent circuit using register \"day\[0\]~_emulated\" and latch \"day\[0\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|day[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[0\] hour\[0\]~_emulated hour\[0\]~1 " "Register \"hour\[0\]\" is converted into an equivalent circuit using register \"hour\[0\]~_emulated\" and latch \"hour\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[7\] minutes\[7\]~_emulated minutes\[7\]~1 " "Register \"minutes\[7\]\" is converted into an equivalent circuit using register \"minutes\[7\]~_emulated\" and latch \"minutes\[7\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[6\] minutes\[6\]~_emulated minutes\[6\]~5 " "Register \"minutes\[6\]\" is converted into an equivalent circuit using register \"minutes\[6\]~_emulated\" and latch \"minutes\[6\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[5\] minutes\[5\]~_emulated minutes\[5\]~9 " "Register \"minutes\[5\]\" is converted into an equivalent circuit using register \"minutes\[5\]~_emulated\" and latch \"minutes\[5\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[4\] minutes\[4\]~_emulated minutes\[4\]~13 " "Register \"minutes\[4\]\" is converted into an equivalent circuit using register \"minutes\[4\]~_emulated\" and latch \"minutes\[4\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[3\] minutes\[3\]~_emulated minutes\[3\]~17 " "Register \"minutes\[3\]\" is converted into an equivalent circuit using register \"minutes\[3\]~_emulated\" and latch \"minutes\[3\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[2\] minutes\[2\]~_emulated minutes\[2\]~21 " "Register \"minutes\[2\]\" is converted into an equivalent circuit using register \"minutes\[2\]~_emulated\" and latch \"minutes\[2\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[1\] minutes\[1\]~_emulated minutes\[1\]~25 " "Register \"minutes\[1\]\" is converted into an equivalent circuit using register \"minutes\[1\]~_emulated\" and latch \"minutes\[1\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[0\] minutes\[0\]~_emulated minutes\[0\]~29 " "Register \"minutes\[0\]\" is converted into an equivalent circuit using register \"minutes\[0\]~_emulated\" and latch \"minutes\[0\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|minutes[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[1\] second\[1\]~_emulated second\[1\]~5 " "Register \"second\[1\]\" is converted into an equivalent circuit using register \"second\[1\]~_emulated\" and latch \"second\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[2\] second\[2\]~_emulated second\[2\]~9 " "Register \"second\[2\]\" is converted into an equivalent circuit using register \"second\[2\]~_emulated\" and latch \"second\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[3\] second\[3\]~_emulated second\[3\]~13 " "Register \"second\[3\]\" is converted into an equivalent circuit using register \"second\[3\]~_emulated\" and latch \"second\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[4\] second\[4\]~_emulated second\[4\]~17 " "Register \"second\[4\]\" is converted into an equivalent circuit using register \"second\[4\]~_emulated\" and latch \"second\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[5\] second\[5\]~_emulated second\[5\]~21 " "Register \"second\[5\]\" is converted into an equivalent circuit using register \"second\[5\]~_emulated\" and latch \"second\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[6\] second\[6\]~_emulated second\[6\]~25 " "Register \"second\[6\]\" is converted into an equivalent circuit using register \"second\[6\]~_emulated\" and latch \"second\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second\[7\] second\[7\]~_emulated second\[7\]~29 " "Register \"second\[7\]\" is converted into an equivalent circuit using register \"second\[7\]~_emulated\" and latch \"second\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|second[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[1\] hour\[1\]~_emulated hour\[1\]~5 " "Register \"hour\[1\]\" is converted into an equivalent circuit using register \"hour\[1\]~_emulated\" and latch \"hour\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[2\] hour\[2\]~_emulated hour\[2\]~9 " "Register \"hour\[2\]\" is converted into an equivalent circuit using register \"hour\[2\]~_emulated\" and latch \"hour\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[3\] hour\[3\]~_emulated hour\[3\]~13 " "Register \"hour\[3\]\" is converted into an equivalent circuit using register \"hour\[3\]~_emulated\" and latch \"hour\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[4\] hour\[4\]~_emulated hour\[4\]~17 " "Register \"hour\[4\]\" is converted into an equivalent circuit using register \"hour\[4\]~_emulated\" and latch \"hour\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[5\] hour\[5\]~_emulated hour\[5\]~21 " "Register \"hour\[5\]\" is converted into an equivalent circuit using register \"hour\[5\]~_emulated\" and latch \"hour\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[6\] hour\[6\]~_emulated hour\[6\]~25 " "Register \"hour\[6\]\" is converted into an equivalent circuit using register \"hour\[6\]~_emulated\" and latch \"hour\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hour\[7\] hour\[7\]~_emulated hour\[7\]~29 " "Register \"hour\[7\]\" is converted into an equivalent circuit using register \"hour\[7\]~_emulated\" and latch \"hour\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|hour[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[0\] year\[0\]~_emulated year\[0\]~1 " "Register \"year\[0\]\" is converted into an equivalent circuit using register \"year\[0\]~_emulated\" and latch \"year\[0\]~1\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[1\] year\[1\]~_emulated year\[1\]~5 " "Register \"year\[1\]\" is converted into an equivalent circuit using register \"year\[1\]~_emulated\" and latch \"year\[1\]~5\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[2\] year\[2\]~_emulated year\[2\]~9 " "Register \"year\[2\]\" is converted into an equivalent circuit using register \"year\[2\]~_emulated\" and latch \"year\[2\]~9\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[3\] year\[3\]~_emulated year\[3\]~13 " "Register \"year\[3\]\" is converted into an equivalent circuit using register \"year\[3\]~_emulated\" and latch \"year\[3\]~13\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[4\] year\[4\]~_emulated year\[4\]~17 " "Register \"year\[4\]\" is converted into an equivalent circuit using register \"year\[4\]~_emulated\" and latch \"year\[4\]~17\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[5\] year\[5\]~_emulated year\[5\]~21 " "Register \"year\[5\]\" is converted into an equivalent circuit using register \"year\[5\]~_emulated\" and latch \"year\[5\]~21\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[6\] year\[6\]~_emulated year\[6\]~25 " "Register \"year\[6\]\" is converted into an equivalent circuit using register \"year\[6\]~_emulated\" and latch \"year\[6\]~25\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "year\[7\] year\[7\]~_emulated year\[7\]~29 " "Register \"year\[7\]\" is converted into an equivalent circuit using register \"year\[7\]~_emulated\" and latch \"year\[7\]~29\"" {  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1529584596072 "|index|year[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1529584596072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529584596507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529584597805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529584597805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1088 " "Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529584597978 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529584597978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1056 " "Implemented 1056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529584597978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529584597978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584598035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:36:38 2018 " "Processing ended: Thu Jun 21 20:36:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584598035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584598035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584598035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529584598035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529584599718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584599727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:36:39 2018 " "Processing started: Thu Jun 21 20:36:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584599727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529584599727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off extre -c extre " "Command: quartus_fit --read_settings_files=off --write_settings_files=off extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529584599728 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529584599876 ""}
{ "Info" "0" "" "Project  = extre" {  } {  } 0 0 "Project  = extre" 0 0 "Fitter" 0 0 1529584599877 ""}
{ "Info" "0" "" "Revision = extre" {  } {  } 0 0 "Revision = extre" 0 0 "Fitter" 0 0 1529584599877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1529584599995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529584599995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "extre EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"extre\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529584600006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529584600081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529584600081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529584600670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529584600670 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529584600951 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529584600951 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529584600961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529584600961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529584600961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529584600961 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qutrtuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529584600961 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529584600961 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529584600964 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 32 " "No exact pin location assignment(s) for 24 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1529584602354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1529584602809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "extre.sdc " "Synopsys Design Constraints File file not found: 'extre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529584602809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529584602811 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day\[0\]~30\|combout " "Node \"day\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "day~53\|datab " "Node \"day~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "day~53\|combout " "Node \"day~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "day\[0\]~30\|datad " "Node \"day\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602817 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~56\|combout " "Node \"year~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year\[2\]~10\|datad " "Node \"year\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year\[2\]~10\|combout " "Node \"year\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year~56\|dataa " "Node \"year~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602817 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~55\|combout " "Node \"year~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year\[3\]~14\|datad " "Node \"year\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year\[3\]~14\|combout " "Node \"year\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""} { "Warning" "WSTA_SCC_NODE" "year~55\|dataa " "Node \"year~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602817 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602817 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~54\|combout " "Node \"year~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[4\]~18\|datad " "Node \"year\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[4\]~18\|combout " "Node \"year\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year~54\|datab " "Node \"year~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~53\|combout " "Node \"year~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[5\]~22\|datad " "Node \"year\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[5\]~22\|combout " "Node \"year\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year~53\|dataa " "Node \"year~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~52\|combout " "Node \"year~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[6\]~26\|datad " "Node \"year\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[6\]~26\|combout " "Node \"year\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year~52\|dataa " "Node \"year~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~51\|combout " "Node \"year~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[7\]~30\|datad " "Node \"year\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year\[7\]~30\|combout " "Node \"year\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""} { "Warning" "WSTA_SCC_NODE" "year~51\|dataa " "Node \"year~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602818 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~50\|combout " "Node \"year~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year\[1\]~6\|datad " "Node \"year\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year\[1\]~6\|combout " "Node \"year\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year~50\|dataa " "Node \"year~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602819 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[3\]~14\|combout " "Node \"hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour~49\|datab " "Node \"hour~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour~49\|combout " "Node \"hour~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour\[3\]~14\|datad " "Node \"hour\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602819 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~49\|combout " "Node \"year~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year\[0\]~2\|datad " "Node \"year\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year\[0\]~2\|combout " "Node \"year\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "year~49\|dataa " "Node \"year~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602819 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[2\]~10\|combout " "Node \"hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour~50\|datab " "Node \"hour~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour~50\|combout " "Node \"hour~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "hour\[2\]~10\|datad " "Node \"hour\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602819 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~74\|combout " "Node \"month~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "month\[3\]~18\|datad " "Node \"month\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "month\[3\]~18\|combout " "Node \"month\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""} { "Warning" "WSTA_SCC_NODE" "month~74\|dataa " "Node \"month~74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602819 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602819 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[1\]~6\|combout " "Node \"hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour~51\|datab " "Node \"hour~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour~51\|combout " "Node \"hour~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour\[1\]~6\|datad " "Node \"hour\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602820 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~73\|combout " "Node \"month~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[1\]~26\|datad " "Node \"month\[1\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[1\]~26\|combout " "Node \"month\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month~73\|dataa " "Node \"month~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602820 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[0\]~2\|combout " "Node \"hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour~52\|datab " "Node \"hour~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour~52\|combout " "Node \"hour~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "hour\[0\]~2\|datad " "Node \"hour\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602820 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~72\|combout " "Node \"month~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[2\]~22\|datad " "Node \"month\[2\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[2\]~22\|combout " "Node \"month\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month~72\|dataa " "Node \"month~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602820 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~71\|combout " "Node \"month~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[0\]~30\|datad " "Node \"month\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month\[0\]~30\|combout " "Node \"month\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""} { "Warning" "WSTA_SCC_NODE" "month~71\|datab " "Node \"month~71\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602820 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602820 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~70\|combout " "Node \"month~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[7\]~2\|datad " "Node \"month\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[7\]~2\|combout " "Node \"month\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month~70\|dataa " "Node \"month~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602821 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~69\|combout " "Node \"month~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[4\]~14\|datad " "Node \"month\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[4\]~14\|combout " "Node \"month\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month~69\|dataa " "Node \"month~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602821 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~68\|combout " "Node \"month~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[5\]~10\|datad " "Node \"month\[5\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[5\]~10\|combout " "Node \"month\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month~68\|dataa " "Node \"month~68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602821 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~67\|combout " "Node \"month~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[6\]~6\|datad " "Node \"month\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month\[6\]~6\|combout " "Node \"month\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "month~67\|dataa " "Node \"month~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602821 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~60\|combout " "Node \"day~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "day\[7\]~2\|datad " "Node \"day\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "day\[7\]~2\|combout " "Node \"day\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""} { "Warning" "WSTA_SCC_NODE" "day~60\|dataa " "Node \"day~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602821 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602821 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[3\]~18\|combout " "Node \"minutes\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602822 ""} { "Warning" "WSTA_SCC_NODE" "minutes~51\|datab " "Node \"minutes~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602822 ""} { "Warning" "WSTA_SCC_NODE" "minutes~51\|combout " "Node \"minutes~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602822 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[3\]~18\|datad " "Node \"minutes\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602822 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602822 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[4\]~14\|combout " "Node \"minutes\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~50\|datab " "Node \"minutes~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~50\|combout " "Node \"minutes~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[4\]~14\|datad " "Node \"minutes\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602823 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[5\]~10\|combout " "Node \"minutes\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~49\|datab " "Node \"minutes~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~49\|combout " "Node \"minutes~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[5\]~10\|datad " "Node \"minutes\[5\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602823 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~59\|combout " "Node \"day~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "day\[6\]~6\|datad " "Node \"day\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "day\[6\]~6\|combout " "Node \"day\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "day~59\|dataa " "Node \"day~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602823 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[2\]~22\|combout " "Node \"minutes\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~52\|datab " "Node \"minutes~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes~52\|combout " "Node \"minutes~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[2\]~22\|datad " "Node \"minutes\[2\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602823 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602823 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~58\|combout " "Node \"day~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[1\]~26\|datad " "Node \"day\[1\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[1\]~26\|combout " "Node \"day\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day~58\|dataa " "Node \"day~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[1\]~26\|combout " "Node \"minutes\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes~53\|datab " "Node \"minutes~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes~53\|combout " "Node \"minutes~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[1\]~26\|datad " "Node \"minutes\[1\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~57\|combout " "Node \"day~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[2\]~22\|datad " "Node \"day\[2\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[2\]~22\|combout " "Node \"day\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day~57\|dataa " "Node \"day~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[0\]~30\|combout " "Node \"minutes\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes~54\|datab " "Node \"minutes~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes~54\|combout " "Node \"minutes~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[0\]~30\|datad " "Node \"minutes\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~56\|combout " "Node \"day~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[3\]~18\|datad " "Node \"day\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day\[3\]~18\|combout " "Node \"day\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""} { "Warning" "WSTA_SCC_NODE" "day~56\|dataa " "Node \"day~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602824 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602824 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~55\|combout " "Node \"day~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day\[4\]~14\|datad " "Node \"day\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day\[4\]~14\|combout " "Node \"day\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day~55\|dataa " "Node \"day~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~54\|combout " "Node \"day~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day\[5\]~10\|datad " "Node \"day\[5\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day\[5\]~10\|combout " "Node \"day\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "day~54\|dataa " "Node \"day~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~56\|combout " "Node \"hour~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[7\]~30\|datad " "Node \"hour\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[7\]~30\|combout " "Node \"hour\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour~56\|datab " "Node \"hour~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~55\|combout " "Node \"hour~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[6\]~26\|datad " "Node \"hour\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[6\]~26\|combout " "Node \"hour\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour~55\|datab " "Node \"hour~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~54\|combout " "Node \"hour~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[5\]~22\|datad " "Node \"hour\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[5\]~22\|combout " "Node \"hour\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour~54\|datab " "Node \"hour~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~53\|combout " "Node \"hour~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[4\]~18\|datad " "Node \"hour\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour\[4\]~18\|combout " "Node \"hour\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""} { "Warning" "WSTA_SCC_NODE" "hour~53\|datab " "Node \"hour~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602825 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602825 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes~56\|combout " "Node \"minutes~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[7\]~2\|datad " "Node \"minutes\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[7\]~2\|combout " "Node \"minutes\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes~56\|datab " "Node \"minutes~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes~55\|combout " "Node \"minutes~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[6\]~6\|datad " "Node \"minutes\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[6\]~6\|combout " "Node \"minutes\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "minutes~55\|datab " "Node \"minutes~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second\[7\]~30\|combout " "Node \"second\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second~56\|datab " "Node \"second~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second~56\|combout " "Node \"second~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[7\]~30\|datad " "Node \"second\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~55\|combout " "Node \"second~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[6\]~26\|datad " "Node \"second\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[6\]~26\|combout " "Node \"second\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second~55\|datab " "Node \"second~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~54\|combout " "Node \"second~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[5\]~22\|datad " "Node \"second\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[5\]~22\|combout " "Node \"second\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second~54\|datab " "Node \"second~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~53\|combout " "Node \"second~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[4\]~18\|datad " "Node \"second\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second\[4\]~18\|combout " "Node \"second\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""} { "Warning" "WSTA_SCC_NODE" "second~53\|datab " "Node \"second~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602826 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602826 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~52\|combout " "Node \"second~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[3\]~14\|datad " "Node \"second\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[3\]~14\|combout " "Node \"second\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second~52\|datab " "Node \"second~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602827 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~51\|combout " "Node \"second~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[2\]~10\|datad " "Node \"second\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[2\]~10\|combout " "Node \"second\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second~51\|datab " "Node \"second~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602827 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~50\|combout " "Node \"second~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[1\]~6\|datad " "Node \"second\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[1\]~6\|combout " "Node \"second\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second~50\|datab " "Node \"second~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602827 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second\[0\]~2\|combout " "Node \"second\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second~49\|datab " "Node \"second~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second~49\|combout " "Node \"second~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""} { "Warning" "WSTA_SCC_NODE" "second\[0\]~2\|datad " "Node \"second\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584602827 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1529584602827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529584602832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529584602833 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529584602833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529584602904 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 0 { 0 ""} 0 2339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529584602904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529584603393 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529584603393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529584603394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529584603395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529584603397 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529584603398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529584603398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529584603398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529584603509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529584603509 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529584603509 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1529584603516 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1529584603516 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529584603516 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 5 60 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 71 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1529584603516 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1529584603516 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529584603516 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[0\] " "Node \"hh\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[1\] " "Node \"hh\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[2\] " "Node \"hh\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[3\] " "Node \"hh\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[4\] " "Node \"hh\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[5\] " "Node \"hh\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hh\[6\] " "Node \"hh\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hh\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[0\] " "Node \"hl\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[1\] " "Node \"hl\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[2\] " "Node \"hl\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[3\] " "Node \"hl\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[4\] " "Node \"hl\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[5\] " "Node \"hl\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hl\[6\] " "Node \"hl\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hl\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[0\] " "Node \"mh\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[1\] " "Node \"mh\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[2\] " "Node \"mh\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[3\] " "Node \"mh\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[4\] " "Node \"mh\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[5\] " "Node \"mh\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mh\[6\] " "Node \"mh\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mh\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[0\] " "Node \"ml\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[1\] " "Node \"ml\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[2\] " "Node \"ml\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[3\] " "Node \"ml\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[4\] " "Node \"ml\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[5\] " "Node \"ml\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ml\[6\] " "Node \"ml\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ml\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[0\] " "Node \"s\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[1\] " "Node \"s\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[2\] " "Node \"s\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[3\] " "Node \"s\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[4\] " "Node \"s\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[5\] " "Node \"s\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s\[6\] " "Node \"s\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[0\] " "Node \"sh\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[1\] " "Node \"sh\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[2\] " "Node \"sh\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[3\] " "Node \"sh\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[4\] " "Node \"sh\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[5\] " "Node \"sh\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sh\[6\] " "Node \"sh\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/qutrtuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sh\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1529584603783 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1529584603783 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529584603788 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529584603795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529584606969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529584607448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529584607513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529584614583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529584614584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529584615104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/liliangbin/Desktop/eda/ex/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529584622931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529584622931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529584626151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529584626151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529584626157 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.83 " "Total time spent on timing analysis during the Fitter is 2.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529584626452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529584626483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529584627112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529584627112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529584627640 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529584629006 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529584629750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liliangbin/Desktop/eda/ex/output_files/extre.fit.smsg " "Generated suppressed messages file C:/Users/liliangbin/Desktop/eda/ex/output_files/extre.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529584629939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 290 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 290 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5748 " "Peak virtual memory: 5748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584630707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:37:10 2018 " "Processing ended: Thu Jun 21 20:37:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584630707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584630707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584630707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529584630707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529584632152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584632160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:37:11 2018 " "Processing started: Thu Jun 21 20:37:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584632160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529584632160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off extre -c extre " "Command: quartus_asm --read_settings_files=off --write_settings_files=off extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529584632160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1529584632572 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529584636708 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529584636884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584637401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:37:17 2018 " "Processing ended: Thu Jun 21 20:37:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584637401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584637401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584637401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529584637401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529584638181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529584638972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584638978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:37:18 2018 " "Processing started: Thu Jun 21 20:37:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584638978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1529584638978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta extre -c extre " "Command: quartus_sta extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1529584638978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1529584639080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1529584639304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1529584639305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584639400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584639400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1529584640117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "extre.sdc " "Synopsys Design Constraints File file not found: 'extre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1529584640228 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640235 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key0 key0 " "create_clock -period 1.000 -name key0 key0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529584640239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529584640239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529584640239 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day\[0\]~30\|combout " "Node \"day\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "day~53\|datad " "Node \"day~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "day~53\|combout " "Node \"day~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "day\[0\]~30\|datab " "Node \"day\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~56\|combout " "Node \"year~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year\[2\]~10\|datab " "Node \"year\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year\[2\]~10\|combout " "Node \"year\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year~56\|datad " "Node \"year~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~55\|combout " "Node \"year~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year\[3\]~14\|datab " "Node \"year\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year\[3\]~14\|combout " "Node \"year\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""} { "Warning" "WSTA_SCC_NODE" "year~55\|datac " "Node \"year~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640245 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~54\|combout " "Node \"year~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[4\]~18\|datab " "Node \"year\[4\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[4\]~18\|combout " "Node \"year\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year~54\|datab " "Node \"year~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640246 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~53\|combout " "Node \"year~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[5\]~22\|datac " "Node \"year\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[5\]~22\|combout " "Node \"year\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year~53\|datad " "Node \"year~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640246 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~52\|combout " "Node \"year~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[6\]~26\|dataa " "Node \"year\[6\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[6\]~26\|combout " "Node \"year\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year~52\|datad " "Node \"year~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640246 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~51\|combout " "Node \"year~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[7\]~30\|dataa " "Node \"year\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year\[7\]~30\|combout " "Node \"year\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""} { "Warning" "WSTA_SCC_NODE" "year~51\|datad " "Node \"year~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640246 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640246 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~50\|combout " "Node \"year~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year\[1\]~6\|dataa " "Node \"year\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year\[1\]~6\|combout " "Node \"year\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year~50\|datac " "Node \"year~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640247 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[3\]~14\|combout " "Node \"hour\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "hour~49\|datad " "Node \"hour~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "hour~49\|combout " "Node \"hour~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "hour\[3\]~14\|dataa " "Node \"hour\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640247 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "year~49\|combout " "Node \"year~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year\[0\]~2\|dataa " "Node \"year\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year\[0\]~2\|combout " "Node \"year\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""} { "Warning" "WSTA_SCC_NODE" "year~49\|datad " "Node \"year~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640247 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640247 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[2\]~10\|combout " "Node \"hour\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "hour~50\|datac " "Node \"hour~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "hour~50\|combout " "Node \"hour~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "hour\[2\]~10\|dataa " "Node \"hour\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640248 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~74\|combout " "Node \"month~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "month\[3\]~18\|datab " "Node \"month\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "month\[3\]~18\|combout " "Node \"month\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""} { "Warning" "WSTA_SCC_NODE" "month~74\|datad " "Node \"month~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640248 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640248 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[1\]~6\|combout " "Node \"hour\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640249 ""} { "Warning" "WSTA_SCC_NODE" "hour~51\|datad " "Node \"hour~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640249 ""} { "Warning" "WSTA_SCC_NODE" "hour~51\|combout " "Node \"hour~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640249 ""} { "Warning" "WSTA_SCC_NODE" "hour\[1\]~6\|dataa " "Node \"hour\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640249 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640249 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~73\|combout " "Node \"month~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month\[1\]~26\|datab " "Node \"month\[1\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month\[1\]~26\|combout " "Node \"month\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month~73\|datad " "Node \"month~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640250 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour\[0\]~2\|combout " "Node \"hour\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "hour~52\|datad " "Node \"hour~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "hour~52\|combout " "Node \"hour~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "hour\[0\]~2\|datab " "Node \"hour\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640250 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~72\|combout " "Node \"month~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month\[2\]~22\|datab " "Node \"month\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month\[2\]~22\|combout " "Node \"month\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""} { "Warning" "WSTA_SCC_NODE" "month~72\|datac " "Node \"month~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640250 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640250 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~71\|combout " "Node \"month~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month\[0\]~30\|dataa " "Node \"month\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month\[0\]~30\|combout " "Node \"month\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month~71\|datad " "Node \"month~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640251 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~70\|combout " "Node \"month~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month\[7\]~2\|datab " "Node \"month\[7\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month\[7\]~2\|combout " "Node \"month\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""} { "Warning" "WSTA_SCC_NODE" "month~70\|datad " "Node \"month~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640251 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640251 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~69\|combout " "Node \"month~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[4\]~14\|datab " "Node \"month\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[4\]~14\|combout " "Node \"month\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month~69\|datad " "Node \"month~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640252 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~68\|combout " "Node \"month~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[5\]~10\|datab " "Node \"month\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[5\]~10\|combout " "Node \"month\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month~68\|datac " "Node \"month~68\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640252 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "month~67\|combout " "Node \"month~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[6\]~6\|datac " "Node \"month\[6\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month\[6\]~6\|combout " "Node \"month\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "month~67\|datac " "Node \"month~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640252 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~60\|combout " "Node \"day~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "day\[7\]~2\|datab " "Node \"day\[7\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "day\[7\]~2\|combout " "Node \"day\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""} { "Warning" "WSTA_SCC_NODE" "day~60\|datad " "Node \"day~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640252 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640252 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[3\]~18\|combout " "Node \"minutes\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~51\|datad " "Node \"minutes~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~51\|combout " "Node \"minutes~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[3\]~18\|datab " "Node \"minutes\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640253 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[4\]~14\|combout " "Node \"minutes\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~50\|datad " "Node \"minutes~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~50\|combout " "Node \"minutes~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[4\]~14\|datab " "Node \"minutes\[4\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640253 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[5\]~10\|combout " "Node \"minutes\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~49\|datac " "Node \"minutes~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes~49\|combout " "Node \"minutes~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[5\]~10\|datab " "Node \"minutes\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640253 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~59\|combout " "Node \"day~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "day\[6\]~6\|datab " "Node \"day\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "day\[6\]~6\|combout " "Node \"day\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""} { "Warning" "WSTA_SCC_NODE" "day~59\|datad " "Node \"day~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640253 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640253 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[2\]~22\|combout " "Node \"minutes\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "minutes~52\|datad " "Node \"minutes~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "minutes~52\|combout " "Node \"minutes~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[2\]~22\|datab " "Node \"minutes\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640254 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~58\|combout " "Node \"day~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "day\[1\]~26\|datab " "Node \"day\[1\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "day\[1\]~26\|combout " "Node \"day\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""} { "Warning" "WSTA_SCC_NODE" "day~58\|datac " "Node \"day~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640254 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640254 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[1\]~26\|combout " "Node \"minutes\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes~53\|datad " "Node \"minutes~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes~53\|combout " "Node \"minutes~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[1\]~26\|datab " "Node \"minutes\[1\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640255 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~57\|combout " "Node \"day~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day\[2\]~22\|datab " "Node \"day\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day\[2\]~22\|combout " "Node \"day\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day~57\|datac " "Node \"day~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640255 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes\[0\]~30\|combout " "Node \"minutes\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes~54\|datad " "Node \"minutes~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes~54\|combout " "Node \"minutes~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[0\]~30\|datab " "Node \"minutes\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640255 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~56\|combout " "Node \"day~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day\[3\]~18\|datab " "Node \"day\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day\[3\]~18\|combout " "Node \"day\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""} { "Warning" "WSTA_SCC_NODE" "day~56\|datac " "Node \"day~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640255 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640255 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~55\|combout " "Node \"day~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day\[4\]~14\|datac " "Node \"day\[4\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day\[4\]~14\|combout " "Node \"day\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day~55\|datac " "Node \"day~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640256 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "day~54\|combout " "Node \"day~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day\[5\]~10\|dataa " "Node \"day\[5\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day\[5\]~10\|combout " "Node \"day\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "day~54\|datad " "Node \"day~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640256 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~56\|combout " "Node \"hour~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[7\]~30\|datab " "Node \"hour\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[7\]~30\|combout " "Node \"hour\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour~56\|datad " "Node \"hour~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640256 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~55\|combout " "Node \"hour~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[6\]~26\|datab " "Node \"hour\[6\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[6\]~26\|combout " "Node \"hour\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour~55\|datac " "Node \"hour~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640256 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~54\|combout " "Node \"hour~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[5\]~22\|dataa " "Node \"hour\[5\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour\[5\]~22\|combout " "Node \"hour\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""} { "Warning" "WSTA_SCC_NODE" "hour~54\|datad " "Node \"hour~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640256 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640256 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hour~53\|combout " "Node \"hour~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "hour\[4\]~18\|datab " "Node \"hour\[4\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "hour\[4\]~18\|combout " "Node \"hour\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "hour~53\|datad " "Node \"hour~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes~56\|combout " "Node \"minutes~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[7\]~2\|dataa " "Node \"minutes\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[7\]~2\|combout " "Node \"minutes\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes~56\|datac " "Node \"minutes~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "minutes~55\|combout " "Node \"minutes~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[6\]~6\|datab " "Node \"minutes\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes\[6\]~6\|combout " "Node \"minutes\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "minutes~55\|datad " "Node \"minutes~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second\[7\]~30\|combout " "Node \"second\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second~56\|datac " "Node \"second~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second~56\|combout " "Node \"second~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second\[7\]~30\|datab " "Node \"second\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~55\|combout " "Node \"second~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second\[6\]~26\|dataa " "Node \"second\[6\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second\[6\]~26\|combout " "Node \"second\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""} { "Warning" "WSTA_SCC_NODE" "second~55\|datad " "Node \"second~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640257 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~54\|combout " "Node \"second~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[5\]~22\|dataa " "Node \"second\[5\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[5\]~22\|combout " "Node \"second\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second~54\|datad " "Node \"second~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~53\|combout " "Node \"second~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[4\]~18\|dataa " "Node \"second\[4\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[4\]~18\|combout " "Node \"second\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second~53\|datad " "Node \"second~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~52\|combout " "Node \"second~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[3\]~14\|dataa " "Node \"second\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[3\]~14\|combout " "Node \"second\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second~52\|datac " "Node \"second~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~51\|combout " "Node \"second~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[2\]~10\|dataa " "Node \"second\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second\[2\]~10\|combout " "Node \"second\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""} { "Warning" "WSTA_SCC_NODE" "second~51\|datad " "Node \"second~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640258 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640258 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~50\|combout " "Node \"second~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second\[1\]~6\|dataa " "Node \"second\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second\[1\]~6\|combout " "Node \"second\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second~50\|datad " "Node \"second~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640259 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second\[0\]~2\|combout " "Node \"second\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second~49\|datad " "Node \"second~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second~49\|combout " "Node \"second~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""} { "Warning" "WSTA_SCC_NODE" "second\[0\]~2\|dataa " "Node \"second\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529584640259 ""}  } { { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 33 -1 0 } } { "index.v" "" { Text "C:/Users/liliangbin/Desktop/eda/ex/index.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1529584640259 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1529584640264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529584640264 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1529584640266 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1529584640291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1529584640459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1529584640459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.777 " "Worst-case setup slack is -31.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.777           -1342.345 clk  " "  -31.777           -1342.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614            -136.570 key0  " "   -3.614            -136.570 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 key0  " "    0.876               0.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.995 " "Worst-case recovery slack is -1.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995             -90.260 clk  " "   -1.995             -90.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.665 " "Worst-case removal slack is 1.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.665               0.000 clk  " "    1.665               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.805 clk  " "   -3.000             -96.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key0  " "   -3.000              -3.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584640522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584640522 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1529584640838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1529584640866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1529584641349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529584641438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1529584641510 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1529584641510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.689 " "Worst-case setup slack is -28.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.689           -1213.363 clk  " "  -28.689           -1213.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.170            -117.993 key0  " "   -3.170            -117.993 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584641520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 key0  " "    0.763               0.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584641548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.736 " "Worst-case recovery slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -78.413 clk  " "   -1.736             -78.413 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584641565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.646 " "Worst-case removal slack is 1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 clk  " "    1.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584641579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.805 clk  " "   -3.000             -96.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key0  " "   -3.000              -3.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584641592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584641592 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1529584641978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1529584642084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1529584642106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1529584642106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.708 " "Worst-case setup slack is -14.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.708            -609.969 clk  " "  -14.708            -609.969 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611             -53.989 key0  " "   -1.611             -53.989 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584642123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 key0  " "    0.383               0.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584642151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.173 " "Worst-case recovery slack is -1.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173             -53.370 clk  " "   -1.173             -53.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584642167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.587 " "Worst-case removal slack is 0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 clk  " "    0.587               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584642246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.626 clk  " "   -3.000             -80.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key0  " "   -3.000              -3.000 key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529584642299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1529584642299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1529584643484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1529584643494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 246 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584643698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:37:23 2018 " "Processing ended: Thu Jun 21 20:37:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584643698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584643698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584643698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1529584643698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1529584645196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529584645202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 20:37:24 2018 " "Processing started: Thu Jun 21 20:37:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529584645202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529584645202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off extre -c extre " "Command: quartus_eda --read_settings_files=off --write_settings_files=off extre -c extre" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529584645202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1529584645849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_7_1200mv_85c_slow.vo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_7_1200mv_85c_slow.vo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584646155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_7_1200mv_0c_slow.vo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_7_1200mv_0c_slow.vo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584646441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_min_1200mv_0c_fast.vo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_min_1200mv_0c_fast.vo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584646647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre.vo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre.vo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584646865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_7_1200mv_85c_v_slow.sdo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584647105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_7_1200mv_0c_v_slow.sdo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584647362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_min_1200mv_0c_v_fast.sdo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584647583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "extre_v.sdo C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/ simulation " "Generated file extre_v.sdo in folder \"C:/Users/liliangbin/Desktop/eda/ex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529584647807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529584647921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 20:37:27 2018 " "Processing ended: Thu Jun 21 20:37:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529584647921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529584647921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529584647921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529584647921 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 619 s " "Quartus Prime Full Compilation was successful. 0 errors, 619 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529584648665 ""}
