Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 13:55:02 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        28          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (1800)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1800)
---------------------------------
 There are 1800 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.481        0.000                      0                 3908        0.007        0.000                      0                 3908        3.000        0.000                       0                  1807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.481        0.000                      0                 3774        0.187        0.000                      0                 3774       19.500        0.000                       0                  1803  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.499        0.000                      0                 3774        0.187        0.000                      0                 3774       19.500        0.000                       0                  1803  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.481        0.000                      0                 3774        0.007        0.000                      0                 3774  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.481        0.000                      0                 3774        0.007        0.000                      0                 3774  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.911        0.000                      0                  134       21.829        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.911        0.000                      0                  134       21.829        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.911        0.000                      0                  134       21.829        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.929        0.000                      0                  134       21.848        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.186ns  (logic 2.943ns (26.311%)  route 8.243ns (73.689%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.523    35.860    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.984 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61/O
                         net (fo=1, routed)           0.844    36.828    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.150    36.978 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    36.978    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.047    42.459    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.652ns  (logic 2.793ns (26.220%)  route 7.859ns (73.780%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.418    35.093    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.217 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27/O
                         net (fo=2, routed)           0.487    35.704    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.124    35.828 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__454/O
                         net (fo=1, routed)           0.616    36.444    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_6
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)       -0.047    42.365    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.365    
                         arrival time                         -36.444    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.623ns  (logic 2.793ns (26.292%)  route 7.830ns (73.708%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.575    35.912    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    36.036 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__456/O
                         net (fo=1, routed)           0.379    36.415    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.067    42.347    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.347    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.463ns  (logic 3.430ns (32.784%)  route 7.033ns (67.216%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.562 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           1.096    27.406    CPU/md_unit/B/dffe_gen[2].dff/data_operandB_latched[0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124    27.530 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.690    28.220    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.152    28.372 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84/O
                         net (fo=3, routed)           0.544    28.916    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.332    29.248 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.438    29.686    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    29.810 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.403    30.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.118    30.331 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80/O
                         net (fo=2, routed)           0.460    30.791    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.326    31.117 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79/O
                         net (fo=3, routed)           0.618    31.735    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.116    31.851 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138/O
                         net (fo=2, routed)           0.469    32.320    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.328    32.648 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77/O
                         net (fo=2, routed)           0.544    33.192    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.118    33.310 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.440    33.750    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.321    34.071 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74/O
                         net (fo=2, routed)           0.467    34.538    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.381    34.919 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.438    35.357    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348    35.705 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71/O
                         net (fo=1, routed)           0.426    36.131    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71_n_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I3_O)        0.124    36.255 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.000    36.255    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.497    42.562    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.582    
                         clock uncertainty           -0.180    42.403    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029    42.432    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -36.255    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.471ns  (logic 3.281ns (31.334%)  route 7.190ns (68.666%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.414    36.139    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X59Y88         LUT3 (Prop_lut3_I2_O)        0.124    36.263 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.263    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.029    42.441    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.441    
                         arrival time                         -36.263    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.342ns  (logic 3.360ns (32.489%)  route 6.982ns (67.511%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.421    35.802    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.332    36.134 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__447/O
                         net (fo=1, routed)           0.000    36.134    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -36.134    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.332ns  (logic 3.281ns (31.756%)  route 7.051ns (68.244%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.275    36.000    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124    36.124 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__443/O
                         net (fo=1, routed)           0.000    36.124    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.031    42.443    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.443    
                         arrival time                         -36.124    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.203ns  (logic 3.360ns (32.931%)  route 6.843ns (67.069%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.282    35.663    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.332    35.995 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__448/O
                         net (fo=1, routed)           0.000    35.995    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.031    42.437    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.437    
                         arrival time                         -35.995    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y86         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.032    42.438    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.562     0.692    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X60Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     0.856 r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/Q
                         net (fo=1, routed)           0.083     0.939    CPU/md_unit/A/dffe_gen[28].dff/AQ_out[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.984 r  CPU/md_unit/A/dffe_gen[28].dff/q_i_1__69/O
                         net (fo=1, routed)           0.000     0.984    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism             -0.217     0.705    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     0.797    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/xm_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/xm_PC/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.143    22.044    CPU/mw_PC/dffe_gen[7].dff/q_reg_0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.348    CPU/mw_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.573    21.775    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.075    21.850    CPU/mw_PC/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.850    
                         arrival time                          22.044    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[6].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=1, routed)           0.154    22.054    CPU/dx_pc/dffe_gen[6].dff/q_reg_0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.348    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.574    21.774    
    SLICE_X59Y103        FDCE (Hold_fdce_C_D)         0.070    21.844    CPU/dx_pc/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.844    
                         arrival time                          22.054    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.589%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[12].dff/q_reg/Q
                         net (fo=1, routed)           0.115    22.002    CPU/dx_pc/dffe_gen[12].dff/q_reg_3
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.017    21.792    CPU/dx_pc/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.792    
                         arrival time                          22.002    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.566    21.762    CPU/pc_latch/dffe_gen[30].dff/clk0
    SLICE_X63Y96         FDCE                                         r  CPU/pc_latch/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    21.903 r  CPU/pc_latch/dffe_gen[30].dff/q_reg/Q
                         net (fo=3, routed)           0.162    22.065    CPU/pc_latch/dffe_gen[30].dff/q_reg_0
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.045    22.110 r  CPU/pc_latch/dffe_gen[30].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.110    CPU/fd_pc/dffe_gen[30].dff/pc_plus_one[0]
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.837    22.352    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.577    21.775    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.121    21.896    CPU/fd_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          22.110    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=1, routed)           0.119    22.006    CPU/dx_pc/dffe_gen[15].dff/q_reg_1
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.016    21.791    CPU/dx_pc/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.791    
                         arrival time                          22.006    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 22.354 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X64Y97         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.128    21.891 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.008    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.839    22.354    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.776    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.016    21.792    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.792    
                         arrival time                          22.008    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.170    22.070    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.347    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.553    21.794    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.060    21.854    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.854    
                         arrival time                          22.070    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/pc_latch/dffe_gen[23].dff/clk0
    SLICE_X63Y98         FDCE                                         r  CPU/pc_latch/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    21.904 r  CPU/pc_latch/dffe_gen[23].dff/q_reg/Q
                         net (fo=4, routed)           0.163    22.067    CPU/pc_latch/dffe_gen[23].dff/q_reg_0
    SLICE_X62Y98         LUT3 (Prop_lut3_I0_O)        0.045    22.112 r  CPU/pc_latch/dffe_gen[23].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    22.112    CPU/fd_pc/dffe_gen[23].dff/pc_plus_one[0]
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.838    22.353    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.577    21.776    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.120    21.896    CPU/fd_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          22.112    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 22.351 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.565    21.761    CPU/xm_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/xm_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/mw_PC/dffe_gen[23].dff/q_reg_0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.836    22.351    CPU/mw_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.590    21.761    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.059    21.820    CPU/mw_PC/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.820    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y17    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y19    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y18    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y38    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y39    VGA_display/ColorPaletteBTN/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22    VGA_display/ImageData/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGA_display/ImageData/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y22    VGA_display/ImageData/dataOut_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.186ns  (logic 2.943ns (26.311%)  route 8.243ns (73.689%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.523    35.860    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.984 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61/O
                         net (fo=1, routed)           0.844    36.828    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.150    36.978 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    36.978    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.047    42.477    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.477    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.652ns  (logic 2.793ns (26.220%)  route 7.859ns (73.780%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.418    35.093    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.217 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27/O
                         net (fo=2, routed)           0.487    35.704    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.124    35.828 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__454/O
                         net (fo=1, routed)           0.616    36.444    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_6
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)       -0.047    42.383    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.383    
                         arrival time                         -36.444    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.623ns  (logic 2.793ns (26.292%)  route 7.830ns (73.708%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.575    35.912    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    36.036 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__456/O
                         net (fo=1, routed)           0.379    36.415    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.067    42.365    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.365    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.463ns  (logic 3.430ns (32.784%)  route 7.033ns (67.216%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.562 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           1.096    27.406    CPU/md_unit/B/dffe_gen[2].dff/data_operandB_latched[0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124    27.530 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.690    28.220    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.152    28.372 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84/O
                         net (fo=3, routed)           0.544    28.916    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.332    29.248 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.438    29.686    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    29.810 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.403    30.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.118    30.331 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80/O
                         net (fo=2, routed)           0.460    30.791    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.326    31.117 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79/O
                         net (fo=3, routed)           0.618    31.735    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.116    31.851 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138/O
                         net (fo=2, routed)           0.469    32.320    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.328    32.648 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77/O
                         net (fo=2, routed)           0.544    33.192    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.118    33.310 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.440    33.750    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.321    34.071 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74/O
                         net (fo=2, routed)           0.467    34.538    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.381    34.919 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.438    35.357    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348    35.705 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71/O
                         net (fo=1, routed)           0.426    36.131    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71_n_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I3_O)        0.124    36.255 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.000    36.255    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.497    42.562    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.582    
                         clock uncertainty           -0.161    42.421    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029    42.450    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.450    
                         arrival time                         -36.255    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.471ns  (logic 3.281ns (31.334%)  route 7.190ns (68.666%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.414    36.139    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X59Y88         LUT3 (Prop_lut3_I2_O)        0.124    36.263 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.263    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.029    42.459    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -36.263    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.342ns  (logic 3.360ns (32.489%)  route 6.982ns (67.511%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.421    35.802    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.332    36.134 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__447/O
                         net (fo=1, routed)           0.000    36.134    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    42.453    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.453    
                         arrival time                         -36.134    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.332ns  (logic 3.281ns (31.756%)  route 7.051ns (68.244%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.275    36.000    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124    36.124 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__443/O
                         net (fo=1, routed)           0.000    36.124    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.031    42.461    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.461    
                         arrival time                         -36.124    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.203ns  (logic 3.360ns (32.931%)  route 6.843ns (67.069%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.282    35.663    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.332    35.995 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__448/O
                         net (fo=1, routed)           0.000    35.995    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.031    42.455    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.455    
                         arrival time                         -35.995    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X57Y86         FDCE (Setup_fdce_C_D)        0.029    42.453    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.453    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.161    42.424    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.032    42.456    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.456    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.562     0.692    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X60Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     0.856 r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/Q
                         net (fo=1, routed)           0.083     0.939    CPU/md_unit/A/dffe_gen[28].dff/AQ_out[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.984 r  CPU/md_unit/A/dffe_gen[28].dff/q_i_1__69/O
                         net (fo=1, routed)           0.000     0.984    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism             -0.217     0.705    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     0.797    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/xm_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/xm_PC/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.143    22.044    CPU/mw_PC/dffe_gen[7].dff/q_reg_0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.348    CPU/mw_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.573    21.775    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.075    21.850    CPU/mw_PC/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.850    
                         arrival time                          22.044    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[6].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=1, routed)           0.154    22.054    CPU/dx_pc/dffe_gen[6].dff/q_reg_0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.348    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.574    21.774    
    SLICE_X59Y103        FDCE (Hold_fdce_C_D)         0.070    21.844    CPU/dx_pc/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.844    
                         arrival time                          22.054    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.589%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[12].dff/q_reg/Q
                         net (fo=1, routed)           0.115    22.002    CPU/dx_pc/dffe_gen[12].dff/q_reg_3
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.017    21.792    CPU/dx_pc/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.792    
                         arrival time                          22.002    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.566    21.762    CPU/pc_latch/dffe_gen[30].dff/clk0
    SLICE_X63Y96         FDCE                                         r  CPU/pc_latch/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    21.903 r  CPU/pc_latch/dffe_gen[30].dff/q_reg/Q
                         net (fo=3, routed)           0.162    22.065    CPU/pc_latch/dffe_gen[30].dff/q_reg_0
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.045    22.110 r  CPU/pc_latch/dffe_gen[30].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.110    CPU/fd_pc/dffe_gen[30].dff/pc_plus_one[0]
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.837    22.352    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.577    21.775    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.121    21.896    CPU/fd_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          22.110    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=1, routed)           0.119    22.006    CPU/dx_pc/dffe_gen[15].dff/q_reg_1
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.016    21.791    CPU/dx_pc/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.791    
                         arrival time                          22.006    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 22.354 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X64Y97         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.128    21.891 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.008    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.839    22.354    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.776    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.016    21.792    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.792    
                         arrival time                          22.008    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.170    22.070    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.347    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.553    21.794    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.060    21.854    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.854    
                         arrival time                          22.070    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/pc_latch/dffe_gen[23].dff/clk0
    SLICE_X63Y98         FDCE                                         r  CPU/pc_latch/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    21.904 r  CPU/pc_latch/dffe_gen[23].dff/q_reg/Q
                         net (fo=4, routed)           0.163    22.067    CPU/pc_latch/dffe_gen[23].dff/q_reg_0
    SLICE_X62Y98         LUT3 (Prop_lut3_I0_O)        0.045    22.112 r  CPU/pc_latch/dffe_gen[23].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    22.112    CPU/fd_pc/dffe_gen[23].dff/pc_plus_one[0]
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.838    22.353    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.577    21.776    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.120    21.896    CPU/fd_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.896    
                         arrival time                          22.112    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 22.351 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.565    21.761    CPU/xm_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/xm_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/mw_PC/dffe_gen[23].dff/q_reg_0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.836    22.351    CPU/mw_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.590    21.761    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.059    21.820    CPU/mw_PC/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.820    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y17    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y19    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y18    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y38    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y39    VGA_display/ColorPaletteBTN/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y22    VGA_display/ImageData/dataOut_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16    VGA_display/ImageData/dataOut_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y22    VGA_display/ImageData/dataOut_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y86    LED_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        11.186ns  (logic 2.943ns (26.311%)  route 8.243ns (73.689%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.523    35.860    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.984 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61/O
                         net (fo=1, routed)           0.844    36.828    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.150    36.978 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    36.978    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.047    42.459    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.652ns  (logic 2.793ns (26.220%)  route 7.859ns (73.780%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.418    35.093    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.217 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27/O
                         net (fo=2, routed)           0.487    35.704    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.124    35.828 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__454/O
                         net (fo=1, routed)           0.616    36.444    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_6
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)       -0.047    42.365    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.365    
                         arrival time                         -36.444    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.623ns  (logic 2.793ns (26.292%)  route 7.830ns (73.708%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.575    35.912    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    36.036 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__456/O
                         net (fo=1, routed)           0.379    36.415    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.067    42.347    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.347    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.463ns  (logic 3.430ns (32.784%)  route 7.033ns (67.216%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.562 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           1.096    27.406    CPU/md_unit/B/dffe_gen[2].dff/data_operandB_latched[0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124    27.530 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.690    28.220    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.152    28.372 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84/O
                         net (fo=3, routed)           0.544    28.916    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.332    29.248 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.438    29.686    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    29.810 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.403    30.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.118    30.331 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80/O
                         net (fo=2, routed)           0.460    30.791    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.326    31.117 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79/O
                         net (fo=3, routed)           0.618    31.735    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.116    31.851 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138/O
                         net (fo=2, routed)           0.469    32.320    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.328    32.648 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77/O
                         net (fo=2, routed)           0.544    33.192    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.118    33.310 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.440    33.750    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.321    34.071 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74/O
                         net (fo=2, routed)           0.467    34.538    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.381    34.919 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.438    35.357    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348    35.705 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71/O
                         net (fo=1, routed)           0.426    36.131    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71_n_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I3_O)        0.124    36.255 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.000    36.255    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.497    42.562    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.582    
                         clock uncertainty           -0.180    42.403    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029    42.432    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -36.255    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.471ns  (logic 3.281ns (31.334%)  route 7.190ns (68.666%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.414    36.139    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X59Y88         LUT3 (Prop_lut3_I2_O)        0.124    36.263 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.263    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.029    42.441    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.441    
                         arrival time                         -36.263    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.342ns  (logic 3.360ns (32.489%)  route 6.982ns (67.511%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.421    35.802    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.332    36.134 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__447/O
                         net (fo=1, routed)           0.000    36.134    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -36.134    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.332ns  (logic 3.281ns (31.756%)  route 7.051ns (68.244%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.275    36.000    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124    36.124 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__443/O
                         net (fo=1, routed)           0.000    36.124    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.031    42.443    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.443    
                         arrival time                         -36.124    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.203ns  (logic 3.360ns (32.931%)  route 6.843ns (67.069%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.282    35.663    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.332    35.995 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__448/O
                         net (fo=1, routed)           0.000    35.995    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.031    42.437    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.437    
                         arrival time                         -35.995    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y86         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.032    42.438    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.562     0.692    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X60Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     0.856 r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/Q
                         net (fo=1, routed)           0.083     0.939    CPU/md_unit/A/dffe_gen[28].dff/AQ_out[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.984 r  CPU/md_unit/A/dffe_gen[28].dff/q_i_1__69/O
                         net (fo=1, routed)           0.000     0.984    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism             -0.217     0.705    
                         clock uncertainty            0.180     0.884    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     0.976    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/xm_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/xm_PC/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.143    22.044    CPU/mw_PC/dffe_gen[7].dff/q_reg_0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.348    CPU/mw_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.573    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.075    22.030    CPU/mw_PC/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.030    
                         arrival time                          22.044    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[6].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=1, routed)           0.154    22.054    CPU/dx_pc/dffe_gen[6].dff/q_reg_0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.348    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.574    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X59Y103        FDCE (Hold_fdce_C_D)         0.070    22.024    CPU/dx_pc/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.024    
                         arrival time                          22.054    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.589%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[12].dff/q_reg/Q
                         net (fo=1, routed)           0.115    22.002    CPU/dx_pc/dffe_gen[12].dff/q_reg_3
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.017    21.972    CPU/dx_pc/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.972    
                         arrival time                          22.002    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.566    21.762    CPU/pc_latch/dffe_gen[30].dff/clk0
    SLICE_X63Y96         FDCE                                         r  CPU/pc_latch/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    21.903 r  CPU/pc_latch/dffe_gen[30].dff/q_reg/Q
                         net (fo=3, routed)           0.162    22.065    CPU/pc_latch/dffe_gen[30].dff/q_reg_0
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.045    22.110 r  CPU/pc_latch/dffe_gen[30].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.110    CPU/fd_pc/dffe_gen[30].dff/pc_plus_one[0]
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.837    22.352    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.577    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.121    22.076    CPU/fd_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.076    
                         arrival time                          22.110    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=1, routed)           0.119    22.006    CPU/dx_pc/dffe_gen[15].dff/q_reg_1
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.016    21.971    CPU/dx_pc/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.971    
                         arrival time                          22.006    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 22.354 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X64Y97         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.128    21.891 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.008    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.839    22.354    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.016    21.972    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.972    
                         arrival time                          22.008    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.170    22.070    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.347    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.553    21.794    
                         clock uncertainty            0.180    21.974    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.060    22.034    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.034    
                         arrival time                          22.070    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/pc_latch/dffe_gen[23].dff/clk0
    SLICE_X63Y98         FDCE                                         r  CPU/pc_latch/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    21.904 r  CPU/pc_latch/dffe_gen[23].dff/q_reg/Q
                         net (fo=4, routed)           0.163    22.067    CPU/pc_latch/dffe_gen[23].dff/q_reg_0
    SLICE_X62Y98         LUT3 (Prop_lut3_I0_O)        0.045    22.112 r  CPU/pc_latch/dffe_gen[23].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    22.112    CPU/fd_pc/dffe_gen[23].dff/pc_plus_one[0]
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.838    22.353    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.577    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.120    22.076    CPU/fd_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.076    
                         arrival time                          22.112    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 22.351 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.565    21.761    CPU/xm_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/xm_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/mw_PC/dffe_gen[23].dff/q_reg_0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.836    22.351    CPU/mw_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.590    21.761    
                         clock uncertainty            0.180    21.941    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.059    22.000    CPU/mw_PC/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.000    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        11.186ns  (logic 2.943ns (26.311%)  route 8.243ns (73.689%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.523    35.860    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.984 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61/O
                         net (fo=1, routed)           0.844    36.828    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__61_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.150    36.978 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    36.978    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.047    42.459    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -36.978    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.652ns  (logic 2.793ns (26.220%)  route 7.859ns (73.780%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.418    35.093    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.124    35.217 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27/O
                         net (fo=2, routed)           0.487    35.704    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__27_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.124    35.828 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__454/O
                         net (fo=1, routed)           0.616    36.444    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_6
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X51Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)       -0.047    42.365    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.365    
                         arrival time                         -36.444    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.623ns  (logic 2.793ns (26.292%)  route 7.830ns (73.708%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.529    27.965    CPU/md_unit/B/dffe_gen[8].dff/q_i_2__50
    SLICE_X53Y87         LUT6 (Prop_lut6_I1_O)        0.332    28.297 f  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__39/O
                         net (fo=10, routed)          0.455    28.752    CPU/md_unit/B/dffe_gen[8].dff/q_reg_2
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    28.876 r  CPU/md_unit/B/dffe_gen[8].dff/q_i_4__94/O
                         net (fo=2, routed)           0.606    29.482    CPU/md_unit/B/dffe_gen[13].dff/q_reg_4
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.150    29.632 r  CPU/md_unit/B/dffe_gen[13].dff/q_i_3__73/O
                         net (fo=10, routed)          0.979    30.611    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__37_0
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.326    30.937 r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23/O
                         net (fo=1, routed)           0.409    31.346    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_8__23_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    31.470 f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_i_5__38/O
                         net (fo=2, routed)           0.513    31.983    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_99
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.107 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31/O
                         net (fo=1, routed)           0.282    32.389    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_6__31_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    32.513 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70/O
                         net (fo=3, routed)           0.587    33.100    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__70_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.120    33.220 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__63/O
                         net (fo=2, routed)           0.440    33.660    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_32
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.327    33.987 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28/O
                         net (fo=2, routed)           0.565    34.551    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__28_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.675 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29/O
                         net (fo=2, routed)           0.538    35.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__29_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.124    35.337 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62/O
                         net (fo=3, routed)           0.575    35.912    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__62_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    36.036 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__456/O
                         net (fo=1, routed)           0.379    36.415    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_3
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.067    42.347    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.347    
                         arrival time                         -36.415    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.463ns  (logic 3.430ns (32.784%)  route 7.033ns (67.216%))
  Logic Levels:           13  (LUT4=8 LUT6=5)
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.562 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           1.096    27.406    CPU/md_unit/B/dffe_gen[2].dff/data_operandB_latched[0]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.124    27.530 r  CPU/md_unit/B/dffe_gen[2].dff/q_i_2__57/O
                         net (fo=4, routed)           0.690    28.220    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_83
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.152    28.372 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84/O
                         net (fo=3, routed)           0.544    28.916    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__84_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I2_O)        0.332    29.248 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56/O
                         net (fo=2, routed)           0.438    29.686    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__56_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    29.810 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55/O
                         net (fo=2, routed)           0.403    30.213    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__55_n_0
    SLICE_X55Y87         LUT4 (Prop_lut4_I0_O)        0.118    30.331 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80/O
                         net (fo=2, routed)           0.460    30.791    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__80_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.326    31.117 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79/O
                         net (fo=3, routed)           0.618    31.735    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__79_n_0
    SLICE_X54Y85         LUT4 (Prop_lut4_I3_O)        0.116    31.851 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138/O
                         net (fo=2, routed)           0.469    32.320    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__138_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.328    32.648 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77/O
                         net (fo=2, routed)           0.544    33.192    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__77_n_0
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.118    33.310 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42/O
                         net (fo=2, routed)           0.440    33.750    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__42_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.321    34.071 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74/O
                         net (fo=2, routed)           0.467    34.538    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__74_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I3_O)        0.381    34.919 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41/O
                         net (fo=2, routed)           0.438    35.357    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__41_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.348    35.705 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71/O
                         net (fo=1, routed)           0.426    36.131    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__71_n_0
    SLICE_X52Y83         LUT4 (Prop_lut4_I3_O)        0.124    36.255 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__459/O
                         net (fo=1, routed)           0.000    36.255    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg_1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.497    42.562    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/clk_out1
    SLICE_X52Y83         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg/C
                         clock pessimism              0.020    42.582    
                         clock uncertainty           -0.180    42.403    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.029    42.432    CPU/md_unit/divide/AQ/d_flip_flop[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.432    
                         arrival time                         -36.255    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.471ns  (logic 3.281ns (31.334%)  route 7.190ns (68.666%))
  Logic Levels:           13  (LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.414    36.139    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X59Y88         LUT3 (Prop_lut3_I2_O)        0.124    36.263 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    36.263    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.029    42.441    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.441    
                         arrival time                         -36.263    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.342ns  (logic 3.360ns (32.489%)  route 6.982ns (67.511%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.421    35.802    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_8
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.332    36.134 r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_i_1__447/O
                         net (fo=1, routed)           0.000    36.134    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -36.134    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.332ns  (logic 3.281ns (31.756%)  route 7.051ns (68.244%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.324    34.805    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.326    35.131 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__53/O
                         net (fo=2, routed)           0.470    35.601    CPU/md_unit/B/dffe_gen[31].dff/q_reg_17
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.124    35.725 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__14/O
                         net (fo=2, routed)           0.275    36.000    CPU/md_unit/counter_up_64/tff3/ff/q_reg_3
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124    36.124 r  CPU/md_unit/counter_up_64/tff3/ff/q_i_1__443/O
                         net (fo=1, routed)           0.000    36.124    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X59Y88         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.031    42.443    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.443    
                         arrival time                         -36.124    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.203ns  (logic 3.360ns (32.931%)  route 6.843ns (67.069%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.579    35.060    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_3
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.321    35.381 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__224/O
                         net (fo=2, routed)           0.282    35.663    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_5
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.332    35.995 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__448/O
                         net (fo=1, routed)           0.000    35.995    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.031    42.437    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.437    
                         arrival time                         -35.995    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__450/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X57Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y86         FDCE (Setup_fdce_C_D)        0.029    42.435    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.435    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.464    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        10.178ns  (logic 3.157ns (31.017%)  route 7.021ns (68.983%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.565 - 40.000 ) 
    Source Clock Delay      (SCD):    5.792ns = ( 25.792 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.630    25.792    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X46Y90         FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518    26.310 r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=6, routed)           0.974    27.285    CPU/md_unit/B/dffe_gen[3].dff/q_reg_5[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I3_O)        0.152    27.437 f  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__96/O
                         net (fo=8, routed)           0.383    27.820    CPU/md_unit/B/dffe_gen[7].dff/q_i_4__40
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.332    28.152 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__95/O
                         net (fo=4, routed)           0.465    28.616    CPU/md_unit/B/dffe_gen[7].dff/q_reg_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.124    28.740 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__35/O
                         net (fo=3, routed)           0.609    29.349    CPU/md_unit/B/dffe_gen[31].dff/q_i_3__67
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.150    29.499 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_4__34/O
                         net (fo=5, routed)           0.462    29.962    CPU/md_unit/B/dffe_gen[31].dff/q_reg_12
    SLICE_X50Y89         LUT5 (Prop_lut5_I3_O)        0.348    30.310 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_2__36/O
                         net (fo=11, routed)          1.017    31.327    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_55
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.152    31.479 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100/O
                         net (fo=2, routed)           0.817    32.295    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__100_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.362    32.657 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21/O
                         net (fo=1, routed)           0.407    33.064    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_8__21_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.327    33.391 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19/O
                         net (fo=1, routed)           0.447    33.838    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_4__19_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.124    33.962 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54/O
                         net (fo=2, routed)           0.401    34.363    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_3__54_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I0_O)        0.118    34.481 f  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_2__24/O
                         net (fo=4, routed)           0.624    35.106    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_4
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.326    35.432 r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_i_2__23/O
                         net (fo=2, routed)           0.415    35.847    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_42
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124    35.971 r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_i_1__449/O
                         net (fo=1, routed)           0.000    35.971    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_2
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.500    42.565    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X57Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism              0.020    42.585    
                         clock uncertainty           -0.180    42.406    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.032    42.438    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.438    
                         arrival time                         -35.971    
  -------------------------------------------------------------------
                         slack                                  6.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.562     0.692    CPU/md_unit/divide/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X60Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.164     0.856 r  CPU/md_unit/divide/AQ/d_flip_flop[27].dff/q_reg/Q
                         net (fo=1, routed)           0.083     0.939    CPU/md_unit/A/dffe_gen[28].dff/AQ_out[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.045     0.984 r  CPU/md_unit/A/dffe_gen[28].dff/q_i_1__69/O
                         net (fo=1, routed)           0.000     0.984    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg_1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/clk_out1
    SLICE_X61Y85         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg/C
                         clock pessimism             -0.217     0.705    
                         clock uncertainty            0.180     0.884    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     0.976    CPU/md_unit/divide/AQ/d_flip_flop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/xm_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/xm_PC/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.143    22.044    CPU/mw_PC/dffe_gen[7].dff/q_reg_0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.348    CPU/mw_PC/dffe_gen[7].dff/clk0
    SLICE_X57Y96         FDCE                                         r  CPU/mw_PC/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.573    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.075    22.030    CPU/mw_PC/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.030    
                         arrival time                          22.044    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[6].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[6].dff/q_reg/Q
                         net (fo=1, routed)           0.154    22.054    CPU/dx_pc/dffe_gen[6].dff/q_reg_0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.348    CPU/dx_pc/dffe_gen[6].dff/clk0
    SLICE_X59Y103        FDCE                                         r  CPU/dx_pc/dffe_gen[6].dff/q_reg/C
                         clock pessimism             -0.574    21.774    
                         clock uncertainty            0.180    21.954    
    SLICE_X59Y103        FDCE (Hold_fdce_C_D)         0.070    22.024    CPU/dx_pc/dffe_gen[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.024    
                         arrival time                          22.054    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.589%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[12].dff/q_reg/Q
                         net (fo=1, routed)           0.115    22.002    CPU/dx_pc/dffe_gen[12].dff/q_reg_3
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[12].dff/clk0
    SLICE_X59Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.017    21.972    CPU/dx_pc/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.972    
                         arrival time                          22.002    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 22.352 - 20.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 21.762 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.566    21.762    CPU/pc_latch/dffe_gen[30].dff/clk0
    SLICE_X63Y96         FDCE                                         r  CPU/pc_latch/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141    21.903 r  CPU/pc_latch/dffe_gen[30].dff/q_reg/Q
                         net (fo=3, routed)           0.162    22.065    CPU/pc_latch/dffe_gen[30].dff/q_reg_0
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.045    22.110 r  CPU/pc_latch/dffe_gen[30].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    22.110    CPU/fd_pc/dffe_gen[30].dff/pc_plus_one[0]
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.837    22.352    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X62Y96         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.577    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.121    22.076    CPU/fd_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.076    
                         arrival time                          22.110    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[15].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[15].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.848%)  route 0.119ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y102        FDCE                                         r  CPU/fd_pc/dffe_gen[15].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.128    21.887 r  CPU/fd_pc/dffe_gen[15].dff/q_reg/Q
                         net (fo=1, routed)           0.119    22.006    CPU/dx_pc/dffe_gen[15].dff/q_reg_1
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.833    22.349    CPU/dx_pc/dffe_gen[15].dff/clk0
    SLICE_X61Y100        FDCE                                         r  CPU/dx_pc/dffe_gen[15].dff/q_reg/C
                         clock pessimism             -0.574    21.775    
                         clock uncertainty            0.180    21.955    
    SLICE_X61Y100        FDCE (Hold_fdce_C_D)         0.016    21.971    CPU/dx_pc/dffe_gen[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.971    
                         arrival time                          22.006    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[17].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[17].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 22.354 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/fd_pc/dffe_gen[17].dff/clk0
    SLICE_X64Y97         FDCE                                         r  CPU/fd_pc/dffe_gen[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.128    21.891 r  CPU/fd_pc/dffe_gen[17].dff/q_reg/Q
                         net (fo=1, routed)           0.117    22.008    CPU/dx_pc/dffe_gen[17].dff/q_reg_1
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.839    22.354    CPU/dx_pc/dffe_gen[17].dff/clk0
    SLICE_X65Y97         FDCE                                         r  CPU/dx_pc/dffe_gen[17].dff/q_reg/C
                         clock pessimism             -0.578    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.016    21.972    CPU/dx_pc/dffe_gen[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.972    
                         arrival time                          22.008    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 22.347 - 20.000 ) 
    Source Clock Delay      (SCD):    1.759ns = ( 21.759 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.563    21.759    CPU/fd_pc/dffe_gen[4].dff/clk0
    SLICE_X59Y101        FDCE                                         r  CPU/fd_pc/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.141    21.900 r  CPU/fd_pc/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.170    22.070    CPU/dx_pc/dffe_gen[4].dff/q_reg_1
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.347    CPU/dx_pc/dffe_gen[4].dff/clk0
    SLICE_X56Y101        FDCE                                         r  CPU/dx_pc/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.553    21.794    
                         clock uncertainty            0.180    21.974    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.060    22.034    CPU/dx_pc/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.034    
                         arrival time                          22.070    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/fd_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 21.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.567    21.763    CPU/pc_latch/dffe_gen[23].dff/clk0
    SLICE_X63Y98         FDCE                                         r  CPU/pc_latch/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141    21.904 r  CPU/pc_latch/dffe_gen[23].dff/q_reg/Q
                         net (fo=4, routed)           0.163    22.067    CPU/pc_latch/dffe_gen[23].dff/q_reg_0
    SLICE_X62Y98         LUT3 (Prop_lut3_I0_O)        0.045    22.112 r  CPU/pc_latch/dffe_gen[23].dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    22.112    CPU/fd_pc/dffe_gen[23].dff/pc_plus_one[0]
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.838    22.353    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X62Y98         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.577    21.776    
                         clock uncertainty            0.180    21.956    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.120    22.076    CPU/fd_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.076    
                         arrival time                          22.112    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 22.351 - 20.000 ) 
    Source Clock Delay      (SCD):    1.761ns = ( 21.761 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.565    21.761    CPU/xm_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/xm_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164    21.925 r  CPU/xm_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.112    22.037    CPU/mw_PC/dffe_gen[23].dff/q_reg_0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.836    22.351    CPU/mw_PC/dffe_gen[23].dff/clk0
    SLICE_X60Y97         FDCE                                         r  CPU/mw_PC/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.590    21.761    
                         clock uncertainty            0.180    21.941    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.059    22.000    CPU/mw_PC/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.000    
                         arrival time                          22.037    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.115ns  (logic 0.916ns (12.874%)  route 6.199ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.153    32.896    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X49Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.807    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.807    
                         arrival time                         -32.896    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             9.037ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.190ns  (logic 0.890ns (12.378%)  route 6.300ns (87.622%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.256    32.971    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X68Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X68Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.971    
  -------------------------------------------------------------------
                         slack                                  9.037    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.186ns  (logic 0.890ns (12.386%)  route 6.296ns (87.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.252    32.967    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X69Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X69Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X69Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.967    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.168ns  (logic 0.890ns (12.416%)  route 6.278ns (87.583%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.234    32.949    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X70Y87         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X70Y87         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X70Y87         FDCE (Recov_fdce_C_CLR)     -0.319    42.095    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.095    
                         arrival time                         -32.949    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg_2
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_4
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.029ns  (logic 0.890ns (12.661%)  route 6.139ns (87.339%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.095    32.810    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg_41
    SLICE_X70Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    42.094    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.094    
                         arrival time                         -32.810    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.892ns  (logic 0.890ns (12.913%)  route 6.002ns (87.087%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          1.958    32.673    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_2
    SLICE_X68Y85         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X68Y85         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y85         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  9.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff2/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff2/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff2/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff2/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.854ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff5/ff/p_19_in
    SLICE_X47Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff5/ff/clk_out1
    SLICE_X47Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff5/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.049    CPU/md_unit/counter_up_64/tff5/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.854    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.932ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.847%)  route 1.067ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.222    23.010    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X58Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.835     0.925    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X58Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.180     1.144    
    SLICE_X58Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                          23.010    
  -------------------------------------------------------------------
                         slack                                 21.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.115ns  (logic 0.916ns (12.874%)  route 6.199ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.153    32.896    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X49Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.807    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.807    
                         arrival time                         -32.896    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             9.037ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.190ns  (logic 0.890ns (12.378%)  route 6.300ns (87.622%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.256    32.971    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X68Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X68Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.971    
  -------------------------------------------------------------------
                         slack                                  9.037    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.186ns  (logic 0.890ns (12.386%)  route 6.296ns (87.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.252    32.967    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X69Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X69Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X69Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.967    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.168ns  (logic 0.890ns (12.416%)  route 6.278ns (87.583%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.234    32.949    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X70Y87         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X70Y87         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X70Y87         FDCE (Recov_fdce_C_CLR)     -0.319    42.095    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.095    
                         arrival time                         -32.949    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg_2
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_4
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.029ns  (logic 0.890ns (12.661%)  route 6.139ns (87.339%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.095    32.810    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg_41
    SLICE_X70Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    42.094    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.094    
                         arrival time                         -32.810    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.892ns  (logic 0.890ns (12.913%)  route 6.002ns (87.087%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          1.958    32.673    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_2
    SLICE_X68Y85         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X68Y85         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y85         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  9.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff2/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff2/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff2/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff2/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.854ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff5/ff/p_19_in
    SLICE_X47Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff5/ff/clk_out1
    SLICE_X47Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff5/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.049    CPU/md_unit/counter_up_64/tff5/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.854    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.932ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.847%)  route 1.067ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.222    23.010    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X58Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.835     0.925    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X58Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.180     1.144    
    SLICE_X58Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                          23.010    
  -------------------------------------------------------------------
                         slack                                 21.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.829ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.115ns  (logic 0.916ns (12.874%)  route 6.199ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.153    32.896    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X49Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.807    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.807    
                         arrival time                         -32.896    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             9.037ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.190ns  (logic 0.890ns (12.378%)  route 6.300ns (87.622%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.256    32.971    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X68Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X68Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.971    
  -------------------------------------------------------------------
                         slack                                  9.037    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.186ns  (logic 0.890ns (12.386%)  route 6.296ns (87.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.252    32.967    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X69Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X69Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X69Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.967    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.168ns  (logic 0.890ns (12.416%)  route 6.278ns (87.583%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.234    32.949    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X70Y87         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X70Y87         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X70Y87         FDCE (Recov_fdce_C_CLR)     -0.319    42.095    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.095    
                         arrival time                         -32.949    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg_2
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_4
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.010    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.010    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.180    42.412    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.805    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.029ns  (logic 0.890ns (12.661%)  route 6.139ns (87.339%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.095    32.810    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg_41
    SLICE_X70Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    42.094    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.094    
                         arrival time                         -32.810    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        6.892ns  (logic 0.890ns (12.913%)  route 6.002ns (87.087%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          1.958    32.673    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_2
    SLICE_X68Y85         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X68Y85         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X68Y85         FDCE (Recov_fdce_C_CLR)     -0.405    42.008    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.008    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  9.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff2/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff2/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff2/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff2/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.829ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.829    

Slack (MET) :             21.854ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff5/ff/p_19_in
    SLICE_X47Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff5/ff/clk_out1
    SLICE_X47Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff5/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.049    CPU/md_unit/counter_up_64/tff5/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.854    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.894ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.180     1.141    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.074    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.894    

Slack (MET) :             21.932ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.847%)  route 1.067ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.222    23.010    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X58Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.835     0.925    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X58Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.180     1.144    
    SLICE_X58Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                          23.010    
  -------------------------------------------------------------------
                         slack                                 21.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.115ns  (logic 0.916ns (12.874%)  route 6.199ns (87.126%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.153    32.896    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg_4
    SLICE_X49Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/clk_out1
    SLICE_X49Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.825    CPU/md_unit/divide/AQ/d_flip_flop[51].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.825    
                         arrival time                         -32.896    
  -------------------------------------------------------------------
                         slack                                  8.929    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.190ns  (logic 0.890ns (12.378%)  route 6.300ns (87.622%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.256    32.971    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X68Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X68Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X68Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.026    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.026    
                         arrival time                         -32.971    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.186ns  (logic 0.890ns (12.386%)  route 6.296ns (87.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.252    32.967    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg_2
    SLICE_X69Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X69Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X69Y86         FDCE (Recov_fdce_C_CLR)     -0.405    42.026    CPU/md_unit/multiply/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.026    
                         arrival time                         -32.967    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.164ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.168ns  (logic 0.890ns (12.416%)  route 6.278ns (87.583%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.234    32.949    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg_2
    SLICE_X70Y87         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.508    42.573    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/clk_out1
    SLICE_X70Y87         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X70Y87         FDCE (Recov_fdce_C_CLR)     -0.319    42.113    CPU/md_unit/multiply/AQ/d_flip_flop[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.113    
                         arrival time                         -32.949    
  -------------------------------------------------------------------
                         slack                                  9.164    

Slack (MET) :             9.253ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg_2
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.161    42.433    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.028    CPU/md_unit/multiply/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.253    

Slack (MET) :             9.253ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.994ns  (logic 0.890ns (12.725%)  route 6.104ns (87.275%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.060    32.775    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_4
    SLICE_X67Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.509    42.574    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X67Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.161    42.433    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405    42.028    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.028    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                  9.253    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.823    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.823    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.264ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.778ns  (logic 0.916ns (13.514%)  route 5.862ns (86.486%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.571 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.698    30.593    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.150    30.743 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          1.816    32.559    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X51Y86         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.506    42.571    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X51Y86         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.020    42.591    
                         clock uncertainty           -0.161    42.430    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.607    41.823    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.823    
                         arrival time                         -32.559    
  -------------------------------------------------------------------
                         slack                                  9.264    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.029ns  (logic 0.890ns (12.661%)  route 6.139ns (87.339%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.095    32.810    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg_41
    SLICE_X70Y86         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X70Y86         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X70Y86         FDCE (Recov_fdce_C_CLR)     -0.319    42.112    CPU/md_unit/multiply/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.112    
                         arrival time                         -32.810    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[31].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        6.892ns  (logic 0.890ns (12.913%)  route 6.002ns (87.087%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.300    23.385    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.509 r  q_reg_i_6/O
                         net (fo=1, routed)           0.557    24.066    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.162 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.619    25.781    CPU/dx_insn/dffe_gen[31].dff/clk0
    SLICE_X50Y100        FDCE                                         r  CPU/dx_insn/dffe_gen[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.518    26.299 r  CPU/dx_insn/dffe_gen[31].dff/q_reg/Q
                         net (fo=24, routed)          1.695    27.994    CPU/dx_insn/dffe_gen[30].dff/q_reg_3[3]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.124    28.118 f  CPU/dx_insn/dffe_gen[30].dff/q_i_4__102/O
                         net (fo=1, routed)           0.652    28.770    CPU/dx_insn/dffe_gen[4].dff/q_reg_8
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.124    28.894 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.696    30.591    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    30.715 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          1.958    32.673    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg_2
    SLICE_X68Y85         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.507    42.572    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X68Y85         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X68Y85         FDCE (Recov_fdce_C_CLR)     -0.405    42.026    CPU/md_unit/multiply/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.026    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  9.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.848ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff0/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff0/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff0/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff0/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/counter_up_64/tff0/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.848ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff1/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff1/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff1/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff1/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/counter_up_64/tff1/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.848ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff2/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff2/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff2/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff2/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/counter_up_64/tff2/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.848ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff3/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff3/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff3/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff3/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/counter_up_64/tff3/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.848ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff4/ff/p_19_in
    SLICE_X46Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff4/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff4/ff/clk_out1
    SLICE_X46Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff4/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/counter_up_64/tff4/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.848    

Slack (MET) :             21.873ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[6].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.264%)  route 0.958ns (83.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.760ns = ( 21.760 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.564    21.760    CPU/dx_insn/dffe_gen[6].dff/clk0
    SLICE_X51Y98         FDCE                                         r  CPU/dx_insn/dffe_gen[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141    21.901 r  CPU/dx_insn/dffe_gen[6].dff/q_reg/Q
                         net (fo=11, routed)          0.190    22.090    CPU/dx_insn/dffe_gen[4].dff/q_reg_5
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045    22.135 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          0.768    22.904    CPU/md_unit/counter_up_64/tff5/ff/p_19_in
    SLICE_X47Y85         FDCE                                         f  CPU/md_unit/counter_up_64/tff5/ff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/counter_up_64/tff5/ff/clk_out1
    SLICE_X47Y85         FDCE                                         r  CPU/md_unit/counter_up_64/tff5/ff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.031    CPU/md_unit/counter_up_64/tff5/ff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                          22.904    
  -------------------------------------------------------------------
                         slack                                 21.873    

Slack (MET) :             21.912ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg_2
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.912    

Slack (MET) :             21.912ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.912    

Slack (MET) :             21.912ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.211ns  (logic 0.186ns (15.358%)  route 1.025ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.180    22.968    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg_1
    SLICE_X54Y89         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.832     0.922    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/clk_out1
    SLICE_X54Y89         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg/C
                         clock pessimism              0.040     0.962    
                         clock uncertainty            0.161     1.123    
    SLICE_X54Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.056    CPU/md_unit/multiply/AQ/d_flip_flop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                          22.968    
  -------------------------------------------------------------------
                         slack                                 21.912    

Slack (MET) :             21.951ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.847%)  route 1.067ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.790    20.921    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.966 r  q_reg_i_6/O
                         net (fo=1, routed)           0.205    21.170    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.196 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.757    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X52Y102        FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141    21.898 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.845    22.743    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.045    22.788 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.222    23.010    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X58Y88         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.835     0.925    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X58Y88         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.965    
                         clock uncertainty            0.161     1.126    
    SLICE_X58Y88         FDCE (Remov_fdce_C_CLR)     -0.067     1.059    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                          23.010    
  -------------------------------------------------------------------
                         slack                                 21.951    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.102ns  (logic 5.803ns (30.380%)  route 13.299ns (69.620%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.965    14.214    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.338 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.927    18.265    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.800 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.800    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.076ns  (logic 5.814ns (30.480%)  route 13.262ns (69.520%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.089    14.339    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.463 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.765    18.228    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    21.775 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.775    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.962ns  (logic 5.820ns (30.691%)  route 13.142ns (69.309%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.970    14.219    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.343 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.765    18.108    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    21.660 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.660    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.952ns  (logic 5.814ns (30.679%)  route 13.138ns (69.321%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.095    14.344    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.468 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.636    18.104    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.651 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.651    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.941ns  (logic 6.046ns (31.921%)  route 12.895ns (68.079%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 f  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.355    12.277 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           2.113    14.390    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I3_O)        0.326    14.716 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.376    18.091    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.640 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.640    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.739ns  (logic 5.791ns (30.906%)  route 12.947ns (69.094%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.968    14.218    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.342 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.572    17.914    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.437 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.437    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.530ns  (logic 5.820ns (31.406%)  route 12.710ns (68.594%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.777    14.027    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.151 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.526    17.676    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.228 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.228    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.526ns  (logic 6.052ns (32.667%)  route 12.474ns (67.333%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 f  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.355    12.277 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.701    13.978    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I3_O)        0.326    14.304 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.366    17.670    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.224 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.224    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.459ns  (logic 5.819ns (31.525%)  route 12.640ns (68.475%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.658    13.907    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.575    17.606    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    21.158 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.158    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.456ns  (logic 5.815ns (31.507%)  route 12.641ns (68.493%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.575    13.824    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.948 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.660    17.607    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.154 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.154    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.393ns (72.807%)  route 0.520ns (27.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X13Y86         FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     0.842 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.520     1.362    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.615 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.615    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.392ns (70.580%)  route 0.580ns (29.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X13Y86         FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     0.842 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.580     1.422    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.673 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.673    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.420ns (63.673%)  route 0.810ns (36.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.810     1.675    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.930 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.930    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.417ns (63.227%)  route 0.824ns (36.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.575     0.705    clock25mhz
    SLICE_X12Y95         FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     0.869 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.824     1.693    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.946 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.946    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.412ns (61.631%)  route 0.879ns (38.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.879     1.744    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.992 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.992    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.420ns (61.402%)  route 0.893ns (38.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.893     1.757    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.013 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.013    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.362ns (58.055%)  route 0.984ns (41.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.568     0.698    clock25mhz
    SLICE_X45Y95         FDRE                                         r  winLoss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.839 r  winLoss_reg[0]/Q
                         net (fo=5, routed)           0.984     1.823    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.044 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.044    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.377ns (58.552%)  route 0.975ns (41.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.570     0.700    clock25mhz
    SLICE_X35Y94         FDRE                                         r  winLoss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     0.841 r  winLoss_reg[1]/Q
                         net (fo=5, routed)           0.975     1.816    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.052 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.052    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.416ns (59.843%)  route 0.951ns (40.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.951     1.815    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.068 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.068    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.373ns (54.086%)  route 1.166ns (45.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X53Y86         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[11]/Q
                         net (fo=1, routed)           1.166     1.996    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.229 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.229    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.102ns  (logic 5.803ns (30.380%)  route 13.299ns (69.620%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.965    14.214    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.338 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.927    18.265    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.800 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.800    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.076ns  (logic 5.814ns (30.480%)  route 13.262ns (69.520%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.089    14.339    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.463 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.765    18.228    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    21.775 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.775    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.962ns  (logic 5.820ns (30.691%)  route 13.142ns (69.309%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.970    14.219    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.343 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.765    18.108    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    21.660 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.660    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.952ns  (logic 5.814ns (30.679%)  route 13.138ns (69.321%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.095    14.344    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y96         LUT5 (Prop_lut5_I0_O)        0.124    14.468 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.636    18.104    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.651 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.651    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.941ns  (logic 6.046ns (31.921%)  route 12.895ns (68.079%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 f  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.355    12.277 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           2.113    14.390    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I3_O)        0.326    14.716 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.376    18.091    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.640 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.640    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.739ns  (logic 5.791ns (30.906%)  route 12.947ns (69.094%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.968    14.218    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.342 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.572    17.914    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.437 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.437    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.530ns  (logic 5.820ns (31.406%)  route 12.710ns (68.594%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.777    14.027    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.151 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.526    17.676    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.228 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.228    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.526ns  (logic 6.052ns (32.667%)  route 12.474ns (67.333%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 f  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.355    12.277 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           1.701    13.978    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I3_O)        0.326    14.304 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.366    17.670    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.224 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.224    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.459ns  (logic 5.819ns (31.525%)  route 12.640ns (68.475%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.658    13.907    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.575    17.606    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    21.158 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.158    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.456ns  (logic 5.815ns (31.507%)  route 12.641ns (68.493%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.613     2.698    VGA_display/clk
    SLICE_X54Y80         FDRE                                         r  VGA_display/cardNumber_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.478     3.176 r  VGA_display/cardNumber_reg[1]/Q
                         net (fo=12, routed)          1.457     4.633    VGA_display/addr2[1]
    SLICE_X49Y82         LUT5 (Prop_lut5_I3_O)        0.301     4.934 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.484     6.418    VGA_display/Display/p_0_in[0]
    SLICE_X51Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.542 r  VGA_display/Display/isCardRegion2_carry__0_i_1/O
                         net (fo=1, routed)           0.539     7.081    VGA_display/Display_n_79
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     7.474 r  VGA_display/isCardRegion2_carry__0/CO[0]
                         net (fo=1, routed)           0.978     8.452    VGA_display/Display/CO[0]
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.367     8.819 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.573    10.392    VGA_display/Display/isCardRegion__2
    SLICE_X55Y93         LUT4 (Prop_lut4_I1_O)        0.154    10.546 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           1.376    11.922    VGA_display/Display/writeType[2]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.327    12.249 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.575    13.824    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X72Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.948 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.660    17.607    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    21.154 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.154    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.393ns (72.807%)  route 0.520ns (27.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X13Y86         FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     0.842 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.520     1.362    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.615 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.615    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.392ns (70.580%)  route 0.580ns (29.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X13Y86         FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     0.842 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.580     1.422    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.673 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.673    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.420ns (63.673%)  route 0.810ns (36.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.810     1.675    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.930 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.930    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.417ns (63.227%)  route 0.824ns (36.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.575     0.705    clock25mhz
    SLICE_X12Y95         FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     0.869 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.824     1.693    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.946 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.946    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.412ns (61.631%)  route 0.879ns (38.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.879     1.744    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.992 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.992    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.420ns (61.402%)  route 0.893ns (38.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.893     1.757    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.013 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.013    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.362ns (58.055%)  route 0.984ns (41.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.568     0.698    clock25mhz
    SLICE_X45Y95         FDRE                                         r  winLoss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.839 r  winLoss_reg[0]/Q
                         net (fo=5, routed)           0.984     1.823    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.044 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.044    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winLoss_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.377ns (58.552%)  route 0.975ns (41.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.570     0.700    clock25mhz
    SLICE_X35Y94         FDRE                                         r  winLoss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     0.841 r  winLoss_reg[1]/Q
                         net (fo=5, routed)           0.975     1.816    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.052 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.052    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.416ns (59.843%)  route 0.951ns (40.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.571     0.701    clock25mhz
    SLICE_X12Y86         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     0.865 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.951     1.815    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.068 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.068    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.373ns (54.086%)  route 1.166ns (45.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.560     0.690    clock25mhz
    SLICE_X53Y86         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[11]/Q
                         net (fo=1, routed)           1.166     1.996    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.229 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.229    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1555 Endpoints
Min Delay          1555 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[14].bit[21].dff/AR[0]
    SLICE_X38Y105        FDCE                                         f  RegisterFile/register[14].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[14].bit[21].dff/clk
    SLICE_X38Y105        FDCE                                         r  RegisterFile/register[14].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[14].bit[31].dff/AR[0]
    SLICE_X38Y105        FDCE                                         f  RegisterFile/register[14].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[14].bit[31].dff/clk
    SLICE_X38Y105        FDCE                                         r  RegisterFile/register[14].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[14].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[14].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[16].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[16].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[16].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[16].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[21].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[21].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.951ns  (logic 1.601ns (17.881%)  route 7.350ns (82.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.350     8.827    CPU/dx_insn/dffe_gen[21].dff/reset_IBUF
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.951 r  CPU/dx_insn/dffe_gen[21].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000     8.951    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X61Y101        FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.047    23.112    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.212 r  q_reg_i_6/O
                         net (fo=1, routed)           0.501    23.712    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.803 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.497    25.300    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X61Y101        FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[18].bit[14].dff/AR[0]
    SLICE_X42Y104        FDCE                                         f  RegisterFile/register[18].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[18].bit[14].dff/clk
    SLICE_X42Y104        FDCE                                         r  RegisterFile/register[18].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[18].bit[21].dff/AR[0]
    SLICE_X42Y104        FDCE                                         f  RegisterFile/register[18].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[18].bit[21].dff/clk
    SLICE_X42Y104        FDCE                                         r  RegisterFile/register[18].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[30].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[30].bit[14].dff/AR[0]
    SLICE_X43Y104        FDCE                                         f  RegisterFile/register[30].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[30].bit[14].dff/clk
    SLICE_X43Y104        FDCE                                         r  RegisterFile/register[30].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[30].bit[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[30].bit[5].dff/AR[0]
    SLICE_X43Y104        FDCE                                         f  RegisterFile/register[30].bit[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[30].bit[5].dff/clk
    SLICE_X43Y104        FDCE                                         r  RegisterFile/register[30].bit[5].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[11].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.244ns (19.114%)  route 1.035ns (80.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.035     1.279    RegisterFile/register[11].bit[4].dff/AR[0]
    SLICE_X29Y95         FDCE                                         f  RegisterFile/register[11].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[11].bit[4].dff/clk
    SLICE_X29Y95         FDCE                                         r  RegisterFile/register[11].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[8].bit[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.244ns (19.049%)  route 1.039ns (80.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.039     1.283    RegisterFile/register[8].bit[15].dff/AR[0]
    SLICE_X28Y95         FDCE                                         f  RegisterFile/register[8].bit[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[8].bit[15].dff/clk
    SLICE_X28Y95         FDCE                                         r  RegisterFile/register[8].bit[15].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[8].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.244ns (19.049%)  route 1.039ns (80.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.039     1.283    RegisterFile/register[8].bit[4].dff/AR[0]
    SLICE_X28Y95         FDCE                                         f  RegisterFile/register[8].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[8].bit[4].dff/clk
    SLICE_X28Y95         FDCE                                         r  RegisterFile/register[8].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[2].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[2].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[4].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[4].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[7].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[7].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[7].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[7].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[23].bit[4].dff/AR[0]
    SLICE_X31Y93         FDCE                                         f  RegisterFile/register[23].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[23].bit[4].dff/clk
    SLICE_X31Y93         FDCE                                         r  RegisterFile/register[23].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU/mw_output/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.299ns (22.814%)  route 1.010ns (77.186%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           1.010     1.264    CPU/xm_output/dffe_gen[28].dff/BTNU_IBUF
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  CPU/xm_output/dffe_gen[28].dff/q_i_1__376/O
                         net (fo=1, routed)           0.000     1.309    CPU/mw_output/dffe_gen[0].dff/mem_data_out[0]
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.834    22.349    CPU/mw_output/dffe_gen[0].dff/clk0
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[0].dff/q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU/mw_output/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.299ns (22.780%)  route 1.012ns (77.220%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=3, routed)           1.012     1.266    CPU/xm_output/dffe_gen[28].dff/BTNU_IBUF
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.311 r  CPU/xm_output/dffe_gen[28].dff/q_i_1__375/O
                         net (fo=1, routed)           0.000     1.311    CPU/mw_output/dffe_gen[1].dff/mem_data_out[0]
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.834    22.349    CPU/mw_output/dffe_gen[1].dff/clk0
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[1].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.244ns (18.369%)  route 1.086ns (81.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.086     1.331    RegisterFile/register[20].bit[4].dff/AR[0]
    SLICE_X31Y92         FDCE                                         f  RegisterFile/register[20].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.841     0.931    RegisterFile/register[20].bit[4].dff/clk
    SLICE_X31Y92         FDCE                                         r  RegisterFile/register[20].bit[4].dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1555 Endpoints
Min Delay          1555 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[14].bit[21].dff/AR[0]
    SLICE_X38Y105        FDCE                                         f  RegisterFile/register[14].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[14].bit[21].dff/clk
    SLICE_X38Y105        FDCE                                         r  RegisterFile/register[14].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[14].bit[31].dff/AR[0]
    SLICE_X38Y105        FDCE                                         f  RegisterFile/register[14].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[14].bit[31].dff/clk
    SLICE_X38Y105        FDCE                                         r  RegisterFile/register[14].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[14].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[14].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[16].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[16].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[16].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[16].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.477ns (16.305%)  route 7.579ns (83.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.579     9.056    RegisterFile/register[20].bit[21].dff/AR[0]
    SLICE_X39Y105        FDCE                                         f  RegisterFile/register[20].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.502     2.566    RegisterFile/register[20].bit[21].dff/clk
    SLICE_X39Y105        FDCE                                         r  RegisterFile/register[20].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/pc_latch/dffe_gen[8].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.951ns  (logic 1.601ns (17.881%)  route 7.350ns (82.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.350     8.827    CPU/dx_insn/dffe_gen[21].dff/reset_IBUF
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.951 r  CPU/dx_insn/dffe_gen[21].dff/q_i_1__188/O
                         net (fo=1, routed)           0.000     8.951    CPU/pc_latch/dffe_gen[8].dff/q_reg_5
    SLICE_X61Y101        FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    19.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    20.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.064 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        2.047    23.112    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.212 r  q_reg_i_6/O
                         net (fo=1, routed)           0.501    23.712    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.803 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.497    25.300    CPU/pc_latch/dffe_gen[8].dff/clk0
    SLICE_X61Y101        FDCE                                         r  CPU/pc_latch/dffe_gen[8].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[18].bit[14].dff/AR[0]
    SLICE_X42Y104        FDCE                                         f  RegisterFile/register[18].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[18].bit[14].dff/clk
    SLICE_X42Y104        FDCE                                         r  RegisterFile/register[18].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[21].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[18].bit[21].dff/AR[0]
    SLICE_X42Y104        FDCE                                         f  RegisterFile/register[18].bit[21].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[18].bit[21].dff/clk
    SLICE_X42Y104        FDCE                                         r  RegisterFile/register[18].bit[21].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[30].bit[14].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[30].bit[14].dff/AR[0]
    SLICE_X43Y104        FDCE                                         f  RegisterFile/register[30].bit[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[30].bit[14].dff/clk
    SLICE_X43Y104        FDCE                                         r  RegisterFile/register[30].bit[14].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[30].bit[5].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.924ns  (logic 1.477ns (16.545%)  route 7.448ns (83.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.448     8.924    RegisterFile/register[30].bit[5].dff/AR[0]
    SLICE_X43Y104        FDCE                                         f  RegisterFile/register[30].bit[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.499     2.563    RegisterFile/register[30].bit[5].dff/clk
    SLICE_X43Y104        FDCE                                         r  RegisterFile/register[30].bit[5].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[11].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.244ns (19.114%)  route 1.035ns (80.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.035     1.279    RegisterFile/register[11].bit[4].dff/AR[0]
    SLICE_X29Y95         FDCE                                         f  RegisterFile/register[11].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[11].bit[4].dff/clk
    SLICE_X29Y95         FDCE                                         r  RegisterFile/register[11].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[8].bit[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.244ns (19.049%)  route 1.039ns (80.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.039     1.283    RegisterFile/register[8].bit[15].dff/AR[0]
    SLICE_X28Y95         FDCE                                         f  RegisterFile/register[8].bit[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[8].bit[15].dff/clk
    SLICE_X28Y95         FDCE                                         r  RegisterFile/register[8].bit[15].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[8].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.244ns (19.049%)  route 1.039ns (80.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.039     1.283    RegisterFile/register[8].bit[4].dff/AR[0]
    SLICE_X28Y95         FDCE                                         f  RegisterFile/register[8].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[8].bit[4].dff/clk
    SLICE_X28Y95         FDCE                                         r  RegisterFile/register[8].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[2].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[2].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[4].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[4].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[18].bit[7].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[18].bit[7].dff/AR[0]
    SLICE_X30Y93         FDCE                                         f  RegisterFile/register[18].bit[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[18].bit[7].dff/clk
    SLICE_X30Y93         FDCE                                         r  RegisterFile/register[18].bit[7].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.706%)  route 1.062ns (81.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.062     1.307    RegisterFile/register[23].bit[4].dff/AR[0]
    SLICE_X31Y93         FDCE                                         f  RegisterFile/register[23].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.842     0.932    RegisterFile/register[23].bit[4].dff/clk
    SLICE_X31Y93         FDCE                                         r  RegisterFile/register[23].bit[4].dff/q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU/mw_output/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.299ns (22.814%)  route 1.010ns (77.186%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           1.010     1.264    CPU/xm_output/dffe_gen[28].dff/BTNU_IBUF
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  CPU/xm_output/dffe_gen[28].dff/q_i_1__376/O
                         net (fo=1, routed)           0.000     1.309    CPU/mw_output/dffe_gen[0].dff/mem_data_out[0]
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.834    22.349    CPU/mw_output/dffe_gen[0].dff/clk0
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[0].dff/q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            CPU/mw_output/dffe_gen[1].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.299ns (22.780%)  route 1.012ns (77.220%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 22.349 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=3, routed)           1.012     1.266    CPU/xm_output/dffe_gen[28].dff/BTNU_IBUF
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.311 r  CPU/xm_output/dffe_gen[28].dff/q_i_1__375/O
                         net (fo=1, routed)           0.000     1.311    CPU/mw_output/dffe_gen[1].dff/mem_data_out[0]
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        1.111    21.201    clock25mhz
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.257 r  q_reg_i_6/O
                         net (fo=1, routed)           0.229    21.486    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.515 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.834    22.349    CPU/mw_output/dffe_gen[1].dff/clk0
    SLICE_X47Y91         FDCE                                         r  CPU/mw_output/dffe_gen[1].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[20].bit[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.244ns (18.369%)  route 1.086ns (81.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        1.086     1.331    RegisterFile/register[20].bit[4].dff/AR[0]
    SLICE_X31Y92         FDCE                                         f  RegisterFile/register[20].bit[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1259, routed)        0.841     0.931    RegisterFile/register[20].bit[4].dff/clk
    SLICE_X31Y92         FDCE                                         r  RegisterFile/register[20].bit[4].dff/q_reg/C





