{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685634014259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685634014268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 01 23:40:14 2023 " "Processing started: Thu Jun 01 23:40:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685634014268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634014268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music -c music " "Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634014268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685634014643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685634014643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/mux2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/mux2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_2 " "Found entity 1: mux2_2" {  } { { "core/piano/mux2_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/mux2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/tone.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 tone " "Found entity 1: tone" {  } { { "core/piano/tone.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "core/piano/PWM.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/electric_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/electric_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electric_Piano " "Found entity 1: Electric_Piano" {  } { { "core/piano/Electric_Piano.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/beeper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/beeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beeper " "Found entity 1: Beeper" {  } { { "core/piano/Beeper.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/piano/array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file core/piano/array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decl7s.v 1 1 " "Found 1 design units, including 1 entities, in source file core/decl7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECL7S " "Found entity 1: DECL7S" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram78_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram78_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM78_2 " "Found entity 1: RAM78_2" {  } { { "RAM78_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram78.v 1 1 " "Found 1 design units, including 1 entities, in source file ram78.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM78 " "Found entity 1: RAM78" {  } { { "RAM78.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPKER.v(7) " "Verilog HDL information at SPKER.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685634022270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/spker.v 1 1 " "Found 1 design units, including 1 entities, in source file core/spker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPKER " "Found entity 1: SPKER" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/f_code.v 1 1 " "Found 1 design units, including 1 entities, in source file core/f_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_CODE " "Found entity 1: F_CODE" {  } { { "core/F_CODE.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/F_CODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cnt138t.v 1 1 " "Found 1 design units, including 1 entities, in source file core/cnt138t.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT138T " "Found entity 1: CNT138T" {  } { { "core/CNT138T.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pll20.v 1 1 " "Found 1 design units, including 1 entities, in source file core/pll20.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.bdf 1 1 " "Found 1 design units, including 1 entities, in source file music.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file core/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "core/mux2_1.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decl7s_2.v 1 1 " "Found 1 design units, including 1 entities, in source file core/decl7s_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECL7S_2 " "Found entity 1: DECL7S_2" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DOUT FDIV.v(14) " "Verilog HDL Implicit Net warning at FDIV.v(14): created implicit net for \"DOUT\"" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685634022325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_2 mux2_2:inst15 " "Elaborating entity \"mux2_2\" for hierarchy \"mux2_2:inst15\"" {  } { { "music.bdf" "inst15" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 104 1432 1544 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Electric_Piano Electric_Piano:inst1 " "Elaborating entity \"Electric_Piano\" for hierarchy \"Electric_Piano:inst1\"" {  } { { "music.bdf" "inst1" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 88 1064 1232 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Electric_Piano:inst1\|Array_KeyBoard:u1 " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Electric_Piano:inst1\|Array_KeyBoard:u1\"" {  } { { "core/piano/Electric_Piano.v" "u1" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Electric_Piano:inst1\|Beeper:u2 " "Elaborating entity \"Beeper\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\"" {  } { { "core/piano/Electric_Piano.v" "u2" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Electric_Piano.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone Electric_Piano:inst1\|Beeper:u2\|tone:u1 " "Elaborating entity \"tone\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\|tone:u1\"" {  } { { "core/piano/Beeper.v" "u1" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022332 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tone.v(12) " "Verilog HDL Case Statement information at tone.v(12): all case item expressions in this case statement are onehot" {  } { { "core/piano/tone.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/tone.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685634022333 "|Electric_Piano|Beeper:u2|tone:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Electric_Piano:inst1\|Beeper:u2\|PWM:u2 " "Elaborating entity \"PWM\" for hierarchy \"Electric_Piano:inst1\|Beeper:u2\|PWM:u2\"" {  } { { "core/piano/Beeper.v" "u2" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Beeper.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPKER SPKER:inst9 " "Elaborating entity \"SPKER\" for hierarchy \"SPKER:inst9\"" {  } { { "music.bdf" "inst9" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 416 936 1096 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SPKER.v(10) " "Verilog HDL assignment warning at SPKER.v(10): truncated value with size 32 to match size of target (11)" {  } { { "core/SPKER.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/SPKER.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685634022336 "|music|SPKER:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst " "Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst\"" {  } { { "music.bdf" "inst" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 128 272 592 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\"" {  } { { "core/PLL20.v" "altpll_component" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL20:inst\|altpll:altpll_component\"" {  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL20:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6000 " "Parameter \"clk0_divide_by\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685634022382 ""}  } { { "core/PLL20.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/PLL20.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685634022382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll20_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Found entity 1: PLL20_altpll" {  } { { "db/pll20_altpll.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/db/pll20_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685634022434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634022434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_CODE F_CODE:inst4 " "Elaborating entity \"F_CODE\" for hierarchy \"F_CODE:inst4\"" {  } { { "music.bdf" "inst4" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 672 856 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst13 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst13\"" {  } { { "music.bdf" "inst13" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 456 608 592 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM78 RAM78:inst11 " "Elaborating entity \"RAM78\" for hierarchy \"RAM78:inst11\"" {  } { { "music.bdf" "inst11" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 480 264 424 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022443 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem RAM78.v(6) " "Verilog HDL warning at RAM78.v(6): object mem used but never assigned" {  } { { "RAM78.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685634022443 "|music|RAM78:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:inst3 " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:inst3\"" {  } { { "music.bdf" "inst3" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 168 712 848 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT FDIV.v(14) " "Verilog HDL or VHDL warning at FDIV.v(14): object \"DOUT\" assigned a value but never read" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685634022452 "|music|FDIV:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FDIV.v(10) " "Verilog HDL assignment warning at FDIV.v(10): truncated value with size 32 to match size of target (9)" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685634022452 "|music|FDIV:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 FDIV.v(14) " "Verilog HDL assignment warning at FDIV.v(14): truncated value with size 9 to match size of target (1)" {  } { { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685634022452 "|music|FDIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT138T CNT138T:inst6 " "Elaborating entity \"CNT138T\" for hierarchy \"CNT138T:inst6\"" {  } { { "music.bdf" "inst6" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 496 40 208 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CNT138T.v(9) " "Verilog HDL assignment warning at CNT138T.v(9): truncated value with size 32 to match size of target (8)" {  } { { "core/CNT138T.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/CNT138T.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685634022453 "|music|CNT138T:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM78_2 RAM78_2:inst12 " "Elaborating entity \"RAM78_2\" for hierarchy \"RAM78_2:inst12\"" {  } { { "music.bdf" "inst12" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 568 264 424 648 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022454 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem RAM78_2.v(6) " "Verilog HDL warning at RAM78_2.v(6): object mem used but never assigned" {  } { { "RAM78_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685634022455 "|music|RAM78_2:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECL7S_2 DECL7S_2:inst14 " "Elaborating entity \"DECL7S_2\" for hierarchy \"DECL7S_2:inst14\"" {  } { { "music.bdf" "inst14" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 632 976 1144 712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022456 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 DECL7S_2.v(4) " "Net \"seg.data_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022456 "|music|DECL7S_2:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 DECL7S_2.v(4) " "Net \"seg.waddr_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022456 "|music|DECL7S_2:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 DECL7S_2.v(4) " "Net \"seg.we_a\" at DECL7S_2.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S_2.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022456 "|music|DECL7S_2:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECL7S DECL7S:inst10 " "Elaborating entity \"DECL7S\" for hierarchy \"DECL7S:inst10\"" {  } { { "music.bdf" "inst10" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 528 944 1176 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634022457 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 DECL7S.v(4) " "Net \"seg.data_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022458 "|music|DECL7S:inst10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 DECL7S.v(4) " "Net \"seg.waddr_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022458 "|music|DECL7S:inst10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 DECL7S.v(4) " "Net \"seg.we_a\" at DECL7S.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "core/DECL7S.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685634022458 "|music|DECL7S:inst10"}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "MXBC_music.mif 0 " "Width of data items in \"MXBC_music.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 7 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1685634022612 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "127 256 0 1 1 " "127 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "129 255 " "Addresses ranging from 129 to 255 are not initialized" {  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1685634022612 ""}  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_music.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1685634022612 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "127 256 0 1 1 " "127 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "129 255 " "Addresses ranging from 129 to 255 are not initialized" {  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1685634022613 ""}  } { { "D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif" "" { Text "D:/intelFPGA_lite/18.1/code/music/MXBC_H_music.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1685634022613 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DECL7S_2:inst14\|seg " "RAM logic \"DECL7S_2:inst14\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "core/DECL7S_2.v" "seg" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S_2.v" 4 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685634022626 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DECL7S:inst10\|seg " "RAM logic \"DECL7S:inst10\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "core/DECL7S.v" "seg" { Text "D:/intelFPGA_lite/18.1/code/music/core/DECL7S.v" 4 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685634022626 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM78_2:inst12\|mem " "RAM logic \"RAM78_2:inst12\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM78_2.v" "mem" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78_2.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685634022626 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RAM78:inst11\|mem " "RAM logic \"RAM78:inst11\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM78.v" "mem" { Text "D:/intelFPGA_lite/18.1/code/music/RAM78.v" 6 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685634022626 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685634022626 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "core/piano/PWM.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/PWM.v" 11 -1 0 } } { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 51 -1 0 } } { "core/piano/Array_KeyBoard.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/piano/Array_KeyBoard.v" 68 -1 0 } } { "core/FDIV.v" "" { Text "D:/intelFPGA_lite/18.1/code/music/core/FDIV.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685634022805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685634022805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[8\] GND " "Pin \"LED_0\[8\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[7\] GND " "Pin \"LED_0\[7\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[6\] GND " "Pin \"LED_0\[6\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[2\] VCC " "Pin \"LED_0\[2\]\" is stuck at VCC" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_0\[1\] VCC " "Pin \"LED_0\[1\]\" is stuck at VCC" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 656 1232 1408 672 "LED_0\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1\[8\] GND " "Pin \"LED_1\[8\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 552 1232 1408 568 "LED_1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1\[7\] GND " "Pin \"LED_1\[7\]\" is stuck at GND" {  } { { "music.bdf" "" { Schematic "D:/intelFPGA_lite/18.1/code/music/music.bdf" { { 552 1232 1408 568 "LED_1\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685634022864 "|music|LED_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685634022864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685634022926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685634023455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/code/music/output_files/music.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634023491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685634023573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685634023573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685634023615 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685634023615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685634023615 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685634023615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685634023615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685634023629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 01 23:40:23 2023 " "Processing ended: Thu Jun 01 23:40:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685634023629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685634023629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685634023629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685634023629 ""}
