// Seed: 2889983581
module module_0 #(
    parameter id_1 = 32'd52
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  wire [id_1 : id_1] id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_3 = 32'd23
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign id_2 = id_1;
  supply0 [id_3 : 1] id_4 = id_3, id_5 = 1;
  tri1 [id_2 : 1] id_6 = -1;
  logic id_7;
  ;
  supply0 id_8 = id_4, id_9 = 1;
  assign id_5 = id_8;
  module_0 modCall_1 (
      id_2,
      id_9
  );
endmodule
