

================================================================
== Vitis HLS Report for 'Macro_MAC_Acc4_top'
================================================================
* Date:           Fri Mar 28 16:44:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2742|     2742|  13.710 us|  13.710 us|  2732|  2732|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |entry_proc_U0                  |entry_proc                  |        0|        0|       0 ns|       0 ns|     0|     0|                                              no|
        |Loop_VITIS_LOOP_324_2_proc_U0  |Loop_VITIS_LOOP_324_2_proc  |     2731|     2731|  13.655 us|  13.655 us|  2731|  2731|                                              no|
        |Loop_VITIS_LOOP_337_3_proc_U0  |Loop_VITIS_LOOP_337_3_proc  |        9|        9|  45.000 ns|  45.000 ns|     8|     8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|    3762|    2546|    -|
|Instance         |        -|   384|  106642|   93992|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   384|  110405|   96553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    30|      47|      82|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP |   FF   |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |Loop_VITIS_LOOP_324_2_proc_U0  |Loop_VITIS_LOOP_324_2_proc  |        0|  384|  106497|  93138|    0|
    |Loop_VITIS_LOOP_337_3_proc_U0  |Loop_VITIS_LOOP_337_3_proc  |        0|    0|     142|    780|    0|
    |entry_proc_U0                  |entry_proc                  |        0|    0|       3|     74|    0|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+
    |Total                          |                            |        0|  384|  106642|  93992|    0|
    +-------------------------------+----------------------------+---------+-----+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |mro0_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro1_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro2_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |mro3_c_U         |        0|  99|   0|    -|     3|  128|      384|
    |pout_local0_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local0_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local1_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local2_U    |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_1_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_2_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_3_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_4_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_5_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_6_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_7_U  |        0|  99|   0|    -|     2|   32|       64|
    |pout_local3_U    |        0|  99|   0|    -|     2|   32|       64|
    |row_c_U          |        0|  99|   0|    -|     3|   16|       48|
    |xi_c_U           |        0|  99|   0|    -|     3|  128|      384|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0|3762|   0|    0|    82| 1680|     4016|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_pout_local3_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_pout_local3_7  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|   6|           3|           3|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_pout_local3_7  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_pout_local3_7  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|out_r         |  out|  128|      ap_vld|               out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|               out_r|       pointer|
|xi            |   in|  128|     ap_none|                  xi|       pointer|
|mro0          |   in|  128|     ap_none|                mro0|       pointer|
|mro1          |   in|  128|     ap_none|                mro1|       pointer|
|mro2          |   in|  128|     ap_none|                mro2|       pointer|
|mro3          |   in|  128|     ap_none|                mro3|       pointer|
|row           |   in|   16|     ap_none|                 row|        scalar|
|ap_clk        |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Macro_MAC_Acc4_top|  return value|
+--------------+-----+-----+------------+--------------------+--------------+

