================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 5,199        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 4,413        | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 2,977        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 2,975        | user inline pragmas are applied                                                        |
|               | (4) simplification          | 2,975        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 2,662        | user array partition pragmas are applied                                               |
|               | (2) simplification          | 2,648        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 2,648        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 2,648        | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 2,687        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 2,668        | loop and instruction simplification                                                    |
|               | (2) parallelization         | 2,652        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 2,652        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 2,652        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 2,664        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 2,663        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-------------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+
| Function          | Location        | Compile/Link      | Unroll/Inline     | Array/Struct      | Performance       | HW Transforms     |
+-------------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+
| + compress        | compress.cpp:56 | 5,199             | 2,975             | 2,687             | 2,652             | 2,663             |
|  + round_function | compress.cpp:26 | 4,837 (7 calls)   | 2,457 (7 calls)   | 2,247 (7 calls)   | 2,135 (7 calls)   | 2,135 (7 calls)   |
|     rotate_right  | compress.cpp:11 | 1,120 (224 calls) | 1,120 (224 calls) | 1,120 (224 calls) | 1,120 (224 calls) | 1,120 (224 calls) |
|    permute        | compress.cpp:42 |  204 (6 calls)    |  288 (6 calls)    |  198 (6 calls)    |  198 (6 calls)    |  198 (6 calls)    |
+-------------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


