# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model subi
.inputs clk rst lhs[0] lhs[1] lhs[2] lhs[3] lhs[4] lhs[5] lhs[6] lhs_valid rhs[0] rhs[1] rhs[2] rhs[3] rhs[4] rhs[5] rhs[6] rhs_valid result_ready
.outputs result[0] result[1] result[2] result[3] result[4] result[5] result[6] result_valid lhs_ready rhs_ready
.names $false
.names $true
1
.names $undef
.names rhs[0] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[0] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[0]
1-0 1
-11 1
.names rhs[1] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[1] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[1]
1-0 1
-11 1
.names rhs[2] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[2] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[2]
1-0 1
-11 1
.names rhs[3] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[3] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[3]
1-0 1
-11 1
.names rhs[4] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[4] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[4]
1-0 1
-11 1
.names rhs[5] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[5] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[5]
1-0 1
-11 1
.names rhs[6] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[6] $true $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[6]
1-0 1
-11 1
.names rhs[0] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[0]
0 1
.names rhs[1] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[1]
0 1
.names rhs[2] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[2]
0 1
.names rhs[3] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[3]
0 1
.names rhs[4] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[4]
0 1
.names rhs[5] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[5]
0 1
.names rhs[6] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.$not$/usr/local/bin/../share/yosys/techmap.v:279$94_Y[6]
0 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[0] result[1]
10 1
01 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[1] result[2]
10 1
01 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[2] result[3]
10 1
01 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[3] result[4]
10 1
01 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[4] result[5]
10 1
01 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[6] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[5] result[6]
10 1
01 1
.names lhs[0] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[0] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[0]
10 1
01 1
.names lhs[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[1]
10 1
01 1
.names lhs[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[2]
10 1
01 1
.names lhs[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[3]
10 1
01 1
.names lhs[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[4]
10 1
01 1
.names lhs[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[5]
10 1
01 1
.names lhs[6] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[6] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[6]
10 1
01 1
.names lhs[0] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[0] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[0]
11 1
.names lhs[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[1]
11 1
.names lhs[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[2]
11 1
.names lhs[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[3]
11 1
.names lhs[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[4]
11 1
.names lhs[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.BB[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[5]
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[0] $true $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$122_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[1] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[0] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$124_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[2] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$127_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[4] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$130_Y
11 1
.names $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$129_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[1] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$133_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[3] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[2] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$129_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[5] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[4] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$132_Y
11 1
.names $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$132_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[3] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$136_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[2] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[1] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$139_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[4] $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[3] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$142_Y
11 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[0] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$122_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[0]
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[1] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$124_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[1]
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[3] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$127_Y $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$128_Y
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[5] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$130_Y $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$131_Y
1- 1
-1 1
.names $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$128_Y $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$133_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[3]
1- 1
-1 1
.names $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$131_Y $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$136_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[5]
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[2] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$139_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[2]
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.G[4] $techmap$techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$142_Y $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.CO[4]
1- 1
-1 1
.names $techmap$sub$/home/ubuntu/dynamatic/data/verilog/arith/subi.v:30$5.$auto$alumacc.cc:495:replace_alu$91.X[0] $true result[0]
10 1
01 1
.names lhs_valid rhs_valid join_inputs.outs_valid
11 1
.names rhs_valid result_ready lhs_ready
11 1
.names lhs_valid result_ready rhs_ready
11 1
.names $false join_inputs.i[0]
1 1
.names $true join_inputs.i[1]
1 1
.names $false join_inputs.i[2]
1 1
.names $false join_inputs.i[3]
1 1
.names $false join_inputs.i[4]
1 1
.names $false join_inputs.i[5]
1 1
.names $false join_inputs.i[6]
1 1
.names $false join_inputs.i[7]
1 1
.names $false join_inputs.i[8]
1 1
.names $false join_inputs.i[9]
1 1
.names $false join_inputs.i[10]
1 1
.names $false join_inputs.i[11]
1 1
.names $false join_inputs.i[12]
1 1
.names $false join_inputs.i[13]
1 1
.names $false join_inputs.i[14]
1 1
.names $false join_inputs.i[15]
1 1
.names $false join_inputs.i[16]
1 1
.names $false join_inputs.i[17]
1 1
.names $false join_inputs.i[18]
1 1
.names $false join_inputs.i[19]
1 1
.names $false join_inputs.i[20]
1 1
.names $false join_inputs.i[21]
1 1
.names $false join_inputs.i[22]
1 1
.names $false join_inputs.i[23]
1 1
.names $false join_inputs.i[24]
1 1
.names $false join_inputs.i[25]
1 1
.names $false join_inputs.i[26]
1 1
.names $false join_inputs.i[27]
1 1
.names $false join_inputs.i[28]
1 1
.names $false join_inputs.i[29]
1 1
.names $false join_inputs.i[30]
1 1
.names $false join_inputs.i[31]
1 1
.names lhs_ready join_inputs.ins_ready[0]
1 1
.names rhs_ready join_inputs.ins_ready[1]
1 1
.names lhs_valid join_inputs.ins_valid[0]
1 1
.names rhs_valid join_inputs.ins_valid[1]
1 1
.names $false join_inputs.j[0]
1 1
.names $true join_inputs.j[1]
1 1
.names $false join_inputs.j[2]
1 1
.names $false join_inputs.j[3]
1 1
.names $false join_inputs.j[4]
1 1
.names $false join_inputs.j[5]
1 1
.names $false join_inputs.j[6]
1 1
.names $false join_inputs.j[7]
1 1
.names $false join_inputs.j[8]
1 1
.names $false join_inputs.j[9]
1 1
.names $false join_inputs.j[10]
1 1
.names $false join_inputs.j[11]
1 1
.names $false join_inputs.j[12]
1 1
.names $false join_inputs.j[13]
1 1
.names $false join_inputs.j[14]
1 1
.names $false join_inputs.j[15]
1 1
.names $false join_inputs.j[16]
1 1
.names $false join_inputs.j[17]
1 1
.names $false join_inputs.j[18]
1 1
.names $false join_inputs.j[19]
1 1
.names $false join_inputs.j[20]
1 1
.names $false join_inputs.j[21]
1 1
.names $false join_inputs.j[22]
1 1
.names $false join_inputs.j[23]
1 1
.names $false join_inputs.j[24]
1 1
.names $false join_inputs.j[25]
1 1
.names $false join_inputs.j[26]
1 1
.names $false join_inputs.j[27]
1 1
.names $false join_inputs.j[28]
1 1
.names $false join_inputs.j[29]
1 1
.names $false join_inputs.j[30]
1 1
.names $false join_inputs.j[31]
1 1
.names result_ready join_inputs.outs_ready
1 1
.names rhs_valid join_inputs.singleValid[0]
1 1
.names lhs_valid join_inputs.singleValid[1]
1 1
.names join_inputs.outs_valid result_valid
1 1
.end
