Simulator report for Sythesis_Caculator25_12_12
Wed Dec 24 13:51:44 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 403 nodes    ;
; Simulation Coverage         ;      83.33 % ;
; Total Number of Transitions ; 4677         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C5E144C8  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Timing        ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport     ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport     ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      83.33 % ;
; Total nodes checked                                 ; 403          ;
; Total output ports checked                          ; 462          ;
; Total output ports with complete 1/0-value coverage ; 385          ;
; Total output ports with no 1/0-value coverage       ; 77           ;
; Total output ports with no 1-value coverage         ; 77           ;
; Total output ports with no 0-value coverage         ; 77           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                             ; Output Port Name                                                                                                                                                      ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~0                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~0                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~0                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~1                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~2                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~2                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~0                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~0                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~0                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~1                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~2                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~2                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~4                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~4                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~4                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~5                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~6                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~6                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~6                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~7                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~8                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~8                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~8                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~9                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~10                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~10                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~4                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~4                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~4                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~5                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~6                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~6                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~6                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~7                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~8                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~8                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~8                                                                              ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~9                                                                              ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~10                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~10                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~10                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~11                                                                             ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~12                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~12                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~12                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~13                                                                             ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~14                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~14                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_3_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_4_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[5]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[6]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_5_result_int[6]~10 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~11 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~12 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~12 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~9  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~11 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~11 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~13 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~13 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~14 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~14 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_3_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[4]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[4]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_5_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[4]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_6_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[1]~1  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[2]~3  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[3]~5  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[4]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_7_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[0]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[0]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[1]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[2]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[3]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[4]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[5]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[6]~11 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~12 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[7]~12 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~14 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_6_result_int[0]~14 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[1]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[2]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[3]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~9  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[4]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~11 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[5]~11 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~13 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[6]~13 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~15 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[7]~15 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~16 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|add_sub_7_result_int[8]~16 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[2]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[2]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[2]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[2]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[3]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[3]~2  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[3]~2  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[3]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[4]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[4]~4  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[4]~4  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[4]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[5]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[5]~6  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[5]~6  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[5]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[6]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[6]~8  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[6]~8  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[6]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[7]~10 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_6_result_int[7]~10 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[2]~1  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[2]~1  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[3]~3  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[3]~3  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[4]~5  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[4]~5  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[5]~7  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[5]~7  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[6]~9  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[6]~9  ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[7]~11 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[7]~11 ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[8]~12 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|add_sub_7_result_int[8]~12 ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|out                                                                                                                                ; |Sythesis_Caculator2|delay4:inst94|out                                                                                                                                ; q                ;
; |Sythesis_Caculator2|delay4:inst92|out                                                                                                                                ; |Sythesis_Caculator2|delay4:inst92|out                                                                                                                                ; q                ;
; |Sythesis_Caculator2|delay4:inst93|out                                                                                                                                ; |Sythesis_Caculator2|delay4:inst93|out                                                                                                                                ; q                ;
; |Sythesis_Caculator2|delay4:inst94|fired                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|fired                                                                                                                              ; q                ;
; |Sythesis_Caculator2|delay4:inst92|fired                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|fired                                                                                                                              ; q                ;
; |Sythesis_Caculator2|delay4:inst93|fired                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|fired                                                                                                                              ; q                ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg1                                                                                                                      ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg1                                                                                                                      ; q                ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg3                                                                                                                      ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg3                                                                                                                      ; q                ;
; |Sythesis_Caculator2|inst3~0                                                                                                                                          ; |Sythesis_Caculator2|inst3~0                                                                                                                                          ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg3                                                                                                                       ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg3                                                                                                                       ; q                ;
; |Sythesis_Caculator2|inst70~0                                                                                                                                         ; |Sythesis_Caculator2|inst70~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst71~0                                                                                                                                         ; |Sythesis_Caculator2|inst71~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst72~0                                                                                                                                         ; |Sythesis_Caculator2|inst72~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst54~0                                                                                                                                         ; |Sythesis_Caculator2|inst54~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[5]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[5]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[27]~54            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[27]~54            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[27]~55            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[27]~55            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[26]~56            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[26]~56            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[26]~57            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[26]~57            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~58            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~58            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~59            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[25]~59            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[24]~60            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[24]~60            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[24]~61            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[24]~61            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[36]~62            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[36]~62            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[35]~63            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[35]~63            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[34]~64            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[34]~64            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[33]~65            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[33]~65            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[33]~66            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[33]~66            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~67            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~67            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[45]~69            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[45]~69            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[44]~70            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[44]~70            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[43]~71            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[43]~71            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[42]~72            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[42]~72            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~73            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~73            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~74            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[41]~74            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~75            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~75            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~77            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~77            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~78            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~78            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~79            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~79            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~80            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~80            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~81            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~81            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~82            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~82            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~83            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~83            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~84            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~84            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~85            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~85            ; combout          ;
; |Sythesis_Caculator2|inst55~1                                                                                                                                         ; |Sythesis_Caculator2|inst55~1                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst|inst5~0                                                                              ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst|inst5~0                                                                              ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|inst5~0                                                                             ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|inst5~0                                                                             ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst3|inst5~0                                                                             ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst3|inst5~0                                                                             ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|inst13~0                                                                                                                   ; |Sythesis_Caculator2|BCD_Calculator:inst19|inst13~0                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|inst13                                                                                                                     ; |Sythesis_Caculator2|BCD_Calculator:inst19|inst13                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst                                                           ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst                                                           ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst3|1BitHalfAdder:inst1|inst                                                           ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst3|1BitHalfAdder:inst1|inst                                                           ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|inst27~0                                                                                                                   ; |Sythesis_Caculator2|BCD_Calculator:inst19|inst27~0                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|inst55~2                                                                                                                                         ; |Sythesis_Caculator2|inst55~2                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst56~0                                                                                                                                         ; |Sythesis_Caculator2|inst56~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst56~2                                                                                                                                         ; |Sythesis_Caculator2|inst56~2                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst57~0                                                                                                                                         ; |Sythesis_Caculator2|inst57~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst17|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst                                                          ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst17|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst                                                          ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[18]~36            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[18]~36            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[18]~37            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[18]~37            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[17]~38            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[17]~38            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[17]~39            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[17]~39            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[16]~40            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[16]~40            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[16]~41            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[16]~41            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[15]~42            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[15]~42            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[15]~43            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[15]~43            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[23]~44            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[23]~44            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[22]~45            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[22]~45            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[21]~46            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[21]~46            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[21]~47            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[21]~47            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[20]~48            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[20]~48            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[20]~49            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[20]~49            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[28]~50            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[28]~50            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[27]~51            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[27]~51            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[26]~52            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[26]~52            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[26]~53            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[26]~53            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[25]~54            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[25]~54            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[25]~55            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[25]~55            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[33]~56            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[33]~56            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[32]~57            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[32]~57            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[31]~58            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[31]~58            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[31]~59            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[31]~59            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[30]~60            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[30]~60            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[30]~61            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[30]~61            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~2             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~2             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~3             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~3             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~4             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~4             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~5             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~5             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~6             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~6             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~7             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~7             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~8             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[49]~8             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~9             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~9             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~10            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[48]~10            ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg0                                                                                                                       ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg0                                                                                                                       ; q                ;
; |Sythesis_Caculator2|inst58~1                                                                                                                                         ; |Sythesis_Caculator2|inst58~1                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst58~2                                                                                                                                         ; |Sythesis_Caculator2|inst58~2                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst60~0                                                                                                                                         ; |Sythesis_Caculator2|inst60~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|inst61~0                                                                                                                                         ; |Sythesis_Caculator2|inst61~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[54]~0             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[54]~0             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[54]~1             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[54]~1             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[53]~2             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[53]~2             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[53]~3             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[53]~3             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[52]~4             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[52]~4             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[52]~5             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[52]~5             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[51]~6             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[51]~6             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[51]~7             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[51]~7             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[50]~8             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[50]~8             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[50]~9             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[50]~9             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[49]~10            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[49]~10            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[49]~11            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div0|lpm_divide_dgm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_73f:divider|StageOut[49]~11            ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~0                                                                                                                ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~0                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~1                                                                                                                ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~1                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg1~0                                                                                                                    ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg1~0                                                                                                                    ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg3~0                                                                                                                    ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg3~0                                                                                                                    ; combout          ;
; |Sythesis_Caculator2|inst85~0                                                                                                                                         ; |Sythesis_Caculator2|inst85~0                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg3~0                                                                                                                     ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg3~0                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~2                                                                                                                ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~2                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~4                                                                                                                ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~4                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~5                                                                                                                ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~5                                                                                                                ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[0]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[0]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[1]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[1]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[4]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[4]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[2]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[2]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|cs2a[1]~0                                                                           ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|cs2a[1]~0                                                                           ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[3]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[3]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[4]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[4]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[2]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[2]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[3]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[3]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[2]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[2]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[0]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[0]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[1]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[1]                                                                             ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[0]                                                                             ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[0]                                                                             ; combout          ;
; |Sythesis_Caculator2|op_sel:inst86|Decoder0~1                                                                                                                         ; |Sythesis_Caculator2|op_sel:inst86|Decoder0~1                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg0~0                                                                                                                     ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg0~0                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[0]                                                                                                                       ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[0]                                                                                                                       ; q                ;
; |Sythesis_Caculator2|delay4:inst94|out~0                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|out~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|out~1                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|out~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt[0]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst94|cnt[0]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst94|cnt[1]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst94|cnt[1]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst94|Equal1~0                                                                                                                           ; |Sythesis_Caculator2|delay4:inst94|Equal1~0                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|out~2                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|out~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|out~3                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|out~3                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[0]                                                                                                                       ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[0]                                                                                                                       ; q                ;
; |Sythesis_Caculator2|delay4:inst92|out~0                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|out~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt[0]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst92|cnt[0]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst92|cnt[1]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst92|cnt[1]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst92|Equal1~0                                                                                                                           ; |Sythesis_Caculator2|delay4:inst92|Equal1~0                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|out~1                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|out~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|out~2                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|out~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[0]                                                                                                                       ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[0]                                                                                                                       ; q                ;
; |Sythesis_Caculator2|delay4:inst93|out~0                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|out~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt[0]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst93|cnt[0]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst93|cnt[1]                                                                                                                             ; |Sythesis_Caculator2|delay4:inst93|cnt[1]                                                                                                                             ; q                ;
; |Sythesis_Caculator2|delay4:inst93|out~1                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|out~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|out~2                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|out~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|out~3                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|out~3                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[0]~1                                                                                                                     ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[0]~1                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~2                                                                                                                        ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~2                                                                                                                        ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt[0]~4                                                                                                                           ; |Sythesis_Caculator2|delay4:inst94|cnt[0]~4                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt[0]~6                                                                                                                           ; |Sythesis_Caculator2|delay4:inst94|cnt[0]~6                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|fired~0                                                                                                                            ; |Sythesis_Caculator2|delay4:inst94|fired~0                                                                                                                            ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[0]~1                                                                                                                     ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[0]~1                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~2                                                                                                                        ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~2                                                                                                                        ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt~4                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|cnt~4                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt[0]~6                                                                                                                           ; |Sythesis_Caculator2|delay4:inst92|cnt[0]~6                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|fired~0                                                                                                                            ; |Sythesis_Caculator2|delay4:inst92|fired~0                                                                                                                            ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[0]~1                                                                                                                     ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[0]~1                                                                                                                     ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~2                                                                                                                        ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~2                                                                                                                        ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~0                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~1                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~2                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~3                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~3                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt[0]~4                                                                                                                           ; |Sythesis_Caculator2|delay4:inst93|cnt[0]~4                                                                                                                           ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~5                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~5                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~6                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~6                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~7                                                                                                                              ; |Sythesis_Caculator2|delay4:inst93|cnt~7                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|fired~0                                                                                                                            ; |Sythesis_Caculator2|delay4:inst93|fired~0                                                                                                                            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[45]~86            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[45]~86            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[44]~87            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[44]~87            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[43]~88            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[43]~88            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~89            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~89            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~90            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~90            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~91            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[52]~91            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~92            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[51]~92            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[28]~62            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[28]~62            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[33]~63            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[33]~63            ; combout          ;
; |Sythesis_Caculator2|inst59~3                                                                                                                                         ; |Sythesis_Caculator2|inst59~3                                                                                                                                         ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt~7                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|cnt~7                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt~8                                                                                                                              ; |Sythesis_Caculator2|delay4:inst94|cnt~8                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt~7                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|cnt~7                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt~8                                                                                                                              ; |Sythesis_Caculator2|delay4:inst92|cnt~8                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[36]~93            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[36]~93            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[35]~94            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[35]~94            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[34]~95            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[34]~95            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[42]~96            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[42]~96            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~97            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[50]~97            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[23]~64            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[23]~64            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[22]~65            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[22]~65            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[27]~66            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[27]~66            ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[32]~67            ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|StageOut[32]~67            ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[4]                                                                                                                  ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[4]                                                                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[0]                                                                                                                  ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[0]                                                                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[5]                                                                                                                  ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[5]                                                                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[6]                                                                                                                  ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[6]                                                                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[2]                                                                                                                  ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[2]                                                                                                                  ; combout          ;
; |Sythesis_Caculator2|out40~output                                                                                                                                     ; |Sythesis_Caculator2|out40~output                                                                                                                                     ; o                ;
; |Sythesis_Caculator2|out40                                                                                                                                            ; |Sythesis_Caculator2|out40                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|out41~output                                                                                                                                     ; |Sythesis_Caculator2|out41~output                                                                                                                                     ; o                ;
; |Sythesis_Caculator2|out41                                                                                                                                            ; |Sythesis_Caculator2|out41                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|out42~output                                                                                                                                     ; |Sythesis_Caculator2|out42~output                                                                                                                                     ; o                ;
; |Sythesis_Caculator2|out42                                                                                                                                            ; |Sythesis_Caculator2|out42                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|out11~output                                                                                                                                     ; |Sythesis_Caculator2|out11~output                                                                                                                                     ; o                ;
; |Sythesis_Caculator2|out11                                                                                                                                            ; |Sythesis_Caculator2|out11                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|out20~output                                                                                                                                     ; |Sythesis_Caculator2|out20~output                                                                                                                                     ; o                ;
; |Sythesis_Caculator2|out20                                                                                                                                            ; |Sythesis_Caculator2|out20                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|CLEAR~input                                                                                                                                      ; |Sythesis_Caculator2|CLEAR~input                                                                                                                                      ; o                ;
; |Sythesis_Caculator2|CLEAR                                                                                                                                            ; |Sythesis_Caculator2|CLEAR                                                                                                                                            ; padout           ;
; |Sythesis_Caculator2|D0~input                                                                                                                                         ; |Sythesis_Caculator2|D0~input                                                                                                                                         ; o                ;
; |Sythesis_Caculator2|D0                                                                                                                                               ; |Sythesis_Caculator2|D0                                                                                                                                               ; padout           ;
; |Sythesis_Caculator2|CLK~input                                                                                                                                        ; |Sythesis_Caculator2|CLK~input                                                                                                                                        ; o                ;
; |Sythesis_Caculator2|CLK                                                                                                                                              ; |Sythesis_Caculator2|CLK                                                                                                                                              ; padout           ;
; |Sythesis_Caculator2|D1~input                                                                                                                                         ; |Sythesis_Caculator2|D1~input                                                                                                                                         ; o                ;
; |Sythesis_Caculator2|D1                                                                                                                                               ; |Sythesis_Caculator2|D1                                                                                                                                               ; padout           ;
; |Sythesis_Caculator2|D2~input                                                                                                                                         ; |Sythesis_Caculator2|D2~input                                                                                                                                         ; o                ;
; |Sythesis_Caculator2|D2                                                                                                                                               ; |Sythesis_Caculator2|D2                                                                                                                                               ; padout           ;
; |Sythesis_Caculator2|D3~input                                                                                                                                         ; |Sythesis_Caculator2|D3~input                                                                                                                                         ; o                ;
; |Sythesis_Caculator2|D3                                                                                                                                               ; |Sythesis_Caculator2|D3                                                                                                                                               ; padout           ;
; |Sythesis_Caculator2|CLK~inputclkctrl                                                                                                                                 ; |Sythesis_Caculator2|CLK~inputclkctrl                                                                                                                                 ; outclk           ;
; |Sythesis_Caculator2|CLEAR~inputclkctrl                                                                                                                               ; |Sythesis_Caculator2|CLEAR~inputclkctrl                                                                                                                               ; outclk           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                  ; Output Port Name                                                                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~2                                                                   ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~3                                                                   ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~2                                                                   ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~3                                                                   ; cout             ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0                                                                                                           ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0                                                                                                           ; q                ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2                                                                                                           ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2                                                                                                           ; q                ;
; |Sythesis_Caculator2|inst73~0                                                                                                                              ; |Sythesis_Caculator2|inst73~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2                                                                                                            ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2                                                                                                            ; q                ;
; |Sythesis_Caculator2|inst54~1                                                                                                                              ; |Sythesis_Caculator2|inst54~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst63~2                                                                                                                              ; |Sythesis_Caculator2|inst63~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~68 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~68 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~76 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~76 ; combout          ;
; |Sythesis_Caculator2|inst55~0                                                                                                                              ; |Sythesis_Caculator2|inst55~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1                                                                                                            ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1                                                                                                            ; q                ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                 ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                 ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst2|inst5~0                                                                  ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst2|inst5~0                                                                  ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst1~0                                             ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst1~0                                             ; combout          ;
; |Sythesis_Caculator2|inst56~1                                                                                                                              ; |Sythesis_Caculator2|inst56~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst56~3                                                                                                                              ; |Sythesis_Caculator2|inst56~3                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst57~1                                                                                                                              ; |Sythesis_Caculator2|inst57~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst57~2                                                                                                                              ; |Sythesis_Caculator2|inst57~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~1  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~1  ; combout          ;
; |Sythesis_Caculator2|inst58~0                                                                                                                              ; |Sythesis_Caculator2|inst58~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst59~2                                                                                                                              ; |Sythesis_Caculator2|inst59~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst60~1                                                                                                                              ; |Sythesis_Caculator2|inst60~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst61~1                                                                                                                              ; |Sythesis_Caculator2|inst61~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0~0                                                                                                         ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0~0                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2~0                                                                                                         ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2~0                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~3                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~3                                                                                                     ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~6                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~6                                                                                                     ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~7                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~7                                                                                                     ; combout          ;
; |Sythesis_Caculator2|op_sel:inst86|Decoder0~0                                                                                                              ; |Sythesis_Caculator2|op_sel:inst86|Decoder0~0                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2~0                                                                                                          ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2~0                                                                                                          ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]                                                                  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]                                                                  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]                                                                  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1~0                                                                                                          ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1~0                                                                                                          ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst94|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst94|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst92|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst92|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst93|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst93|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt~5                                                                                                                   ; |Sythesis_Caculator2|delay4:inst94|cnt~5                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt~5                                                                                                                   ; |Sythesis_Caculator2|delay4:inst92|cnt~5                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~8                                                                                                                   ; |Sythesis_Caculator2|delay4:inst93|cnt~8                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|inst29                                                                                                          ; |Sythesis_Caculator2|BCD_Calculator:inst19|inst29                                                                                                          ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst~2                                              ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst~2                                              ; combout          ;
; |Sythesis_Caculator2|inst62                                                                                                                                ; |Sythesis_Caculator2|inst62                                                                                                                                ; combout          ;
; |Sythesis_Caculator2|inst63                                                                                                                                ; |Sythesis_Caculator2|inst63                                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[1]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[1]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[7]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[7]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[3]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[3]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|out43~output                                                                                                                          ; |Sythesis_Caculator2|out43~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out43                                                                                                                                 ; |Sythesis_Caculator2|out43                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out10~output                                                                                                                          ; |Sythesis_Caculator2|out10~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out10                                                                                                                                 ; |Sythesis_Caculator2|out10                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out12~output                                                                                                                          ; |Sythesis_Caculator2|out12~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out12                                                                                                                                 ; |Sythesis_Caculator2|out12                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out13~output                                                                                                                          ; |Sythesis_Caculator2|out13~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out13                                                                                                                                 ; |Sythesis_Caculator2|out13                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out21~output                                                                                                                          ; |Sythesis_Caculator2|out21~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out21                                                                                                                                 ; |Sythesis_Caculator2|out21                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out22~output                                                                                                                          ; |Sythesis_Caculator2|out22~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out22                                                                                                                                 ; |Sythesis_Caculator2|out22                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out23~output                                                                                                                          ; |Sythesis_Caculator2|out23~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out23                                                                                                                                 ; |Sythesis_Caculator2|out23                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out30~output                                                                                                                          ; |Sythesis_Caculator2|out30~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out30                                                                                                                                 ; |Sythesis_Caculator2|out30                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out31~output                                                                                                                          ; |Sythesis_Caculator2|out31~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out31                                                                                                                                 ; |Sythesis_Caculator2|out31                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out32~output                                                                                                                          ; |Sythesis_Caculator2|out32~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out32                                                                                                                                 ; |Sythesis_Caculator2|out32                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out33~output                                                                                                                          ; |Sythesis_Caculator2|out33~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out33                                                                                                                                 ; |Sythesis_Caculator2|out33                                                                                                                                 ; padout           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                  ; Output Port Name                                                                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~2                                                                   ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_3~3                                                                   ; cout             ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~2                                                                   ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|op_1~3                                                                   ; cout             ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0                                                                                                           ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0                                                                                                           ; q                ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2                                                                                                           ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2                                                                                                           ; q                ;
; |Sythesis_Caculator2|inst73~0                                                                                                                              ; |Sythesis_Caculator2|inst73~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2                                                                                                            ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2                                                                                                            ; q                ;
; |Sythesis_Caculator2|inst54~1                                                                                                                              ; |Sythesis_Caculator2|inst54~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst63~2                                                                                                                              ; |Sythesis_Caculator2|inst63~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~68 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[32]~68 ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~76 ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod1|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[40]~76 ; combout          ;
; |Sythesis_Caculator2|inst55~0                                                                                                                              ; |Sythesis_Caculator2|inst55~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1                                                                                                            ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1                                                                                                            ; q                ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                 ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                 ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst2|inst5~0                                                                  ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst|1BitFullAdder:inst2|inst5~0                                                                  ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst                                                ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst1~0                                             ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst1|1BitHalfAdder:inst1|inst1~0                                             ; combout          ;
; |Sythesis_Caculator2|inst56~1                                                                                                                              ; |Sythesis_Caculator2|inst56~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst56~3                                                                                                                              ; |Sythesis_Caculator2|inst56~3                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst57~1                                                                                                                              ; |Sythesis_Caculator2|inst57~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst57~2                                                                                                                              ; |Sythesis_Caculator2|inst57~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~0  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[54]~0  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~1  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_divide:Mod0|lpm_divide_h8m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_93f:divider|StageOut[53]~1  ; combout          ;
; |Sythesis_Caculator2|inst58~0                                                                                                                              ; |Sythesis_Caculator2|inst58~0                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst59~2                                                                                                                              ; |Sythesis_Caculator2|inst59~2                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst60~1                                                                                                                              ; |Sythesis_Caculator2|inst60~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|inst61~1                                                                                                                              ; |Sythesis_Caculator2|inst61~1                                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0~0                                                                                                         ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg0~0                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2~0                                                                                                         ; |Sythesis_Caculator2|latch_4bit_fixed:inst2|reg2~0                                                                                                         ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~3                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~3                                                                                                     ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~6                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~6                                                                                                     ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~7                                                                                                     ; |Sythesis_Caculator2|latch_8bit_separate:inst67|comb~7                                                                                                     ; combout          ;
; |Sythesis_Caculator2|op_sel:inst86|Decoder0~0                                                                                                              ; |Sythesis_Caculator2|op_sel:inst86|Decoder0~0                                                                                                              ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2~0                                                                                                          ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg2~0                                                                                                          ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]                                                                  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]                                                                  ; combout          ;
; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]                                                                  ; |Sythesis_Caculator2|bcd_multiplier:inst22|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]                                                                  ; combout          ;
; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1~0                                                                                                          ; |Sythesis_Caculator2|latch_4bit_fixed:inst|reg1~0                                                                                                          ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst94|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst94|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst92|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst92|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[1]                                                                                                            ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt[1]                                                                                                            ; q                ;
; |Sythesis_Caculator2|delay4:inst93|cnt[2]                                                                                                                  ; |Sythesis_Caculator2|delay4:inst93|cnt[2]                                                                                                                  ; q                ;
; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst94|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst94|cnt~5                                                                                                                   ; |Sythesis_Caculator2|delay4:inst94|cnt~5                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst92|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst92|cnt~5                                                                                                                   ; |Sythesis_Caculator2|delay4:inst92|cnt~5                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~0                                                                                                             ; |Sythesis_Caculator2|delay4:inst93|pulse_cnt~0                                                                                                             ; combout          ;
; |Sythesis_Caculator2|delay4:inst93|cnt~8                                                                                                                   ; |Sythesis_Caculator2|delay4:inst93|cnt~8                                                                                                                   ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|inst29                                                                                                          ; |Sythesis_Caculator2|BCD_Calculator:inst19|inst29                                                                                                          ; combout          ;
; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst~2                                              ; |Sythesis_Caculator2|BCD_Calculator:inst19|4BitFullAdder:inst1|1BitFullAdder:inst2|1BitHalfAdder:inst1|inst~2                                              ; combout          ;
; |Sythesis_Caculator2|inst62                                                                                                                                ; |Sythesis_Caculator2|inst62                                                                                                                                ; combout          ;
; |Sythesis_Caculator2|inst63                                                                                                                                ; |Sythesis_Caculator2|inst63                                                                                                                                ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[1]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[1]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[7]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[7]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[3]                                                                                                       ; |Sythesis_Caculator2|latch_8bit_separate:inst67|q[3]                                                                                                       ; combout          ;
; |Sythesis_Caculator2|out43~output                                                                                                                          ; |Sythesis_Caculator2|out43~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out43                                                                                                                                 ; |Sythesis_Caculator2|out43                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out10~output                                                                                                                          ; |Sythesis_Caculator2|out10~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out10                                                                                                                                 ; |Sythesis_Caculator2|out10                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out12~output                                                                                                                          ; |Sythesis_Caculator2|out12~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out12                                                                                                                                 ; |Sythesis_Caculator2|out12                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out13~output                                                                                                                          ; |Sythesis_Caculator2|out13~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out13                                                                                                                                 ; |Sythesis_Caculator2|out13                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out21~output                                                                                                                          ; |Sythesis_Caculator2|out21~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out21                                                                                                                                 ; |Sythesis_Caculator2|out21                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out22~output                                                                                                                          ; |Sythesis_Caculator2|out22~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out22                                                                                                                                 ; |Sythesis_Caculator2|out22                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out23~output                                                                                                                          ; |Sythesis_Caculator2|out23~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out23                                                                                                                                 ; |Sythesis_Caculator2|out23                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out30~output                                                                                                                          ; |Sythesis_Caculator2|out30~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out30                                                                                                                                 ; |Sythesis_Caculator2|out30                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out31~output                                                                                                                          ; |Sythesis_Caculator2|out31~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out31                                                                                                                                 ; |Sythesis_Caculator2|out31                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out32~output                                                                                                                          ; |Sythesis_Caculator2|out32~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out32                                                                                                                                 ; |Sythesis_Caculator2|out32                                                                                                                                 ; padout           ;
; |Sythesis_Caculator2|out33~output                                                                                                                          ; |Sythesis_Caculator2|out33~output                                                                                                                          ; o                ;
; |Sythesis_Caculator2|out33                                                                                                                                 ; |Sythesis_Caculator2|out33                                                                                                                                 ; padout           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 24 13:51:44 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12
Info: Using vector source file "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Waveform1.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "AL" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "BL" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "CL" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      83.33 %
Info: Number of transitions in simulation is 4677
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed Dec 24 13:51:44 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


