
/var/folders/km/s_tzntf16nzg5bdh5n6g6lz40000gn/T/build1667727997009198981.tmp/V0p2_Main.cpp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000032  00800100  000059be  00005a52  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000059be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000215  00800132  00800132  00005a84  2**0
                  ALLOC
  3 .debug_aranges 00000d38  00000000  00000000  00005a84  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001ee1  00000000  00000000  000067bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00010043  00000000  00000000  0000869d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003655  00000000  00000000  000186e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000df2d  00000000  00000000  0001bd35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00001710  00000000  00000000  00029c64  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00004964  00000000  00000000  0002b374  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007410  00000000  00000000  0002fcd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macinfo 00097775  00000000  00000000  000370e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000e00  00000000  00000000  000ce85d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

// Returns true if system is in 'learn'/smart mode.
// If in 'smart' mode can anticipate user demand to pre-warm rooms, maintain customary temperatures, etc.
// Currently true if any simple schedule is set.
// TODO: maybe only if schedule characteristic of having been set by the learn button.
bool inSmartMode()
       0:	0c 94 96 03 	jmp	0x72c	; 0x72c <__ctors_end>
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
       4:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
// Sleep briefly in as lower-power mode as possible until the specified (watchdog) time expires, or another interrupt.
//   * watchdogSleep is one of the WDTO_XX values from <avr/wdt.h>
//   * allowPrematureWakeup if true then if woken before watchdog fires return false; default false
// Returns false if the watchdog timer did not go off.
// May be useful to call minimsePowerWithoutSleep() first, when not needing any modules left on.
bool nap(int_fast8_t watchdogSleep, bool allowPrematureWakeup)
       8:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
// Get local time hours from RTC [0,23].
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }

// Get whole days since the start of 2000/01/01 (ie the midnight between 1999 and 2000), local time.
// This will roll in about 2179, by which time I will not care.
uint_least16_t getDaysSince1999LT()
       c:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
    { eeprom_smart_erase_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
  }

// Returns true if any simple schedule is set, false otherwise.
// This implementation just checks for any valid schedule 'on' time.
bool isAnySimpleScheduleSet()
      10:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
      14:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
}
      18:	0c 94 f1 0d 	jmp	0x1be2	; 0x1be2 <__vector_6>
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
}
      1c:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      20:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
      24:	0c 94 c1 0d 	jmp	0x1b82	; 0x1b82 <__vector_9>
  size_t n = print(ifsh);
  n += println();
  return n;
}

size_t Print::print(const Printable& x)
      28:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
	timer0_millis = m;
	timer0_overflow_count++;
}

unsigned long millis()
{
      2c:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      30:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      34:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      38:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      3c:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      40:	0c 94 0a 2b 	jmp	0x5614	; 0x5614 <__vector_16>
      44:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      48:	0c 94 ea 26 	jmp	0x4dd4	; 0x4dd4 <__vector_18>
      4c:	0c 94 38 27 	jmp	0x4e70	; 0x4e70 <__vector_19>
      50:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      54:	0c 94 aa 0e 	jmp	0x1d54	; 0x1d54 <__vector_21>
      58:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      5c:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>
      60:	0c 94 a7 24 	jmp	0x494e	; 0x494e <__vector_24>
      64:	0c 94 be 03 	jmp	0x77c	; 0x77c <__bad_interrupt>

00000068 <FHT8V_RFM22_Reg_Values>:
      68:	06 00 08 00 30 00 33 06 34 08 35 10 36 aa 37 cc     ....0.3.4.5.6.7.
      78:	38 cc 39 cc 6d 0b 6e 28 6f f5 70 20 71 21 72 20     8.9.m.n(o.p q!r 
      88:	73 00 74 00 75 73 76 64 77 00 79 23 7a 01 1c c1     s.t.usvdw.y#z...
      98:	1d 40 1e 0a 1f 03 20 96 21 00 22 da 23 74 24 00     .@.... .!.".#t$.
      a8:	25 dc 2a 24 2c 28 2d fa 2e 29 69 60 ff ff           %.*$,(-..)i`..

000000b6 <FHT8VCallForHeatPoll()::__c>:
      b6:	52 58 20 46 49 46 4f 20 70 72 6f 62 6c 65 6d 00     RX FIFO problem.

000000c6 <FHT8VCallForHeatPoll()::__c>:
      c6:	42 61 64 20 52 58 20 66 72 61 6d 65 00              Bad RX frame.

000000d3 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)::__c>:
      d3:	46 48 54 38 56 20 66 72 61 6d 65 20 6e 6f 74 20     FHT8V frame not 
      e3:	69 6e 69 74 69 61 6c 69 73 65 64 00                 initialised.

000000ef <FHT8VPollSyncAndTX_Next(bool)::__c>:
      ef:	46 48 54 38 56 20 54 58 00                          FHT8V TX.

000000f8 <FHT8VPollSyncAndTX_Next(bool)::__c>:
      f8:	46 48 54 38 56 50 6f 6c 6c 53 79 6e 63 41 6e 64     FHT8VPollSyncAnd
     108:	54 58 5f 4e 65 78 74 28 29 20 63 61 6c 6c 65 64     TX_Next() called
     118:	20 74 6f 6f 20 6f 66 74 65 6e 00                     too often.

00000123 <doSync(bool)::__c>:
     123:	46 48 54 38 56 20 53 59 4e 43 20 46 49 4e 41 4c     FHT8V SYNC FINAL
	...

00000134 <doSync(bool)::__c>:
     134:	46 48 54 38 56 20 53 59 4e 43 2e 2e 2e 00           FHT8V SYNC....

00000142 <FHT8VPollSyncAndTX_First(bool)::__c>:
     142:	46 48 54 38 56 20 54 58 00                          FHT8V TX.

0000014b <FHT8VPollSyncAndTX_First(bool)::__c>:
     14b:	46 48 54 38 56 20 68 73 20 63 6f 75 6e 74 20 30     FHT8V hs count 0
     15b:	20 74 6f 6f 20 73 6f 6f 6e 00                        too soon.

00000165 <RFM22CheckConnected()::__c>:
     165:	52 46 4d 32 32 20 62 61 64 20 74 79 70 65 3a 20     RFM22 bad type: 
	...

00000176 <RFM22CheckConnected()::__c>:
     176:	52 46 4d 32 32 20 62 61 64 20 76 65 72 73 69 6f     RFM22 bad versio
     186:	6e 3a 20 00                                         n: .

0000018a <pollCLI(unsigned char)::__c>:
     18a:	4f 4b 00                                            OK.

0000018d <pollCLI(unsigned char)::__c>:
     18d:	4e 6f 74 20 66 69 6e 69 73 68 65 64 2e 00           Not finished..

0000019b <pollCLI(unsigned char)::__c>:
     19b:	5a 61 70 70 65 64 2e 00                             Zapped..

000001a3 <pollCLI(unsigned char)::__c>:
     1a3:	53 6d 61 72 74 20 77 61 72 6d 69 6e 67 3a 20 00     Smart warming: .

000001b3 <pollCLI(unsigned char)::__c>:
     1b3:	52 65 73 65 74 20 63 6f 75 6e 74 3a 20 00           Reset count: .

000001c1 <pollCLI(unsigned char)::__c>:
     1c1:	3f 20 66 6f 72 20 43 4c 49 20 68 65 6c 70 00        ? for CLI help.

000001d0 <dumpCLIUsage()::__c>:
     1d0:	5a 61 70 20 73 74 61 74 73 00                       Zap stats.

000001da <dumpCLIUsage()::__c>:
     1da:	73 65 74 20 57 61 72 6d 20 74 65 6d 70 20 43 43     set Warm temp CC
	...

000001eb <dumpCLIUsage()::__c>:
     1eb:	57 20 43 43 00                                      W CC.

000001f0 <dumpCLIUsage()::__c>:
     1f0:	42 75 69 6c 64 2f 62 6f 61 72 64 20 72 65 76 69     Build/board revi
     200:	73 69 6f 6e 2f 56 65 72 73 69 6f 6e 2f 64 61 74     sion/Version/dat
     210:	65 2f 74 69 6d 65 00                                e/time.

00000217 <dumpCLIUsage()::__c>:
     217:	57 61 72 6d 00                                      Warm.

0000021c <dumpCLIUsage()::__c>:
     21c:	73 65 74 20 32 34 68 20 54 69 6d 65 00              set 24h Time.

00000229 <dumpCLIUsage()::__c>:
     229:	54 20 48 48 20 4d 4d 00                             T HH MM.

00000231 <dumpCLIUsage()::__c>:
     231:	73 68 6f 77 20 53 74 61 74 75 73 20 61 6e 64 20     show Status and 
     241:	73 6d 61 72 74 20 77 61 72 6d 69 6e 67 20 66 6f     smart warming fo
     251:	72 20 6e 65 78 74 20 32 34 68 00                    r next 24h.

0000025c <dumpCLIUsage()::__c>:
     25c:	64 75 6d 70 20 52 61 77 20 73 74 61 74 73 20 73     dump Raw stats s
     26c:	65 74 20 4e 00                                      et N.

00000271 <dumpCLIUsage()::__c>:
     271:	52 20 4e 00                                         R N.

00000275 <dumpCLIUsage()::__c>:
     275:	51 75 69 63 6b 20 48 65 61 74 20 28 42 41 4b 45     Quick Heat (BAKE
     285:	29 00                                               ).

00000287 <dumpCLIUsage()::__c>:
     287:	6d 69 6e 69 6d 75 6d 20 25 20 66 6f 72 20 76 61     minimum % for va
     297:	6c 76 65 20 74 6f 20 62 65 20 63 6f 6e 73 69 64     lve to be consid
     2a7:	65 72 65 64 20 4f 70 65 6e 00                       ered Open.

000002b1 <dumpCLIUsage()::__c>:
     2b1:	4f 20 50 50 00                                      O PP.

000002b6 <dumpCLIUsage()::__c>:
     2b6:	75 73 65 20 64 65 66 61 75 6c 74 20 4f 70 65 6e     use default Open
     2c6:	20 25 00                                             %.

000002c9 <dumpCLIUsage()::__c>:
     2c9:	50 72 6f 67 72 61 6d 3a 20 77 61 72 6d 20 64 61     Program: warm da
     2d9:	69 6c 79 20 73 74 61 72 74 69 6e 67 20 61 74 20     ily starting at 
     2e9:	48 48 20 4d 4d 20 73 63 68 65 64 75 6c 65 20 53     HH MM schedule S
	...

000002fa <dumpCLIUsage()::__c>:
     2fa:	50 20 48 48 20 4d 4d 20 53 00                       P HH MM S.

00000304 <dumpCLIUsage()::__c>:
     304:	50 72 6f 67 72 61 6d 3a 20 77 61 72 6d 20 64 61     Program: warm da
     314:	69 6c 79 20 73 74 61 72 74 69 6e 67 20 61 74 20     ily starting at 
     324:	48 48 20 4d 4d 20 73 63 68 65 64 75 6c 65 20 30     HH MM schedule 0
	...

00000335 <dumpCLIUsage()::__c>:
     335:	50 20 48 48 20 4d 4d 00                             P HH MM.

0000033d <dumpCLIUsage()::__c>:
     33d:	4c 65 61 72 6e 20 74 6f 20 77 61 72 6d 20 65 76     Learn to warm ev
     34d:	65 72 79 20 32 34 68 20 66 72 6f 6d 20 6e 6f 77     ery 24h from now
     35d:	2c 20 6f 72 20 63 6c 65 61 72 20 69 66 20 69 6e     , or clear if in
     36d:	20 66 72 6f 73 74 20 6d 6f 64 65 2c 20 73 63 68      frost mode, sch
     37d:	65 64 75 6c 65 20 53 00                             edule S.

00000385 <dumpCLIUsage()::__c>:
     385:	4c 20 53 00                                         L S.

00000389 <dumpCLIUsage()::__c>:
     389:	4c 65 61 72 6e 20 74 6f 20 77 61 72 6d 20 65 76     Learn to warm ev
     399:	65 72 79 20 32 34 68 20 66 72 6f 6d 20 6e 6f 77     ery 24h from now
     3a9:	2c 20 63 6c 65 61 72 20 69 66 20 69 6e 20 66 72     , clear if in fr
     3b9:	6f 73 74 20 6d 6f 64 65 2c 20 73 63 68 65 64 75     ost mode, schedu
     3c9:	6c 65 20 30 00                                      le 0.

000003ce <dumpCLIUsage()::__c>:
     3ce:	73 65 74 20 77 69 72 65 6c 65 73 73 20 46 48 54     set wireless FHT
     3de:	38 56 20 48 6f 75 73 65 20 63 6f 64 65 73 20 31     8V House codes 1
     3ee:	26 32 00                                            &2.

000003f1 <dumpCLIUsage()::__c>:
     3f1:	48 20 48 31 20 48 32 00                             H H1 H2.

000003f9 <dumpCLIUsage()::__c>:
     3f9:	63 6c 65 61 72 20 77 69 72 65 6c 65 73 73 20 46     clear wireless F
     409:	48 54 38 56 20 48 6f 75 73 65 20 63 6f 64 65 73     HT8V House codes
	...

0000041a <dumpCLIUsage()::__c>:
     41a:	73 65 74 20 46 72 6f 73 74 20 74 65 6d 70 20 43     set Frost temp C
     42a:	43 00                                               C.

0000042c <dumpCLIUsage()::__c>:
     42c:	46 20 43 43 00                                      F CC.

00000431 <dumpCLIUsage()::__c>:
     431:	46 72 6f 73 74 00                                   Frost.

00000437 <dumpCLIUsage()::__c>:
     437:	45 78 69 74 20 43 4c 49 00                          Exit CLI.

00000440 <dumpCLIUsage()::__c>:
     440:	44 75 6d 70 20 73 74 61 74 73 20 73 65 74 20 4e     Dump stats set N
	...

00000451 <dumpCLIUsage()::__c>:
     451:	44 20 4e 00                                         D N.

00000455 <dumpCLIUsage()::__c>:
     455:	43 65 6e 74 72 61 6c 20 68 75 62 3a 20 6d 69 6e     Central hub: min
     465:	69 6d 75 6d 20 4d 20 6d 69 6e 73 20 6f 6e 2c 20     imum M mins on, 
     475:	30 20 64 69 73 61 62 6c 65 64 00                    0 disabled.

00000480 <dumpCLIUsage()::__c>:
     480:	43 20 4d 00                                         C M.

00000484 <dumpCLIUsage()::__c>:
     484:	74 68 69 73 20 68 65 6c 70 00                       this help.

0000048e <dumpCLIUsage()::__c>:
     48e:	43 4c 49 20 75 73 61 67 65 3a 00                    CLI usage:.

00000499 <InvalidIgnored()::__c>:
     499:	49 6e 76 61 6c 69 64 2c 20 69 67 6e 6f 72 65 64     Invalid, ignored
     4a9:	2e 00                                               ..

000004ab <serialStatusReport()::__c>:
     4ab:	48 43 00                                            HC.

000004ae <loop::__c>:
     4ae:	45 52 52 4f 52 3a 20 6c 6f 6f 70 28 29 20 6f 76     ERROR: loop() ov
     4be:	65 72 72 75 6e 21 00                                errun!.

000004c5 <loop::__c>:
     4c5:	42 6f 69 6c 65 72 20 6f 75 74 3a 20 6f 66 66 00     Boiler out: off.

000004d5 <loop::__c>:
     4d5:	42 6f 69 6c 65 72 20 6f 75 74 3a 20 6f 6e 00        Boiler out: on.

000004e4 <loop::__c>:
     4e4:	42 6f 69 6c 65 72 20 6f 6e 2c 20 6d 69 6e 73 20     Boiler on, mins 
     4f4:	6c 65 66 74 3a 20 00                                left: .

000004fb <loop::__c>:
     4fb:	45 78 74 72 61 20 54 58 00                          Extra TX.

00000504 <loop::__c>:
     504:	43 61 6c 6c 20 66 6f 72 20 68 65 61 74 20 66 72     Call for heat fr
     514:	6f 6d 20 00                                         om .

00000518 <setup::__c>:
     518:	73 6c 6f 77 20 52 54 43 20 63 6c 6f 63 6b 20 4f     slow RTC clock O
     528:	4b 00                                               K.

0000052a <setup::__c>:
     52a:	58 54 41 4c 20 64 65 61 64 00                       XTAL dead.

00000534 <setup::__c>:
     534:	41 73 79 6e 63 20 33 32 37 36 38 48 7a 20 63 6c     Async 32768Hz cl
     544:	6f 63 6b 20 6d 61 79 20 6e 6f 74 20 62 65 20 72     ock may not be r
     554:	75 6e 6e 69 6e 67 21 00                             unning!.

0000055c <setup::__c>:
     55c:	53 6c 65 65 70 69 6e 67 20 74 6f 20 6c 65 74 20     Sleeping to let 
     56c:	61 73 79 6e 63 20 33 32 37 36 38 48 7a 20 63 6c     async 32768Hz cl
     57c:	6f 63 6b 20 73 74 61 72 74 2e 2e 2e 00              ock start....

00000589 <setup::__c>:
     589:	6c 69 67 68 74 2f 74 65 6d 70 20 4f 4b 00           light/temp OK.

00000597 <setup::__c>:
     597:	4c 20 73 74 75 63 6b 00                             L stuck.

0000059f <setup::__c>:
     59f:	4d 20 73 74 75 63 6b 00                             M stuck.

000005a7 <setup::__c>:
     5a7:	74 65 6d 70 3a 20 00                                temp: .

000005ae <setup::__c>:
     5ae:	6c 69 67 68 74 3a 20 00                             light: .

000005b6 <setup::__c>:
     5b6:	47 61 74 68 65 72 69 6e 67 20 69 6e 69 74 69 61     Gathering initia
     5c6:	6c 20 69 6e 70 75 74 73 20 61 6e 64 20 63 6f 6d     l inputs and com
     5d6:	70 75 74 69 6e 67 20 74 61 72 67 65 74 2f 64 65     puting target/de
     5e6:	6d 61 6e 64 2e 2e 2e 00                             mand....

000005ee <setup::__c>:
     5ee:	69 6e 74 65 72 6e 61 6c 20 73 65 6e 73 6f 72 73     internal sensors
     5fe:	20 4f 4b 2c 20 6e 65 78 74 20 6c 69 67 68 74 2f      OK, next light/
     60e:	74 65 6d 70 2f 6f 74 68 65 72 00                    temp/other.

00000619 <setup::__c>:
     619:	43 20 2f 20 00                                      C / .

0000061e <setup::__c>:
     61e:	49 6e 74 20 74 65 6d 70 3a 20 00                    Int temp: .

00000629 <setup::__c>:
     629:	6d 56 00                                            mV.

0000062c <setup::__c>:
     62c:	56 63 63 3a 20 00                                   Vcc: .

00000632 <setup::__c>:
     632:	52 46 4d 32 33 20 4f 4b 00                          RFM23 OK.

0000063b <setup::__c>:
     63b:	61 62 6f 75 74 20 74 6f 20 74 65 73 74 20 52 46     about to test RF
     64b:	4d 32 33 00                                         M23.

0000064f <setup::__c>:
     64f:	46 72 65 65 20 52 41 4d 3a 20 00                    Free RAM: .

0000065a <setup::__c>:
     65a:	52 65 73 65 74 20 63 6f 75 6e 74 3a 20 00           Reset count: .

00000668 <setup::__c>:
     668:	44 45 42 55 47 20 6d 6f 64 65 20 77 69 74 68 20     DEBUG mode with 
     678:	73 65 72 69 61 6c 20 6c 6f 67 67 69 6e 67 00        serial logging.

00000687 <setup::__c>:
     687:	0d 0a 4f 70 65 6e 54 52 56 20 62 6f 6f 74 69 6e     ..OpenTRV bootin
     697:	67 3a 20 00                                         g: .

0000069b <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     69b:	3a 20 00                                            : .

0000069e <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     69e:	70 6f 73 50 4f 53 54 3a 20 00                       posPOST: .

000006a8 <serialPrintlnBuildVersion()::__c>:
     6a8:	20 32 31 3a 31 34 3a 35 33 00                        21:14:53.

000006b2 <serialPrintlnBuildVersion()::__c>:
     6b2:	3b 20 63 6f 64 65 20 00                             ; code .

000006ba <serialPrintlnBuildVersion()::__c>:
     6ba:	62 6f 61 72 64 20 56 30 2e 32 20 52 45 56 00        board V0.2 REV.

000006c9 <port_to_mode_PGM>:
     6c9:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000006d3 <port_to_output_PGM>:
     6d3:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000006dd <port_to_input_PGM>:
     6dd:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

000006e7 <digital_pin_to_port_PGM>:
     6e7:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     6f7:	03 03 03 03                                         ....

000006fb <digital_pin_to_bit_mask_PGM>:
     6fb:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     70b:	04 08 10 20                                         ... 

0000070f <digital_pin_to_timer_PGM>:
     70f:	00 00 00 07 00 02 01 00 00 03 04 06 00 00 00 00     ................
     71f:	00 00 00 00 00                                      .....

00000724 <__ctors_start>:
     724:	ca 11       	cpse	r28, r10
     726:	35 1e       	adc	r3, r21
     728:	43 23       	and	r20, r19
     72a:	01 29       	or	r16, r1

0000072c <__ctors_end>:
     72c:	11 24       	eor	r1, r1
     72e:	1f be       	out	0x3f, r1	; 63
     730:	cf ef       	ldi	r28, 0xFF	; 255
     732:	d8 e0       	ldi	r29, 0x08	; 8
     734:	de bf       	out	0x3e, r29	; 62
     736:	cd bf       	out	0x3d, r28	; 61

00000738 <__do_copy_data>:
     738:	11 e0       	ldi	r17, 0x01	; 1
     73a:	a0 e0       	ldi	r26, 0x00	; 0
     73c:	b1 e0       	ldi	r27, 0x01	; 1
     73e:	ee eb       	ldi	r30, 0xBE	; 190
     740:	f9 e5       	ldi	r31, 0x59	; 89
     742:	02 c0       	rjmp	.+4      	; 0x748 <.do_copy_data_start>

00000744 <.do_copy_data_loop>:
     744:	05 90       	lpm	r0, Z+
     746:	0d 92       	st	X+, r0

00000748 <.do_copy_data_start>:
     748:	a2 33       	cpi	r26, 0x32	; 50
     74a:	b1 07       	cpc	r27, r17
     74c:	d9 f7       	brne	.-10     	; 0x744 <.do_copy_data_loop>

0000074e <__do_clear_bss>:
     74e:	13 e0       	ldi	r17, 0x03	; 3
     750:	a2 e3       	ldi	r26, 0x32	; 50
     752:	b1 e0       	ldi	r27, 0x01	; 1
     754:	01 c0       	rjmp	.+2      	; 0x758 <.do_clear_bss_start>

00000756 <.do_clear_bss_loop>:
     756:	1d 92       	st	X+, r1

00000758 <.do_clear_bss_start>:
     758:	a7 34       	cpi	r26, 0x47	; 71
     75a:	b1 07       	cpc	r27, r17
     75c:	e1 f7       	brne	.-8      	; 0x756 <.do_clear_bss_loop>

0000075e <__do_global_ctors>:
     75e:	17 e0       	ldi	r17, 0x07	; 7
     760:	cc e2       	ldi	r28, 0x2C	; 44
     762:	d7 e0       	ldi	r29, 0x07	; 7
     764:	04 c0       	rjmp	.+8      	; 0x76e <.do_global_ctors_start>

00000766 <.do_global_ctors_loop>:
     766:	22 97       	sbiw	r28, 0x02	; 2
     768:	fe 01       	movw	r30, r28
     76a:	0e 94 d9 2c 	call	0x59b2	; 0x59b2 <__tablejump__>

0000076e <.do_global_ctors_start>:
     76e:	c4 32       	cpi	r28, 0x24	; 36
     770:	d1 07       	cpc	r29, r17
     772:	c9 f7       	brne	.-14     	; 0x766 <.do_global_ctors_loop>
     774:	0e 94 57 29 	call	0x52ae	; 0x52ae <main>
     778:	0c 94 dd 2c 	jmp	0x59ba	; 0x59ba <_exit>

0000077c <__bad_interrupt>:
     77c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000780 <abort>:
     780:	81 e0       	ldi	r24, 0x01	; 1
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	f8 94       	cli
     786:	0c 94 dd 2c 	jmp	0x59ba	; 0x59ba <_exit>

0000078a <atoi>:
     78a:	fc 01       	movw	r30, r24
     78c:	88 27       	eor	r24, r24
     78e:	99 27       	eor	r25, r25
     790:	e8 94       	clt
     792:	21 91       	ld	r18, Z+
     794:	20 32       	cpi	r18, 0x20	; 32
     796:	e9 f3       	breq	.-6      	; 0x792 <atoi+0x8>
     798:	29 30       	cpi	r18, 0x09	; 9
     79a:	10 f0       	brcs	.+4      	; 0x7a0 <atoi+0x16>
     79c:	2e 30       	cpi	r18, 0x0E	; 14
     79e:	c8 f3       	brcs	.-14     	; 0x792 <atoi+0x8>
     7a0:	2b 32       	cpi	r18, 0x2B	; 43
     7a2:	41 f0       	breq	.+16     	; 0x7b4 <atoi+0x2a>
     7a4:	2d 32       	cpi	r18, 0x2D	; 45
     7a6:	39 f4       	brne	.+14     	; 0x7b6 <atoi+0x2c>
     7a8:	68 94       	set
     7aa:	04 c0       	rjmp	.+8      	; 0x7b4 <atoi+0x2a>
     7ac:	0e 94 53 04 	call	0x8a6	; 0x8a6 <__mulhi_const_10>
     7b0:	82 0f       	add	r24, r18
     7b2:	91 1d       	adc	r25, r1
     7b4:	21 91       	ld	r18, Z+
     7b6:	20 53       	subi	r18, 0x30	; 48
     7b8:	2a 30       	cpi	r18, 0x0A	; 10
     7ba:	c0 f3       	brcs	.-16     	; 0x7ac <atoi+0x22>
     7bc:	1e f4       	brtc	.+6      	; 0x7c4 <atoi+0x3a>
     7be:	90 95       	com	r25
     7c0:	81 95       	neg	r24
     7c2:	9f 4f       	sbci	r25, 0xFF	; 255
     7c4:	08 95       	ret

000007c6 <strlen_P>:
     7c6:	fc 01       	movw	r30, r24
     7c8:	05 90       	lpm	r0, Z+
     7ca:	00 20       	and	r0, r0
     7cc:	e9 f7       	brne	.-6      	; 0x7c8 <strlen_P+0x2>
     7ce:	80 95       	com	r24
     7d0:	90 95       	com	r25
     7d2:	8e 0f       	add	r24, r30
     7d4:	9f 1f       	adc	r25, r31
     7d6:	08 95       	ret

000007d8 <strtok_r>:
     7d8:	00 97       	sbiw	r24, 0x00	; 0
     7da:	31 f4       	brne	.+12     	; 0x7e8 <strtok_r+0x10>
     7dc:	da 01       	movw	r26, r20
     7de:	8d 91       	ld	r24, X+
     7e0:	9c 91       	ld	r25, X
     7e2:	00 97       	sbiw	r24, 0x00	; 0
     7e4:	09 f4       	brne	.+2      	; 0x7e8 <strtok_r+0x10>
     7e6:	0e c0       	rjmp	.+28     	; 0x804 <strtok_r+0x2c>
     7e8:	dc 01       	movw	r26, r24
     7ea:	fb 01       	movw	r30, r22
     7ec:	3d 91       	ld	r19, X+
     7ee:	21 91       	ld	r18, Z+
     7f0:	22 23       	and	r18, r18
     7f2:	19 f0       	breq	.+6      	; 0x7fa <strtok_r+0x22>
     7f4:	32 17       	cp	r19, r18
     7f6:	c9 f3       	breq	.-14     	; 0x7ea <strtok_r+0x12>
     7f8:	fa cf       	rjmp	.-12     	; 0x7ee <strtok_r+0x16>
     7fa:	33 23       	and	r19, r19
     7fc:	31 f4       	brne	.+12     	; 0x80a <strtok_r+0x32>
     7fe:	da 01       	movw	r26, r20
     800:	1d 92       	st	X+, r1
     802:	1c 92       	st	X, r1
     804:	88 27       	eor	r24, r24
     806:	99 27       	eor	r25, r25
     808:	08 95       	ret
     80a:	11 97       	sbiw	r26, 0x01	; 1
     80c:	af 93       	push	r26
     80e:	bf 93       	push	r27
     810:	fb 01       	movw	r30, r22
     812:	3d 91       	ld	r19, X+
     814:	21 91       	ld	r18, Z+
     816:	32 17       	cp	r19, r18
     818:	71 f4       	brne	.+28     	; 0x836 <strtok_r+0x5e>
     81a:	33 23       	and	r19, r19
     81c:	21 f4       	brne	.+8      	; 0x826 <strtok_r+0x4e>
     81e:	88 27       	eor	r24, r24
     820:	99 27       	eor	r25, r25
     822:	11 97       	sbiw	r26, 0x01	; 1
     824:	02 c0       	rjmp	.+4      	; 0x82a <strtok_r+0x52>
     826:	1e 92       	st	-X, r1
     828:	11 96       	adiw	r26, 0x01	; 1
     82a:	fa 01       	movw	r30, r20
     82c:	a1 93       	st	Z+, r26
     82e:	b0 83       	st	Z, r27
     830:	9f 91       	pop	r25
     832:	8f 91       	pop	r24
     834:	08 95       	ret
     836:	22 23       	and	r18, r18
     838:	69 f7       	brne	.-38     	; 0x814 <strtok_r+0x3c>
     83a:	ea cf       	rjmp	.-44     	; 0x810 <strtok_r+0x38>

0000083c <strupr>:
     83c:	dc 01       	movw	r26, r24
     83e:	6c 91       	ld	r22, X
     840:	61 56       	subi	r22, 0x61	; 97
     842:	6a 31       	cpi	r22, 0x1A	; 26
     844:	08 f0       	brcs	.+2      	; 0x848 <strupr+0xc>
     846:	60 5e       	subi	r22, 0xE0	; 224
     848:	6f 5b       	subi	r22, 0xBF	; 191
     84a:	6d 93       	st	X+, r22
     84c:	c1 f7       	brne	.-16     	; 0x83e <strupr+0x2>
     84e:	08 95       	ret

00000850 <__eerd_word>:
     850:	df 92       	push	r13
     852:	ef 92       	push	r14
     854:	ff 92       	push	r15
     856:	0f 93       	push	r16
     858:	1f 93       	push	r17
     85a:	7b 01       	movw	r14, r22
     85c:	8c 01       	movw	r16, r24
     85e:	fb 01       	movw	r30, r22
     860:	09 95       	icall
     862:	d8 2e       	mov	r13, r24
     864:	c8 01       	movw	r24, r16
     866:	01 96       	adiw	r24, 0x01	; 1
     868:	f7 01       	movw	r30, r14
     86a:	09 95       	icall
     86c:	98 2f       	mov	r25, r24
     86e:	8d 2d       	mov	r24, r13
     870:	1f 91       	pop	r17
     872:	0f 91       	pop	r16
     874:	ff 90       	pop	r15
     876:	ef 90       	pop	r14
     878:	df 90       	pop	r13
     87a:	08 95       	ret

0000087c <__eewr_word>:
     87c:	df 92       	push	r13
     87e:	ef 92       	push	r14
     880:	ff 92       	push	r15
     882:	0f 93       	push	r16
     884:	1f 93       	push	r17
     886:	d7 2e       	mov	r13, r23
     888:	7a 01       	movw	r14, r20
     88a:	8c 01       	movw	r16, r24
     88c:	fa 01       	movw	r30, r20
     88e:	09 95       	icall
     890:	c8 01       	movw	r24, r16
     892:	01 96       	adiw	r24, 0x01	; 1
     894:	6d 2d       	mov	r22, r13
     896:	f7 01       	movw	r30, r14
     898:	09 95       	icall
     89a:	1f 91       	pop	r17
     89c:	0f 91       	pop	r16
     89e:	ff 90       	pop	r15
     8a0:	ef 90       	pop	r14
     8a2:	df 90       	pop	r13
     8a4:	08 95       	ret

000008a6 <__mulhi_const_10>:
     8a6:	7a e0       	ldi	r23, 0x0A	; 10
     8a8:	97 9f       	mul	r25, r23
     8aa:	90 2d       	mov	r25, r0
     8ac:	87 9f       	mul	r24, r23
     8ae:	80 2d       	mov	r24, r0
     8b0:	91 0d       	add	r25, r1
     8b2:	11 24       	eor	r1, r1
     8b4:	08 95       	ret

000008b6 <isRoomLit()>:

static bool isRoomLitFlag;

// Returns true if room/environs well enough lit for normal activity.
// Based on results of last call to readAmbientLight().
bool isRoomLit() { return(isRoomLitFlag); }
     8b6:	80 91 32 01 	lds	r24, 0x0132
     8ba:	08 95       	ret

000008bc <getAmbientLight()>:

// Ambient light levels in range [0,1023].
static int ambientLightLevel;

// Return previously-read (with readAmbientLight()) ambient light level in range [0,1023]; very fast.
int getAmbientLight() { return(ambientLightLevel); }
     8bc:	80 91 33 01 	lds	r24, 0x0133
     8c0:	90 91 34 01 	lds	r25, 0x0134
     8c4:	08 95       	ret

000008c6 <readAmbientLight()>:
// Measure/store/return the current room ambient light levels in range [0,1023].
// This may consume significant power and time.
// Probably no need to do this more than (say) once per minute.
// This implementation expects LDR (1M dark resistance) from IO_POWER_UP to LDR_SENSOR_AIN and 100k to ground.
// (Not intended to be called from ISR.)
int readAmbientLight()
     8c6:	cf 93       	push	r28
     8c8:	df 93       	push	r29
  {
  power_intermittent_peripherals_enable(true);
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	0e 94 61 11 	call	0x22c2	; 0x22c2 <power_intermittent_peripherals_enable(bool)>
  const int al = analogueNoiseReducedRead(LDR_SENSOR_AIN, DEFAULT); // Vcc reference.
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	61 e0       	ldi	r22, 0x01	; 1
     8d6:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <analogueNoiseReducedRead(int, unsigned char)>
     8da:	ec 01       	movw	r28, r24
  power_intermittent_peripherals_disable();
     8dc:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <power_intermittent_peripherals_disable()>

  // TODO: capture entropy from changed LS bits esp if reduced-noise version doesn't change.

  // Adjust room-lit flag, with hysteresis.
  if(al < LDR_THR_LOW)
     8e0:	c0 3a       	cpi	r28, 0xA0	; 160
     8e2:	d1 05       	cpc	r29, r1
     8e4:	1c f4       	brge	.+6      	; 0x8ec <readAmbientLight()+0x26>
    { isRoomLitFlag = false; }
     8e6:	10 92 32 01 	sts	0x0132, r1
     8ea:	13 c0       	rjmp	.+38     	; 0x912 <__stack+0x13>
  else if(al > LDR_THR_HIGH)
     8ec:	c9 3c       	cpi	r28, 0xC9	; 201
     8ee:	d1 05       	cpc	r29, r1
     8f0:	84 f0       	brlt	.+32     	; 0x912 <__stack+0x13>
    {
    // Take sharp transition from dark to light as possible indication of occupancy, eg light flicked on.
    // TODO: consider refusal to trigger from zero to avoid power-up in light conditions causing transition. 
    if((!isRoomLitFlag) && (ambientLightLevel < LDR_THR_LOW)) { markAsPossiblyOccupied(); }
     8f2:	80 91 32 01 	lds	r24, 0x0132
     8f6:	88 23       	and	r24, r24
     8f8:	49 f4       	brne	.+18     	; 0x90c <__stack+0xd>
     8fa:	80 91 33 01 	lds	r24, 0x0133
     8fe:	90 91 34 01 	lds	r25, 0x0134
     902:	80 3a       	cpi	r24, 0xA0	; 160
     904:	91 05       	cpc	r25, r1
     906:	14 f4       	brge	.+4      	; 0x90c <__stack+0xd>
     908:	0e 94 30 07 	call	0xe60	; 0xe60 <markAsPossiblyOccupied()>

    isRoomLitFlag = true;
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	80 93 32 01 	sts	0x0132, r24
    }

  // Store new value.
  ambientLightLevel = al;
     912:	d0 93 34 01 	sts	0x0134, r29
     916:	c0 93 33 01 	sts	0x0133, r28
  DEBUG_SERIAL_PRINT(isRoomLitFlag);
  DEBUG_SERIAL_PRINTLN();
#endif

  return(al);
  }
     91a:	ce 01       	movw	r24, r28
     91c:	df 91       	pop	r29
     91e:	cf 91       	pop	r28
     920:	08 95       	ret

00000922 <getTRVPercentOpen()>:
#include "Temp_Pot.h"
#include "UI_Minimal.h"

// Percentage open for local TRV being controlled in range [0,100]; 0 is closed/off and is also the initial state.
static uint8_t TRVPercentOpen;
uint8_t getTRVPercentOpen() { return(TRVPercentOpen); }
     922:	80 91 3d 01 	lds	r24, 0x013D
     926:	08 95       	ret

00000928 <getTargetTempC()>:

// Target temperature in Centigrade.
static uint8_t targetTempC;
uint8_t getTargetTempC() { return(targetTempC); }
     928:	80 91 3c 01 	lds	r24, 0x013C
     92c:	08 95       	ret

0000092e <getFROSTTargetC()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     92e:	f9 99       	sbic	0x1f, 1	; 31
     930:	fe cf       	rjmp	.-4      	; 0x92e <getFROSTTargetC()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     932:	8e e0       	ldi	r24, 0x0E	; 14
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	92 bd       	out	0x22, r25	; 34
     938:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     93a:	f8 9a       	sbi	0x1f, 0	; 31
     93c:	90 b5       	in	r25, 0x20	; 32
uint8_t getFROSTTargetC()
  {
  // Get persisted value, if any.
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_FROST_C);
  // If out of bounds or no stored value then use default.
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(FROST); }
     93e:	89 2f       	mov	r24, r25
     940:	85 50       	subi	r24, 0x05	; 5
     942:	8b 35       	cpi	r24, 0x5B	; 91
     944:	08 f0       	brcs	.+2      	; 0x948 <getFROSTTargetC()+0x1a>
     946:	95 e0       	ldi	r25, 0x05	; 5
  // Return valid persisted value.
  return(stored);
  }
     948:	89 2f       	mov	r24, r25
     94a:	08 95       	ret

0000094c <getWARMTargetC()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     94c:	f9 99       	sbic	0x1f, 1	; 31
     94e:	fe cf       	rjmp	.-4      	; 0x94c <getWARMTargetC()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     950:	8f e0       	ldi	r24, 0x0F	; 15
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	92 bd       	out	0x22, r25	; 34
     956:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     958:	f8 9a       	sbi	0x1f, 0	; 31
     95a:	20 b5       	in	r18, 0x20	; 32
uint8_t getWARMTargetC()
  {
  // Get persisted value, if any.
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_WARM_C);
  // If out of bounds or no stored value then use default (or frost value if set and higher).
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(fnmax((uint8_t)WARM, getFROSTTargetC())); }
     95c:	82 2f       	mov	r24, r18
     95e:	85 50       	subi	r24, 0x05	; 5
     960:	8b 35       	cpi	r24, 0x5B	; 91
     962:	98 f0       	brcs	.+38     	; 0x98a <getWARMTargetC()+0x3e>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     964:	f9 99       	sbic	0x1f, 1	; 31
     966:	fe cf       	rjmp	.-4      	; 0x964 <getWARMTargetC()+0x18>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     968:	8e e0       	ldi	r24, 0x0E	; 14
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	92 bd       	out	0x22, r25	; 34
     96e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     970:	f8 9a       	sbi	0x1f, 0	; 31
     972:	90 b5       	in	r25, 0x20	; 32
uint8_t getFROSTTargetC()
  {
  // Get persisted value, if any.
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_FROST_C);
  // If out of bounds or no stored value then use default.
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(FROST); }
     974:	89 2f       	mov	r24, r25
     976:	85 50       	subi	r24, 0x05	; 5
     978:	8b 35       	cpi	r24, 0x5B	; 91
     97a:	10 f0       	brcs	.+4      	; 0x980 <getWARMTargetC()+0x34>
     97c:	81 e1       	ldi	r24, 0x11	; 17
     97e:	08 95       	ret
     980:	81 e1       	ldi	r24, 0x11	; 17
     982:	89 17       	cp	r24, r25
     984:	98 f4       	brcc	.+38     	; 0x9ac <getWARMTargetC()+0x60>
     986:	89 2f       	mov	r24, r25
     988:	08 95       	ret
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     98a:	f9 99       	sbic	0x1f, 1	; 31
     98c:	fe cf       	rjmp	.-4      	; 0x98a <getWARMTargetC()+0x3e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     98e:	8e e0       	ldi	r24, 0x0E	; 14
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	92 bd       	out	0x22, r25	; 34
     994:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     996:	f8 9a       	sbi	0x1f, 0	; 31
     998:	90 b5       	in	r25, 0x20	; 32
     99a:	89 2f       	mov	r24, r25
     99c:	85 50       	subi	r24, 0x05	; 5
     99e:	8b 35       	cpi	r24, 0x5B	; 91
     9a0:	08 f0       	brcs	.+2      	; 0x9a4 <getWARMTargetC()+0x58>
     9a2:	95 e0       	ldi	r25, 0x05	; 5
     9a4:	89 2f       	mov	r24, r25
     9a6:	92 17       	cp	r25, r18
     9a8:	08 f4       	brcc	.+2      	; 0x9ac <getWARMTargetC()+0x60>
     9aa:	82 2f       	mov	r24, r18
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_WARM_C);
  // If out of bounds or no stored value then use default (or frost value if set and higher).
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(fnmax((uint8_t)WARM, getFROSTTargetC())); }
  // Return valid persisted value (or frost value if set and higher).
  return(fnmax(stored, getFROSTTargetC()));
  }
     9ac:	08 95       	ret

000009ae <getMinBoilerOnMinutes()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     9ae:	f9 99       	sbic	0x1f, 1	; 31
     9b0:	fe cf       	rjmp	.-4      	; 0x9ae <getMinBoilerOnMinutes()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     9b2:	82 e1       	ldi	r24, 0x12	; 18
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	92 bd       	out	0x22, r25	; 34
     9b8:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     9ba:	f8 9a       	sbi	0x1f, 0	; 31
     9bc:	80 b5       	in	r24, 0x20	; 32
#endif


#ifndef getMinBoilerOnMinutes
// Get minimum on (and off) time for pointer (minutes); zero if not in hub mode.
uint8_t getMinBoilerOnMinutes() { return(~eeprom_read_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV)); }
     9be:	80 95       	com	r24
     9c0:	08 95       	ret

000009c2 <isLikelyOccupied()>:

// Returns true if the room appears to be likely occupied (with active users) now or recently.
// Operates on a timeout; calling markAsOccupied() restarts the timer.
// Defaults to false (and API still exists) when OCCUPANCY_SUPPORT not defined.
// Do not call from an ISR.
bool isLikelyOccupied() { return(0 != occupationCountdownM); }
     9c2:	80 91 3b 01 	lds	r24, 0x013B
     9c6:	81 11       	cpse	r24, r1
     9c8:	81 e0       	ldi	r24, 0x01	; 1
     9ca:	08 95       	ret

000009cc <isLikelyRecentlyOccupied()>:
// Returns true if the room appears to be likely occupied (with active users) recently.
// This uses the same timer as isOccupied() (restarted by markAsOccupied())
// but returns to false somewhat sooner for example to allow ramping up more costly occupancy detection methods
// and to allow some simple graduated occupancy responses.
// Do not call from an ISR.
bool isLikelyRecentlyOccupied() { return(occupationCountdownM > OCCUPATION_TIMEOUT_M/2); }
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	80 91 3b 01 	lds	r24, 0x013B
     9d2:	87 31       	cpi	r24, 0x17	; 23
     9d4:	08 f0       	brcs	.+2      	; 0x9d8 <isLikelyRecentlyOccupied()+0xc>
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	89 2f       	mov	r24, r25
     9da:	08 95       	ret

000009dc <markAsOccupied()>:

// Call when some strong evidence of room occupation has occurred.
// Such evidence may include operation of buttons (etc) on the unit or PIR.
// Do not call from (for example) 'on' schedule change.
// Do not call from an ISR.
void markAsOccupied() { occupationCountdownM = OCCUPATION_TIMEOUT_M; }
     9dc:	8d e2       	ldi	r24, 0x2D	; 45
     9de:	80 93 3b 01 	sts	0x013B, r24
     9e2:	08 95       	ret

000009e4 <shouldBeWarmedAtHour(unsigned char)>:

// Returns true iff room likely to be occupied and need warming at the specified hour's sample point based on collected stats.
// Used for predictively warming a room in smart mode and for choosing setback depths.
// Returns false if no good evidence to warm the room at the given time based on past history over about one week.
//   * hh hour to check for predictive warming [0,23]
bool shouldBeWarmedAtHour(const uint_least8_t hh)
     9e4:	cf 93       	push	r28
     9e6:	df 93       	push	r29
  {
#ifndef OMIT_MODULE_LDROCCUPANCYDETECTION
  // Return false if the sample hour's historic ambient light level falls in the bottom quartile.
  // Thus avoid any 'smart' warming for at least 25% of the daily cycle.
  const uint8_t smoothedAmbLight = eeprom_read_byte((uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR_SMOOTHED + hh));
     9e8:	48 2f       	mov	r20, r24
     9ea:	50 e0       	ldi	r21, 0x00	; 0
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     9ec:	f9 99       	sbic	0x1f, 1	; 31
     9ee:	fe cf       	rjmp	.-4      	; 0x9ec <shouldBeWarmedAtHour(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     9f0:	48 5b       	subi	r20, 0xB8	; 184
     9f2:	5e 4f       	sbci	r21, 0xFE	; 254
     9f4:	52 bd       	out	0x22, r21	; 34
     9f6:	41 bd       	out	0x21, r20	; 33
     9f8:	48 54       	subi	r20, 0x48	; 72
     9fa:	51 40       	sbci	r21, 0x01	; 1
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     9fc:	f8 9a       	sbi	0x1f, 0	; 31
     9fe:	60 b5       	in	r22, 0x20	; 32
     a00:	28 e4       	ldi	r18, 0x48	; 72
     a02:	31 e0       	ldi	r19, 0x01	; 1
     a04:	90 e0       	ldi	r25, 0x00	; 0
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a06:	f9 99       	sbic	0x1f, 1	; 31
     a08:	fe cf       	rjmp	.-4      	; 0xa06 <shouldBeWarmedAtHour(unsigned char)+0x22>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a0a:	32 bd       	out	0x22, r19	; 34
     a0c:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a0e:	f8 9a       	sbi	0x1f, 0	; 31
     a10:	80 b5       	in	r24, 0x20	; 32
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    {
    const uint8_t v = eeprom_read_byte(sE); 
    if(STATS_UNSET_INT == v) { return(false); } // Abort if not a full set of stats (eg at least one full days' worth). 
    if(v > sample) { if(++valuesHigher >= 18) { return(true); } } // Stop as soon as known to be in lower quartile.
     a12:	68 17       	cp	r22, r24
     a14:	20 f4       	brcc	.+8      	; 0xa1e <shouldBeWarmedAtHour(unsigned char)+0x3a>
     a16:	9f 5f       	subi	r25, 0xFF	; 255
     a18:	92 31       	cpi	r25, 0x12	; 18
     a1a:	08 f0       	brcs	.+2      	; 0xa1e <shouldBeWarmedAtHour(unsigned char)+0x3a>
     a1c:	55 c0       	rjmp	.+170    	; 0xac8 <shouldBeWarmedAtHour(unsigned char)+0xe4>
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
static bool inBottomQuartile(uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
     a1e:	2f 5f       	subi	r18, 0xFF	; 255
     a20:	3f 4f       	sbci	r19, 0xFF	; 255
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	20 36       	cpi	r18, 0x60	; 96
     a26:	38 07       	cpc	r19, r24
     a28:	71 f7       	brne	.-36     	; 0xa06 <shouldBeWarmedAtHour(unsigned char)+0x22>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a2a:	f9 99       	sbic	0x1f, 1	; 31
     a2c:	fe cf       	rjmp	.-4      	; 0xa2a <shouldBeWarmedAtHour(unsigned char)+0x46>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a2e:	40 5a       	subi	r20, 0xA0	; 160
     a30:	5e 4f       	sbci	r21, 0xFE	; 254
     a32:	52 bd       	out	0x22, r21	; 34
     a34:	41 bd       	out	0x21, r20	; 33
     a36:	40 56       	subi	r20, 0x60	; 96
     a38:	51 40       	sbci	r21, 0x01	; 1
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a3a:	f8 9a       	sbi	0x1f, 0	; 31
     a3c:	80 b5       	in	r24, 0x20	; 32
#endif

  // Return false if no WARM mode this hour for the last week (ie the unit needs reminding at least once per week).
  // Return true if this hour was in WARM mode yesterday or a week ago, and at least one other day.
  const uint8_t warmHistory = eeprom_read_byte((uint8_t *)(EE_START_LAST_WARMMODE_BY_HOUR + hh));
  if(0 == (0x80 & warmHistory)) // This hour has a history.
     a3e:	87 fd       	sbrc	r24, 7
     a40:	0e c0       	rjmp	.+28     	; 0xa5e <shouldBeWarmedAtHour(unsigned char)+0x7a>
    {
    if(0 == warmHistory) // No explicit WARM for a week at this hour, so prevent 'smart' warming.
     a42:	88 23       	and	r24, r24
     a44:	09 f4       	brne	.+2      	; 0xa48 <shouldBeWarmedAtHour(unsigned char)+0x64>
     a46:	40 c0       	rjmp	.+128    	; 0xac8 <shouldBeWarmedAtHour(unsigned char)+0xe4>
      { return(false); }
    if((0 != (0x41 & warmHistory)) && (0 != (0x3e & warmHistory)))
     a48:	28 2f       	mov	r18, r24
     a4a:	30 e0       	ldi	r19, 0x00	; 0
     a4c:	c9 01       	movw	r24, r18
     a4e:	81 74       	andi	r24, 0x41	; 65
     a50:	90 70       	andi	r25, 0x00	; 0
     a52:	89 2b       	or	r24, r25
     a54:	21 f0       	breq	.+8      	; 0xa5e <shouldBeWarmedAtHour(unsigned char)+0x7a>
     a56:	2e 73       	andi	r18, 0x3E	; 62
     a58:	30 70       	andi	r19, 0x00	; 0
     a5a:	23 2b       	or	r18, r19
     a5c:	99 f5       	brne	.+102    	; 0xac4 <shouldBeWarmedAtHour(unsigned char)+0xe0>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     a5e:	f9 99       	sbic	0x1f, 1	; 31
     a60:	fe cf       	rjmp	.-4      	; 0xa5e <shouldBeWarmedAtHour(unsigned char)+0x7a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     a62:	48 5e       	subi	r20, 0xE8	; 232
     a64:	5e 4f       	sbci	r21, 0xFE	; 254
     a66:	52 bd       	out	0x22, r21	; 34
     a68:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     a6a:	f8 9a       	sbi	0x1f, 0	; 31
     a6c:	80 b5       	in	r24, 0x20	; 32

// Reverses range compression done by compressTempC16(); results in range [0,100], with varying precision based on original value.
// 0xff (or other invalid) input results in STATS_UNSET_INT. 
int expandTempC16(uint8_t cTemp)
  {
  if(cTemp < COMPRESSION_C16_LOW_THR_AFTER) { return(cTemp << 3); }
     a6e:	80 32       	cpi	r24, 0x20	; 32
     a70:	40 f4       	brcc	.+16     	; 0xa82 <shouldBeWarmedAtHour(unsigned char)+0x9e>
     a72:	c8 2f       	mov	r28, r24
     a74:	d0 e0       	ldi	r29, 0x00	; 0
     a76:	43 e0       	ldi	r20, 0x03	; 3
     a78:	cc 0f       	add	r28, r28
     a7a:	dd 1f       	adc	r29, r29
     a7c:	4a 95       	dec	r20
     a7e:	e1 f7       	brne	.-8      	; 0xa78 <shouldBeWarmedAtHour(unsigned char)+0x94>
     a80:	14 c0       	rjmp	.+40     	; 0xaaa <shouldBeWarmedAtHour(unsigned char)+0xc6>
  if(cTemp < COMPRESSION_C16_HIGH_THR_AFTER)
     a82:	80 36       	cpi	r24, 0x60	; 96
     a84:	38 f4       	brcc	.+14     	; 0xa94 <shouldBeWarmedAtHour(unsigned char)+0xb0>
    { return(((cTemp - COMPRESSION_C16_LOW_THR_AFTER) << 1) + COMPRESSION_C16_LOW_THRESHOLD); }
     a86:	c8 2f       	mov	r28, r24
     a88:	d0 e0       	ldi	r29, 0x00	; 0
     a8a:	cc 0f       	add	r28, r28
     a8c:	dd 1f       	adc	r29, r29
     a8e:	c0 54       	subi	r28, 0x40	; 64
     a90:	df 4f       	sbci	r29, 0xFF	; 255
     a92:	0b c0       	rjmp	.+22     	; 0xaaa <shouldBeWarmedAtHour(unsigned char)+0xc6>
  if(cTemp <= COMPRESSION_C16_CEIL_VAL_AFTER)
     a94:	89 3f       	cpi	r24, 0xF9	; 249
     a96:	c0 f4       	brcc	.+48     	; 0xac8 <shouldBeWarmedAtHour(unsigned char)+0xe4>
    { return(((cTemp - COMPRESSION_C16_HIGH_THR_AFTER) << 3) + COMPRESSION_C16_HIGH_THRESHOLD); }
     a98:	c8 2f       	mov	r28, r24
     a9a:	d0 e0       	ldi	r29, 0x00	; 0
     a9c:	23 e0       	ldi	r18, 0x03	; 3
     a9e:	cc 0f       	add	r28, r28
     aa0:	dd 1f       	adc	r29, r29
     aa2:	2a 95       	dec	r18
     aa4:	e1 f7       	brne	.-8      	; 0xa9e <shouldBeWarmedAtHour(unsigned char)+0xba>
     aa6:	c0 58       	subi	r28, 0x80	; 128
     aa8:	d1 40       	sbci	r29, 0x01	; 1
  DEBUG_SERIAL_PRINT(hh);
  DEBUG_SERIAL_PRINT_FLASHSTRING("h is ");
  DEBUG_SERIAL_PRINT(smoothedTempHHNext >> 4);
  DEBUG_SERIAL_PRINTLN();
#endif
  if((STATS_UNSET_INT != smoothedTempHHNext) && (((smoothedTempHHNext+8)>>4) >= getWARMTargetC()))
     aaa:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     aae:	20 e0       	ldi	r18, 0x00	; 0
     ab0:	28 96       	adiw	r28, 0x08	; 8
     ab2:	94 e0       	ldi	r25, 0x04	; 4
     ab4:	d5 95       	asr	r29
     ab6:	c7 95       	ror	r28
     ab8:	9a 95       	dec	r25
     aba:	e1 f7       	brne	.-8      	; 0xab4 <shouldBeWarmedAtHour(unsigned char)+0xd0>
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	c8 17       	cp	r28, r24
     ac0:	d9 07       	cpc	r29, r25
     ac2:	1c f0       	brlt	.+6      	; 0xaca <shouldBeWarmedAtHour(unsigned char)+0xe6>
     ac4:	21 e0       	ldi	r18, 0x01	; 1
     ac6:	01 c0       	rjmp	.+2      	; 0xaca <shouldBeWarmedAtHour(unsigned char)+0xe6>
     ac8:	20 e0       	ldi	r18, 0x00	; 0
    { return(true); }

  // No good evidence for room to be warmed for specified hour.
  return(false);
  }
     aca:	82 2f       	mov	r24, r18
     acc:	df 91       	pop	r29
     ace:	cf 91       	pop	r28
     ad0:	08 95       	ret

00000ad2 <getByHourStat(unsigned char, unsigned char)>:
// Get raw stats value for hour HH [0,23] from stats set N from non-volatile (EEPROM) store.
// A value of 0xff (255) means unset (or out of range); other values depend on which stats set is being used.
// The stats set is determined by the order in memory.
uint8_t getByHourStat(uint8_t hh, uint8_t statsSet)
  {
  if(statsSet > (EE_END_STATS - EE_START_STATS) / EE_STATS_SET_SIZE) { return((uint8_t) 0xff); } // Invalid set.
     ad2:	65 30       	cpi	r22, 0x05	; 5
     ad4:	98 f4       	brcc	.+38     	; 0xafc <getByHourStat(unsigned char, unsigned char)+0x2a>
  if(hh > 23) { return((uint8_t) 0xff); } // Invalid hour.
     ad6:	88 31       	cpi	r24, 0x18	; 24
     ad8:	88 f4       	brcc	.+34     	; 0xafc <getByHourStat(unsigned char, unsigned char)+0x2a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     ada:	f9 99       	sbic	0x1f, 1	; 31
     adc:	fe cf       	rjmp	.-4      	; 0xada <getByHourStat(unsigned char, unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     ade:	28 2f       	mov	r18, r24
     ae0:	30 e0       	ldi	r19, 0x00	; 0
     ae2:	20 50       	subi	r18, 0x00	; 0
     ae4:	3f 4f       	sbci	r19, 0xFF	; 255
     ae6:	88 e1       	ldi	r24, 0x18	; 24
     ae8:	68 9f       	mul	r22, r24
     aea:	c0 01       	movw	r24, r0
     aec:	11 24       	eor	r1, r1
     aee:	28 0f       	add	r18, r24
     af0:	39 1f       	adc	r19, r25
     af2:	32 bd       	out	0x22, r19	; 34
     af4:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     af6:	f8 9a       	sbi	0x1f, 0	; 31
     af8:	80 b5       	in	r24, 0x20	; 32
     afa:	08 95       	ret
  return(eeprom_read_byte((uint8_t *)(EE_START_STATS + (statsSet * (int)EE_STATS_SET_SIZE) + (int)hh)));
     afc:	8f ef       	ldi	r24, 0xFF	; 255
  }
     afe:	08 95       	ret

00000b00 <compressTempC16(int)>:
#define COMPRESSION_C16_HIGH_THR_AFTER (COMPRESSION_C16_LOW_THR_AFTER + ((COMPRESSION_C16_HIGH_THRESHOLD-COMPRESSION_C16_LOW_THRESHOLD)>>1)) // High threshold after compression.
#define COMPRESSION_C16_CEIL_VAL (100<<4) // Ceiling input value to compression.
#define COMPRESSION_C16_CEIL_VAL_AFTER (COMPRESSION_C16_HIGH_THR_AFTER + ((COMPRESSION_C16_CEIL_VAL-COMPRESSION_C16_HIGH_THRESHOLD) >> 3)) // Ceiling input value after compression.
uint8_t compressTempC16(int tempC16)
  {
  if(tempC16 <= 0) { return(0); } // Clamp negative values to zero.
     b00:	18 16       	cp	r1, r24
     b02:	19 06       	cpc	r1, r25
     b04:	14 f0       	brlt	.+4      	; 0xb0a <compressTempC16(int)+0xa>
     b06:	80 e0       	ldi	r24, 0x00	; 0
     b08:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_LOW_THRESHOLD) { return(tempC16 >> 3); } // Preserve 1 bit after the binary point (0.5C precision).
     b0a:	8f 3f       	cpi	r24, 0xFF	; 255
     b0c:	91 05       	cpc	r25, r1
     b0e:	09 f0       	breq	.+2      	; 0xb12 <compressTempC16(int)+0x12>
     b10:	34 f4       	brge	.+12     	; 0xb1e <compressTempC16(int)+0x1e>
     b12:	73 e0       	ldi	r23, 0x03	; 3
     b14:	95 95       	asr	r25
     b16:	87 95       	ror	r24
     b18:	7a 95       	dec	r23
     b1a:	e1 f7       	brne	.-8      	; 0xb14 <compressTempC16(int)+0x14>
     b1c:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_HIGH_THRESHOLD)
     b1e:	21 e0       	ldi	r18, 0x01	; 1
     b20:	80 38       	cpi	r24, 0x80	; 128
     b22:	92 07       	cpc	r25, r18
     b24:	34 f4       	brge	.+12     	; 0xb32 <compressTempC16(int)+0x32>
    { return(((tempC16 - COMPRESSION_C16_LOW_THRESHOLD) >> 1) + COMPRESSION_C16_LOW_THR_AFTER); }
     b26:	80 50       	subi	r24, 0x00	; 0
     b28:	91 40       	sbci	r25, 0x01	; 1
     b2a:	95 95       	asr	r25
     b2c:	87 95       	ror	r24
     b2e:	80 5e       	subi	r24, 0xE0	; 224
     b30:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_CEIL_VAL)
     b32:	26 e0       	ldi	r18, 0x06	; 6
     b34:	80 34       	cpi	r24, 0x40	; 64
     b36:	92 07       	cpc	r25, r18
     b38:	14 f0       	brlt	.+4      	; 0xb3e <compressTempC16(int)+0x3e>
     b3a:	88 ef       	ldi	r24, 0xF8	; 248
     b3c:	08 95       	ret
    { return(((tempC16 - COMPRESSION_C16_HIGH_THRESHOLD) >> 3) + COMPRESSION_C16_HIGH_THR_AFTER); }
     b3e:	80 58       	subi	r24, 0x80	; 128
     b40:	91 40       	sbci	r25, 0x01	; 1
     b42:	53 e0       	ldi	r21, 0x03	; 3
     b44:	95 95       	asr	r25
     b46:	87 95       	ror	r24
     b48:	5a 95       	dec	r21
     b4a:	e1 f7       	brne	.-8      	; 0xb44 <compressTempC16(int)+0x44>
     b4c:	80 5a       	subi	r24, 0xA0	; 160
  return(COMPRESSION_C16_CEIL_VAL_AFTER);
  }
     b4e:	08 95       	ret

00000b50 <expandTempC16(unsigned char)>:

// Reverses range compression done by compressTempC16(); results in range [0,100], with varying precision based on original value.
// 0xff (or other invalid) input results in STATS_UNSET_INT. 
int expandTempC16(uint8_t cTemp)
  {
  if(cTemp < COMPRESSION_C16_LOW_THR_AFTER) { return(cTemp << 3); }
     b50:	80 32       	cpi	r24, 0x20	; 32
     b52:	40 f4       	brcc	.+16     	; 0xb64 <expandTempC16(unsigned char)+0x14>
     b54:	28 2f       	mov	r18, r24
     b56:	30 e0       	ldi	r19, 0x00	; 0
     b58:	a3 e0       	ldi	r26, 0x03	; 3
     b5a:	22 0f       	add	r18, r18
     b5c:	33 1f       	adc	r19, r19
     b5e:	aa 95       	dec	r26
     b60:	e1 f7       	brne	.-8      	; 0xb5a <expandTempC16(unsigned char)+0xa>
     b62:	17 c0       	rjmp	.+46     	; 0xb92 <expandTempC16(unsigned char)+0x42>
  if(cTemp < COMPRESSION_C16_HIGH_THR_AFTER)
     b64:	80 36       	cpi	r24, 0x60	; 96
     b66:	38 f4       	brcc	.+14     	; 0xb76 <expandTempC16(unsigned char)+0x26>
    { return(((cTemp - COMPRESSION_C16_LOW_THR_AFTER) << 1) + COMPRESSION_C16_LOW_THRESHOLD); }
     b68:	28 2f       	mov	r18, r24
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	22 0f       	add	r18, r18
     b6e:	33 1f       	adc	r19, r19
     b70:	20 54       	subi	r18, 0x40	; 64
     b72:	3f 4f       	sbci	r19, 0xFF	; 255
     b74:	0e c0       	rjmp	.+28     	; 0xb92 <expandTempC16(unsigned char)+0x42>
  if(cTemp <= COMPRESSION_C16_CEIL_VAL_AFTER)
     b76:	89 3f       	cpi	r24, 0xF9	; 249
     b78:	18 f0       	brcs	.+6      	; 0xb80 <expandTempC16(unsigned char)+0x30>
     b7a:	2f ef       	ldi	r18, 0xFF	; 255
     b7c:	3f e7       	ldi	r19, 0x7F	; 127
     b7e:	09 c0       	rjmp	.+18     	; 0xb92 <expandTempC16(unsigned char)+0x42>
    { return(((cTemp - COMPRESSION_C16_HIGH_THR_AFTER) << 3) + COMPRESSION_C16_HIGH_THRESHOLD); }
     b80:	28 2f       	mov	r18, r24
     b82:	30 e0       	ldi	r19, 0x00	; 0
     b84:	e3 e0       	ldi	r30, 0x03	; 3
     b86:	22 0f       	add	r18, r18
     b88:	33 1f       	adc	r19, r19
     b8a:	ea 95       	dec	r30
     b8c:	e1 f7       	brne	.-8      	; 0xb86 <expandTempC16(unsigned char)+0x36>
     b8e:	20 58       	subi	r18, 0x80	; 128
     b90:	31 40       	sbci	r19, 0x01	; 1
  return(STATS_UNSET_INT); // Invalid/unset input.
  }
     b92:	c9 01       	movw	r24, r18
     b94:	08 95       	ret

00000b96 <hasEcoBias()>:
#else
// If true (the default) then the system has an 'Eco' energy-saving bias, else it has a 'comfort' bias.
// Several system parameters are adjusted depending on the bias,
// with 'eco' slanted toward saving energy, eg with lower target temperatures and shorter on-times.
// TRUE IF WARM TEMP BELOW ECO/COMFORT MID-POINT.
bool hasEcoBias() { return(getWARMTargetC() <= ((BIASECO_WARM + BIASCOM_WARM)/2)); }
     b96:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	83 31       	cpi	r24, 0x13	; 19
     b9e:	08 f4       	brcc	.+2      	; 0xba2 <hasEcoBias()+0xc>
     ba0:	91 e0       	ldi	r25, 0x01	; 1
     ba2:	89 2f       	mov	r24, r25
     ba4:	08 95       	ret

00000ba6 <getMinValvePcReallyOpen()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     ba6:	f9 99       	sbic	0x1f, 1	; 31
     ba8:	fe cf       	rjmp	.-4      	; 0xba6 <getMinValvePcReallyOpen()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     baa:	83 e1       	ldi	r24, 0x13	; 19
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	92 bd       	out	0x22, r25	; 34
     bb0:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     bb2:	f8 9a       	sbi	0x1f, 0	; 31
     bb4:	90 b5       	in	r25, 0x20	; 32
// At the boiler hub this is also the threshold precentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
uint8_t getMinValvePcReallyOpen()
  {
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  if((stored > 0) && (stored <= 100)) { return(stored); }
     bb6:	89 2f       	mov	r24, r25
     bb8:	81 50       	subi	r24, 0x01	; 1
     bba:	84 36       	cpi	r24, 0x64	; 100
     bbc:	08 f0       	brcs	.+2      	; 0xbc0 <getMinValvePcReallyOpen()+0x1a>
     bbe:	9a e0       	ldi	r25, 0x0A	; 10
  return(DEFAULT_MIN_VALVE_PC_REALLY_OPEN);
  }
     bc0:	89 2f       	mov	r24, r25
     bc2:	08 95       	ret

00000bc4 <zapStats(unsigned int)>:

// Clear all collected statistics, eg when moving device to a new room or at a major time change.
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
     bc4:	0f 93       	push	r16
     bc6:	1f 93       	push	r17
     bc8:	cf 93       	push	r28
     bca:	df 93       	push	r29
     bcc:	8c 01       	movw	r16, r24
     bce:	c0 e0       	ldi	r28, 0x00	; 0
     bd0:	d1 e0       	ldi	r29, 0x01	; 1
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
     bd2:	ce 01       	movw	r24, r28
     bd4:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
     bd8:	88 23       	and	r24, r24
     bda:	29 f0       	breq	.+10     	; 0xbe6 <zapStats(unsigned int)+0x22>
     bdc:	01 50       	subi	r16, 0x01	; 1
     bde:	10 40       	sbci	r17, 0x00	; 0
     be0:	11 f4       	brne	.+4      	; 0xbe6 <zapStats(unsigned int)+0x22>
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	06 c0       	rjmp	.+12     	; 0xbf2 <zapStats(unsigned int)+0x2e>
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
     be6:	21 96       	adiw	r28, 0x01	; 1
     be8:	81 e0       	ldi	r24, 0x01	; 1
     bea:	c8 37       	cpi	r28, 0x78	; 120
     bec:	d8 07       	cpc	r29, r24
     bee:	89 f7       	brne	.-30     	; 0xbd2 <zapStats(unsigned int)+0xe>
     bf0:	81 e0       	ldi	r24, 0x01	; 1
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
  return(true); // All done.
  }
     bf2:	df 91       	pop	r29
     bf4:	cf 91       	pop	r28
     bf6:	1f 91       	pop	r17
     bf8:	0f 91       	pop	r16
     bfa:	08 95       	ret

00000bfc <setMinValvePcReallyOpen(unsigned char)>:
  }

// Set percent open to be considered really open.
// Applies to local valve and, at hub, to calls for remote calls for heat.
// Any out-of-range value (eg >100) clears the override and DEFAULT_MIN_VALVE_PC_REALLY_OPEN will be used.
void setMinValvePcReallyOpen(uint8_t percent)
     bfc:	68 2f       	mov	r22, r24
  {
  if((percent > 100) || (percent == 0) || (percent == DEFAULT_MIN_VALVE_PC_REALLY_OPEN))
     bfe:	81 50       	subi	r24, 0x01	; 1
     c00:	84 36       	cpi	r24, 0x64	; 100
     c02:	10 f4       	brcc	.+4      	; 0xc08 <setMinValvePcReallyOpen(unsigned char)+0xc>
     c04:	6a 30       	cpi	r22, 0x0A	; 10
     c06:	29 f4       	brne	.+10     	; 0xc12 <setMinValvePcReallyOpen(unsigned char)+0x16>
    {
    // Bad / out-of-range / default value so erase stored value if not already so.
    eeprom_smart_erase_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
     c08:	83 e1       	ldi	r24, 0x13	; 19
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
     c10:	08 95       	ret
    return;
    }
  // Store specified value with as low wear as possible.
  eeprom_smart_update_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN, percent);
     c12:	83 e1       	ldi	r24, 0x13	; 19
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     c1a:	08 95       	ret

00000c1c <setMinBoilerOnMinutes(unsigned char)>:
#endif

#ifndef setMinBoilerOnMinutes
// Set minimum on (and off) time for pointer (minutes); zero to disable hub mode.
// Suggested minimum of 4 minutes for gas combi; much longer for heat pumps for example.
void setMinBoilerOnMinutes(uint8_t mins) { eeprom_smart_update_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV, ~(mins)); }
     c1c:	68 2f       	mov	r22, r24
     c1e:	60 95       	com	r22
     c20:	82 e1       	ldi	r24, 0x12	; 18
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     c28:	08 95       	ret

00000c2a <setWARMTargetC(unsigned char)>:
  eeprom_smart_update_byte((uint8_t *)EE_START_FROST_C, tempC); // Update in EEPROM if necessary.
  return(true); // Assume value correctly written.
  }
// Set 'WARM' target in C; no lower than getFROSTTargetC() returns, strictly positive, in range [MIN_TARGET_C,MAX_TARGET_C].
// Returns false if not set, eg because below FROST setting or outside range [MIN_TARGET_C,MAX_TARGET_C], else returns true.
bool setWARMTargetC(uint8_t tempC)
     c2a:	68 2f       	mov	r22, r24
  {
  if((tempC < MIN_TARGET_C) || (tempC > MAX_TARGET_C)) { return(false); } // Invalid temperature.
     c2c:	85 50       	subi	r24, 0x05	; 5
     c2e:	8b 35       	cpi	r24, 0x5B	; 91
     c30:	a8 f4       	brcc	.+42     	; 0xc5c <setWARMTargetC(unsigned char)+0x32>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     c32:	f9 99       	sbic	0x1f, 1	; 31
     c34:	fe cf       	rjmp	.-4      	; 0xc32 <setWARMTargetC(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     c36:	8e e0       	ldi	r24, 0x0E	; 14
     c38:	90 e0       	ldi	r25, 0x00	; 0
     c3a:	92 bd       	out	0x22, r25	; 34
     c3c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     c3e:	f8 9a       	sbi	0x1f, 0	; 31
     c40:	90 b5       	in	r25, 0x20	; 32
uint8_t getFROSTTargetC()
  {
  // Get persisted value, if any.
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_FROST_C);
  // If out of bounds or no stored value then use default.
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(FROST); }
     c42:	89 2f       	mov	r24, r25
     c44:	85 50       	subi	r24, 0x05	; 5
     c46:	8b 35       	cpi	r24, 0x5B	; 91
     c48:	08 f0       	brcs	.+2      	; 0xc4c <setWARMTargetC(unsigned char)+0x22>
     c4a:	95 e0       	ldi	r25, 0x05	; 5
// Set 'WARM' target in C; no lower than getFROSTTargetC() returns, strictly positive, in range [MIN_TARGET_C,MAX_TARGET_C].
// Returns false if not set, eg because below FROST setting or outside range [MIN_TARGET_C,MAX_TARGET_C], else returns true.
bool setWARMTargetC(uint8_t tempC)
  {
  if((tempC < MIN_TARGET_C) || (tempC > MAX_TARGET_C)) { return(false); } // Invalid temperature.
  if(tempC < getFROSTTargetC()) { return(false); } // Cannot set below FROST target.
     c4c:	69 17       	cp	r22, r25
     c4e:	30 f0       	brcs	.+12     	; 0xc5c <setWARMTargetC(unsigned char)+0x32>
  eeprom_smart_update_byte((uint8_t *)EE_START_WARM_C, tempC); // Update in EEPROM if necessary.
     c50:	8f e0       	ldi	r24, 0x0F	; 15
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	08 95       	ret
  return(true); // Assume value correctly written.
     c5c:	80 e0       	ldi	r24, 0x00	; 0
  }
     c5e:	08 95       	ret

00000c60 <setFROSTTargetC(unsigned char)>:
#endif

#ifdef SETTABLE_TARGET_TEMPERATURES
// Set (non-volatile) 'FROST' protection target in C; no higher than getWARMTargetC() returns, strictly positive, in range [MIN_TARGET_C,MAX_TARGET_C].
// Returns false if not set, eg because outside range [MIN_TARGET_C,MAX_TARGET_C], else returns true.
bool setFROSTTargetC(uint8_t tempC)
     c60:	1f 93       	push	r17
     c62:	18 2f       	mov	r17, r24
  {
  if((tempC < MIN_TARGET_C) || (tempC > MAX_TARGET_C)) { return(false); } // Invalid temperature.
     c64:	85 50       	subi	r24, 0x05	; 5
     c66:	8b 35       	cpi	r24, 0x5B	; 91
     c68:	58 f4       	brcc	.+22     	; 0xc80 <setFROSTTargetC(unsigned char)+0x20>
  if(tempC > getWARMTargetC()) { return(false); } // Cannot set above WARM target.
     c6a:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     c6e:	81 17       	cp	r24, r17
     c70:	38 f0       	brcs	.+14     	; 0xc80 <setFROSTTargetC(unsigned char)+0x20>
  eeprom_smart_update_byte((uint8_t *)EE_START_FROST_C, tempC); // Update in EEPROM if necessary.
     c72:	8e e0       	ldi	r24, 0x0E	; 14
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	61 2f       	mov	r22, r17
     c78:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     c7c:	81 e0       	ldi	r24, 0x01	; 1
     c7e:	01 c0       	rjmp	.+2      	; 0xc82 <setFROSTTargetC(unsigned char)+0x22>
  return(true); // Assume value correctly written.
     c80:	80 e0       	ldi	r24, 0x00	; 0
  }
     c82:	1f 91       	pop	r17
     c84:	08 95       	ret

00000c86 <smoothStatsValue(unsigned char, unsigned char)>:

// Compute new linearly-smoothed value given old smoothed value and new value.
// Guaranteed not to produce a value higher than the max of the old smoothed value and the new value.
// Uses stochastic rounding to nearest to allow nominally sub-lsb values to have an effect over time.
// Usually only made public for unit testing.
uint8_t smoothStatsValue(const uint8_t oldSmoothed, const uint8_t newValue)
     c86:	0f 93       	push	r16
     c88:	1f 93       	push	r17
     c8a:	18 2f       	mov	r17, r24
     c8c:	06 2f       	mov	r16, r22
  {
  if(oldSmoothed == newValue) { return(oldSmoothed); } // Optimisation: smoothed value is unchanged if new value is the same as extant.
     c8e:	86 17       	cp	r24, r22
     c90:	b9 f0       	breq	.+46     	; 0xcc0 <smoothStatsValue(unsigned char, unsigned char)+0x3a>
  // Compute and update with new stochastically-rounded exponentially-smoothed ("Brown's simple exponential smoothing") value.
  // Stochastic rounding allows sub-lsb values to have an effect over time.
  const uint8_t stocAdd = randRNG8() & ((1 << STATS_SMOOTH_SHIFT) - 1); // Allows sub-lsb values to have an effect over time.
     c92:	0e 94 b2 11 	call	0x2364	; 0x2364 <randRNG8()>
  DEBUG_SERIAL_PRINT_FLASHSTRING("stocAdd=");
  DEBUG_SERIAL_PRINT(stocAdd);
  DEBUG_SERIAL_PRINTLN();
#endif
  // Do arithmetic in 16 bits to avoid over-/under- flows.
  return((uint8_t) (((((uint16_t) oldSmoothed) << STATS_SMOOTH_SHIFT) - ((uint16_t)oldSmoothed) + ((uint16_t)newValue) + stocAdd) >> STATS_SMOOTH_SHIFT));
     c96:	21 2f       	mov	r18, r17
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	a9 01       	movw	r20, r18
     c9c:	13 e0       	ldi	r17, 0x03	; 3
     c9e:	44 0f       	add	r20, r20
     ca0:	55 1f       	adc	r21, r21
     ca2:	1a 95       	dec	r17
     ca4:	e1 f7       	brne	.-8      	; 0xc9e <smoothStatsValue(unsigned char, unsigned char)+0x18>
     ca6:	42 1b       	sub	r20, r18
     ca8:	53 0b       	sbc	r21, r19
     caa:	87 70       	andi	r24, 0x07	; 7
     cac:	48 0f       	add	r20, r24
     cae:	51 1d       	adc	r21, r1
     cb0:	40 0f       	add	r20, r16
     cb2:	51 1d       	adc	r21, r1
     cb4:	b3 e0       	ldi	r27, 0x03	; 3
     cb6:	56 95       	lsr	r21
     cb8:	47 95       	ror	r20
     cba:	ba 95       	dec	r27
     cbc:	e1 f7       	brne	.-8      	; 0xcb6 <smoothStatsValue(unsigned char, unsigned char)+0x30>
     cbe:	14 2f       	mov	r17, r20
  }
     cc0:	81 2f       	mov	r24, r17
     cc2:	1f 91       	pop	r17
     cc4:	0f 91       	pop	r16
     cc6:	08 95       	ret

00000cc8 <sampleStats(bool)>:
// Call this once per hour with fullSample==true, as near the end of the hour as possible;
// this will update the non-volatile stats record for the current hour.
// Optionally call this at a small (2--10) even number of evenly-spaced number of other times thoughout the hour
// with fullSample=false to sub-sample (and these may receive lower weighting or be ignored).
// (EEPROM wear should not be an issue at this update rate in normal use.)
void sampleStats(const bool fullSample)
     cc8:	ef 92       	push	r14
     cca:	ff 92       	push	r15
     ccc:	0f 93       	push	r16
     cce:	1f 93       	push	r17
     cd0:	cf 93       	push	r28
     cd2:	df 93       	push	r29
     cd4:	08 2f       	mov	r16, r24
  {
  // (Sub-)sample processing.
  static uint8_t sampleCount; // General sub-sample count; initially zero, and zeroed after each full sample.
  const bool firstSample = (0 == sampleCount++);
     cd6:	80 91 3a 01 	lds	r24, 0x013A
     cda:	10 e0       	ldi	r17, 0x00	; 0
     cdc:	88 23       	and	r24, r24
     cde:	09 f4       	brne	.+2      	; 0xce2 <sampleStats(bool)+0x1a>
     ce0:	11 e0       	ldi	r17, 0x01	; 1
     ce2:	8f 5f       	subi	r24, 0xFF	; 255
     ce4:	80 93 3a 01 	sts	0x013A, r24
  // WARM mode count.
  static int8_t warmCount; // Sub-sample WARM count; initially zero, and zeroed after each full sample.
  if(inWarmModeDebounced()) { ++warmCount; } else { --warmCount; }
     ce8:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <inWarmModeDebounced()>
     cec:	90 91 39 01 	lds	r25, 0x0139
     cf0:	88 23       	and	r24, r24
     cf2:	11 f0       	breq	.+4      	; 0xcf8 <sampleStats(bool)+0x30>
     cf4:	9f 5f       	subi	r25, 0xFF	; 255
     cf6:	01 c0       	rjmp	.+2      	; 0xcfa <sampleStats(bool)+0x32>
     cf8:	91 50       	subi	r25, 0x01	; 1
     cfa:	90 93 39 01 	sts	0x0139, r25
  // Ambient light.
  const int ambLight = getAmbientLight();
     cfe:	0e 94 5e 04 	call	0x8bc	; 0x8bc <getAmbientLight()>
     d02:	9c 01       	movw	r18, r24
  static int ambLightTotal;
  ambLightTotal = firstSample ? ambLight : (ambLightTotal + ambLight);
     d04:	11 23       	and	r17, r17
     d06:	31 f4       	brne	.+12     	; 0xd14 <sampleStats(bool)+0x4c>
     d08:	80 91 37 01 	lds	r24, 0x0137
     d0c:	90 91 38 01 	lds	r25, 0x0138
     d10:	28 0f       	add	r18, r24
     d12:	39 1f       	adc	r19, r25
     d14:	30 93 38 01 	sts	0x0138, r19
     d18:	20 93 37 01 	sts	0x0137, r18
  const int tempC16 = getTemperatureC16();
     d1c:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <getTemperatureC16()>
     d20:	9c 01       	movw	r18, r24
  static int tempC16Total;
  tempC16Total = firstSample ? tempC16 : (tempC16Total + tempC16);
     d22:	11 23       	and	r17, r17
     d24:	31 f4       	brne	.+12     	; 0xd32 <sampleStats(bool)+0x6a>
     d26:	80 91 35 01 	lds	r24, 0x0135
     d2a:	90 91 36 01 	lds	r25, 0x0136
     d2e:	28 0f       	add	r18, r24
     d30:	39 1f       	adc	r19, r25
     d32:	30 93 36 01 	sts	0x0136, r19
     d36:	20 93 35 01 	sts	0x0135, r18
  if(!fullSample) { return; } // Only accumulate values cached until a full sample.
     d3a:	00 23       	and	r16, r16
     d3c:	09 f4       	brne	.+2      	; 0xd40 <sampleStats(bool)+0x78>
     d3e:	89 c0       	rjmp	.+274    	; 0xe52 <sampleStats(bool)+0x18a>

  const uint_least8_t hh = getHoursLT(); // Get the current local-time hour...
     d40:	0e 94 49 14 	call	0x2892	; 0x2892 <getHoursLT()>
     d44:	18 2f       	mov	r17, r24

  // Scale and constrain last-read temperature to valid range for stats.
  const uint8_t temp = compressTempC16((tempC16Total + (sampleCount/2)) / sampleCount);
     d46:	60 91 3a 01 	lds	r22, 0x013A
     d4a:	26 2f       	mov	r18, r22
     d4c:	26 95       	lsr	r18
     d4e:	80 91 35 01 	lds	r24, 0x0135
     d52:	90 91 36 01 	lds	r25, 0x0136
     d56:	82 0f       	add	r24, r18
     d58:	91 1d       	adc	r25, r1
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	0e 94 a2 2c 	call	0x5944	; 0x5944 <__divmodhi4>
     d60:	cb 01       	movw	r24, r22
     d62:	0e 94 80 05 	call	0xb00	; 0xb00 <compressTempC16(int)>
     d66:	08 2f       	mov	r16, r24
  // Update the last-sample slot using the mean samples value.
  eeprom_smart_update_byte((uint8_t *)(EE_START_LAST_TEMP_BY_HOUR + hh), temp);
     d68:	e1 2e       	mov	r14, r17
     d6a:	ff 24       	eor	r15, r15
     d6c:	c7 01       	movw	r24, r14
     d6e:	80 50       	subi	r24, 0x00	; 0
     d70:	9f 4f       	sbci	r25, 0xFF	; 255
     d72:	60 2f       	mov	r22, r16
     d74:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // If existing smoothed value unset or invalid, use new one as is, else fold in.
  uint8_t *const phT = (uint8_t *)(EE_START_LAST_TEMP_BY_HOUR_SMOOTHED + hh);
     d78:	e7 01       	movw	r28, r14
     d7a:	c8 5e       	subi	r28, 0xE8	; 232
     d7c:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     d7e:	f9 99       	sbic	0x1f, 1	; 31
     d80:	fe cf       	rjmp	.-4      	; 0xd7e <sampleStats(bool)+0xb6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     d82:	d2 bd       	out	0x22, r29	; 34
     d84:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     d86:	f8 9a       	sbi	0x1f, 0	; 31
     d88:	80 b5       	in	r24, 0x20	; 32
  const uint8_t tempSmoothed = eeprom_read_byte(phT);
  if(tempSmoothed > MAX_STATS_TEMP) { eeprom_smart_update_byte(phT, temp); }
     d8a:	89 3f       	cpi	r24, 0xF9	; 249
     d8c:	18 f0       	brcs	.+6      	; 0xd94 <sampleStats(bool)+0xcc>
     d8e:	ce 01       	movw	r24, r28
     d90:	60 2f       	mov	r22, r16
     d92:	05 c0       	rjmp	.+10     	; 0xd9e <sampleStats(bool)+0xd6>
  else { eeprom_smart_update_byte(phT, smoothStatsValue(tempSmoothed, temp)); }
     d94:	60 2f       	mov	r22, r16
     d96:	0e 94 43 06 	call	0xc86	; 0xc86 <smoothStatsValue(unsigned char, unsigned char)>
     d9a:	68 2f       	mov	r22, r24
     d9c:	ce 01       	movw	r24, r28
     d9e:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>

  // Scale and constrain mean ambient-light value to valid range for stats; very top of range is compressed to retain maximum gamut.
  const uint8_t ambLShifted = (uint8_t) ((ambLightTotal + (sampleCount<<1)) / (sampleCount<<2));
     da2:	80 91 3a 01 	lds	r24, 0x013A
     da6:	90 e0       	ldi	r25, 0x00	; 0
  const uint8_t ambL = min(ambLShifted, MAX_STATS_AMBLIGHT);
     da8:	20 91 37 01 	lds	r18, 0x0137
     dac:	30 91 38 01 	lds	r19, 0x0138
     db0:	bc 01       	movw	r22, r24
     db2:	66 0f       	add	r22, r22
     db4:	77 1f       	adc	r23, r23
     db6:	66 0f       	add	r22, r22
     db8:	77 1f       	adc	r23, r23
     dba:	88 0f       	add	r24, r24
     dbc:	99 1f       	adc	r25, r25
     dbe:	82 0f       	add	r24, r18
     dc0:	93 1f       	adc	r25, r19
     dc2:	0e 94 a2 2c 	call	0x5944	; 0x5944 <__divmodhi4>
     dc6:	16 2f       	mov	r17, r22
     dc8:	6f 3f       	cpi	r22, 0xFF	; 255
     dca:	08 f0       	brcs	.+2      	; 0xdce <sampleStats(bool)+0x106>
     dcc:	1e ef       	ldi	r17, 0xFE	; 254
  // Update the last-sample slot using the mean samples value.
  eeprom_smart_update_byte((uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR + hh), ambL);
     dce:	c7 01       	movw	r24, r14
     dd0:	80 5d       	subi	r24, 0xD0	; 208
     dd2:	9e 4f       	sbci	r25, 0xFE	; 254
     dd4:	61 2f       	mov	r22, r17
     dd6:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // If existing smoothed value unset or invalid, use new one as is, else fold in.
  uint8_t *const phA = (uint8_t *)(EE_START_LAST_AMBLIGHT_BY_HOUR_SMOOTHED + hh);
     dda:	e7 01       	movw	r28, r14
     ddc:	c8 5b       	subi	r28, 0xB8	; 184
     dde:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     de0:	f9 99       	sbic	0x1f, 1	; 31
     de2:	fe cf       	rjmp	.-4      	; 0xde0 <sampleStats(bool)+0x118>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     de4:	d2 bd       	out	0x22, r29	; 34
     de6:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     de8:	f8 9a       	sbi	0x1f, 0	; 31
     dea:	80 b5       	in	r24, 0x20	; 32
  const uint8_t ambLSmoothed = eeprom_read_byte(phA);
  if(ambLSmoothed > MAX_STATS_AMBLIGHT) { eeprom_smart_update_byte(phA, ambL); }
     dec:	8f 3f       	cpi	r24, 0xFF	; 255
     dee:	19 f4       	brne	.+6      	; 0xdf6 <sampleStats(bool)+0x12e>
     df0:	ce 01       	movw	r24, r28
     df2:	61 2f       	mov	r22, r17
     df4:	05 c0       	rjmp	.+10     	; 0xe00 <sampleStats(bool)+0x138>
  else { eeprom_smart_update_byte(phA, smoothStatsValue(ambLSmoothed, ambL)); }
     df6:	61 2f       	mov	r22, r17
     df8:	0e 94 43 06 	call	0xc86	; 0xc86 <smoothStatsValue(unsigned char, unsigned char)>
     dfc:	68 2f       	mov	r22, r24
     dfe:	ce 01       	movw	r24, r28
     e00:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // Bit 6 is 1 if most recent day's sample was in WARM (or BAKE) mode, 0 if in FROST mode.
  // At each new sampling, bits 6--1 are shifted down and the new bit 6 set as above.
  // Designed to enable low-wear no-write or selective erase/write use much of the time;
  // periods which are always the same mode will achieve a steady-state value (eliminating most EEPROM wear)
  // while even some of the rest (while switching over from all-WARM to all-FROST) will only need pure writes (no erase).
  uint8_t *const phW = (uint8_t *)(EE_START_LAST_WARMMODE_BY_HOUR + hh);
     e04:	e7 01       	movw	r28, r14
     e06:	c0 5a       	subi	r28, 0xA0	; 160
     e08:	de 4f       	sbci	r29, 0xFE	; 254
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     e0a:	f9 99       	sbic	0x1f, 1	; 31
     e0c:	fe cf       	rjmp	.-4      	; 0xe0a <sampleStats(bool)+0x142>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     e0e:	d2 bd       	out	0x22, r29	; 34
     e10:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     e12:	f8 9a       	sbi	0x1f, 0	; 31
     e14:	80 b5       	in	r24, 0x20	; 32
  const uint8_t warmHistory = eeprom_read_byte(phW);
  if(warmHistory & 0x80) { eeprom_smart_clear_bits(phW, inWarmModeDebounced() ? 0x7f : 0); } // First use sets all history bits to current sample value.
     e16:	87 ff       	sbrs	r24, 7
     e18:	0b c0       	rjmp	.+22     	; 0xe30 <sampleStats(bool)+0x168>
     e1a:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <inWarmModeDebounced()>
     e1e:	88 23       	and	r24, r24
     e20:	11 f4       	brne	.+4      	; 0xe26 <sampleStats(bool)+0x15e>
     e22:	60 e0       	ldi	r22, 0x00	; 0
     e24:	01 c0       	rjmp	.+2      	; 0xe28 <sampleStats(bool)+0x160>
     e26:	6f e7       	ldi	r22, 0x7F	; 127
     e28:	ce 01       	movw	r24, r28
     e2a:	0e 94 54 08 	call	0x10a8	; 0x10a8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
     e2e:	0d c0       	rjmp	.+26     	; 0xe4a <sampleStats(bool)+0x182>
  else // Shift in today's sample bit value for this hour at bit 6...
    {
    uint8_t newWarmHistory = (warmHistory >> 1) & 0x3f;
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	95 95       	asr	r25
     e34:	87 95       	ror	r24
     e36:	68 2f       	mov	r22, r24
     e38:	6f 73       	andi	r22, 0x3F	; 63
    if(warmCount > 0) { newWarmHistory |= 0x40; } // Treat as warm iff more WARM than FROST (sub-)samples.
     e3a:	80 91 39 01 	lds	r24, 0x0139
     e3e:	18 16       	cp	r1, r24
     e40:	0c f4       	brge	.+2      	; 0xe44 <sampleStats(bool)+0x17c>
     e42:	60 64       	ori	r22, 0x40	; 64
    eeprom_smart_update_byte(phW, newWarmHistory);
     e44:	ce 01       	movw	r24, r28
     e46:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    }
  // Reset WARM sub-sample count after full sample.
  warmCount = 0;
     e4a:	10 92 39 01 	sts	0x0139, r1

  // TODO: other stats measures...


  // Reset generical sub-sample count to initial state after fill sample.
  sampleCount = 0;
     e4e:	10 92 3a 01 	sts	0x013A, r1
  }
     e52:	df 91       	pop	r29
     e54:	cf 91       	pop	r28
     e56:	1f 91       	pop	r17
     e58:	0f 91       	pop	r16
     e5a:	ff 90       	pop	r15
     e5c:	ef 90       	pop	r14
     e5e:	08 95       	ret

00000e60 <markAsPossiblyOccupied()>:
// Also use to simulate demand on behalf of user, eg for some part of schedule.
// In this implementation sets the timeout to half the usual time (unless already higher),
// which shouldn't force the room to appear recently occupied.
// Do not call from an ISR.
void markAsPossiblyOccupied()
  { occupationCountdownM = fmax(occupationCountdownM, OCCUPATION_TIMEOUT_M/2); }
     e60:	60 91 3b 01 	lds	r22, 0x013B
     e64:	70 e0       	ldi	r23, 0x00	; 0
     e66:	80 e0       	ldi	r24, 0x00	; 0
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	0e 94 c2 2b 	call	0x5784	; 0x5784 <__floatunsisf>
     e6e:	20 e0       	ldi	r18, 0x00	; 0
     e70:	30 e0       	ldi	r19, 0x00	; 0
     e72:	40 eb       	ldi	r20, 0xB0	; 176
     e74:	51 e4       	ldi	r21, 0x41	; 65
     e76:	0e 94 ff 2b 	call	0x57fe	; 0x57fe <fmax>
     e7a:	0e 94 96 2b 	call	0x572c	; 0x572c <__fixunssfsi>
     e7e:	60 93 3b 01 	sts	0x013B, r22
     e82:	08 95       	ret

00000e84 <computeTargetTemperature()>:
#if defined(TEMP_POT_AVAILABLE)
  // Force up-to-date reading of temperature pot.
  readTempPot();
#endif

  if(!inWarmModeDebounced()) // In FROST mode.
     e84:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <inWarmModeDebounced()>
     e88:	88 23       	and	r24, r24
     e8a:	81 f4       	brne	.+32     	; 0xeac <computeTargetTemperature()+0x28>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     e8c:	f9 99       	sbic	0x1f, 1	; 31
     e8e:	fe cf       	rjmp	.-4      	; 0xe8c <computeTargetTemperature()+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     e90:	8e e0       	ldi	r24, 0x0E	; 14
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	92 bd       	out	0x22, r25	; 34
     e96:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     e98:	f8 9a       	sbi	0x1f, 0	; 31
     e9a:	90 b5       	in	r25, 0x20	; 32
uint8_t getFROSTTargetC()
  {
  // Get persisted value, if any.
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_FROST_C);
  // If out of bounds or no stored value then use default.
  if((stored < MIN_TARGET_C) || (stored > MAX_TARGET_C)) { return(FROST); }
     e9c:	89 2f       	mov	r24, r25
     e9e:	85 50       	subi	r24, 0x05	; 5
     ea0:	8b 35       	cpi	r24, 0x5B	; 91
     ea2:	08 f0       	brcs	.+2      	; 0xea6 <computeTargetTemperature()+0x22>
     ea4:	95 e0       	ldi	r25, 0x05	; 5
#endif

  if(!inWarmModeDebounced()) // In FROST mode.
    {
    const uint8_t frostC = getFROSTTargetC();
    targetTempC = frostC; // Apply FROST safety target temperature by default in FROST mode; no setbacks apply.
     ea6:	90 93 3c 01 	sts	0x013C, r25
     eaa:	08 95       	ret
      }
#endif
    }

#ifdef SUPPORT_BAKE
  else if(inBakeModeDebounced()) // If in BAKE mode then use elevated target.
     eac:	0e 94 53 17 	call	0x2ea6	; 0x2ea6 <inBakeModeDebounced()>
     eb0:	88 23       	and	r24, r24
     eb2:	39 f0       	breq	.+14     	; 0xec2 <computeTargetTemperature()+0x3e>
    {
    // dec bakeCountdownM // Moved management of counter to UI code.
    targetTempC = fnmin((uint8_t)(getWARMTargetC() + BAKE_UPLIFT), (uint8_t)MAX_TARGET_C); // No setbacks apply in BAKE mode.
     eb4:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     eb8:	8b 5f       	subi	r24, 0xFB	; 251
     eba:	80 36       	cpi	r24, 0x60	; 96
     ebc:	d8 f0       	brcs	.+54     	; 0xef4 <computeTargetTemperature()+0x70>
     ebe:	8f e5       	ldi	r24, 0x5F	; 95
     ec0:	19 c0       	rjmp	.+50     	; 0xef4 <computeTargetTemperature()+0x70>
    // TODO: If no schedule set and no occupancy detected for over 1 day, then invoke full setback assuming people are away, eg on holiday.

    // Set back target temperature a little if room is too dark for activity AND room seems unoccupied
    // AND the unit has an eco bias or no schedule is on WARM at the moment (TODO-111).
    // TODO: with full occupancy support then allow setback simply based on lack of occupancy.
    if(isRoomDark() && isLikelyUnoccupied() &&
     ec2:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <isRoomLit()>
     ec6:	88 23       	and	r24, r24
     ec8:	99 f4       	brne	.+38     	; 0xef0 <computeTargetTemperature()+0x6c>
     eca:	80 91 3b 01 	lds	r24, 0x013B
     ece:	88 23       	and	r24, r24
     ed0:	79 f4       	brne	.+30     	; 0xef0 <computeTargetTemperature()+0x6c>
     ed2:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
     ed6:	88 23       	and	r24, r24
     ed8:	21 f4       	brne	.+8      	; 0xee2 <computeTargetTemperature()+0x5e>
     eda:	0e 94 95 15 	call	0x2b2a	; 0x2b2a <isAnyScheduleOnWARMNow()>
     ede:	88 23       	and	r24, r24
     ee0:	39 f4       	brne	.+14     	; 0xef0 <computeTargetTemperature()+0x6c>
      // Set a 'smarter' setback target temperature based on predicted occupancy, etc, even if not explicitly in 'smart' mode.
      const uint_least8_t hh = getHoursLT();
      const uint8_t sb = shouldBeWarmedAtHour(hh) ? SETBACK : SETBACK_FULL; 
      targetTempC = fnmax((uint8_t)(getWARMTargetC() - sb), getFROSTTargetC());
#else // Lighter-weight code, eg for PICAXE.
      targetTempC = fnmax((uint8_t)(getWARMTargetC() - SETBACK), (uint8_t)MIN_TARGET_C); // Target must never be set low enough to create a frost/freeze hazard.
     ee2:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     ee6:	81 50       	subi	r24, 0x01	; 1



// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
template <class T> const T& fnmax(const T& a, const T& b) { return((a<b)?b:a); }
     ee8:	85 30       	cpi	r24, 0x05	; 5
     eea:	20 f4       	brcc	.+8      	; 0xef4 <computeTargetTemperature()+0x70>
     eec:	85 e0       	ldi	r24, 0x05	; 5
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <computeTargetTemperature()+0x70>
#endif
      }
    else
      { targetTempC = getWARMTargetC(); } // Room not known to be too dark for normal activity so use WARM target directly.
     ef0:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
     ef4:	80 93 3c 01 	sts	0x013C, r24
     ef8:	08 95       	ret

00000efa <computeCallForHeat()>:
// The inputs must be valid (and recent).
// Values set are targetTempC, TRVPercentOpen.
// This may also prepare data such as TX command sequences for the TRV, boiler, etc.
// This routine may take significant CPU time; no I/O is done, only internal state is updated.
// Returns true if valve target changed and thus messages may need to be recomputed/sent/etc.
bool computeCallForHeat()
     efa:	0f 93       	push	r16
     efc:	1f 93       	push	r17
     efe:	df 93       	push	r29
     f00:	cf 93       	push	r28
     f02:	00 d0       	rcall	.+0      	; 0xf04 <computeCallForHeat()+0xa>
     f04:	00 d0       	rcall	.+0      	; 0xf06 <computeCallForHeat()+0xc>
     f06:	cd b7       	in	r28, 0x3d	; 61
     f08:	de b7       	in	r29, 0x3e	; 62
  {
  // Run down occupation timer if need be.
  if(occupationCountdownM > 0) { --occupationCountdownM; }
     f0a:	80 91 3b 01 	lds	r24, 0x013B
     f0e:	88 23       	and	r24, r24
     f10:	19 f0       	breq	.+6      	; 0xf18 <computeCallForHeat()+0x1e>
     f12:	81 50       	subi	r24, 0x01	; 1
     f14:	80 93 3b 01 	sts	0x013B, r24

  computeTargetTemperature();
     f18:	0e 94 42 07 	call	0xe84	; 0xe84 <computeTargetTemperature()>
// and try to eliminate unnecessary 'hunting' which makes noise and uses actuator energy.
static bool computeRequiredTRVPercentOpen()
  {
  bool changed = false;

  const int currentTempC16 = getTemperatureC16();
     f1c:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <getTemperatureC16()>
     f20:	ac 01       	movw	r20, r24
  const uint8_t currentTempC = (uint8_t)(currentTempC16 >> 4);
     f22:	64 e0       	ldi	r22, 0x04	; 4
     f24:	95 95       	asr	r25
     f26:	87 95       	ror	r24
     f28:	6a 95       	dec	r22
     f2a:	e1 f7       	brne	.-8      	; 0xf24 <computeCallForHeat()+0x2a>

  if(currentTempC < targetTempC) // (Well) under temp target: open valve.
     f2c:	30 91 3c 01 	lds	r19, 0x013C
     f30:	83 17       	cp	r24, r19
     f32:	e0 f4       	brcc	.+56     	; 0xf6c <computeCallForHeat()+0x72>
    {
    // Limit valve open slew to help minimise overshoot and actuator noise.
    // This should also reduce nugatory setting changes when occupancy (etc) is fluctuating.
    // Thus it may take several minutes to turn the radiator fully on,
    // though probably opening the first 30% will allow near-maximum heat output in practice.
    if(TRVPercentOpen != 100)
     f34:	80 91 3d 01 	lds	r24, 0x013D
     f38:	84 36       	cpi	r24, 0x64	; 100
     f3a:	09 f4       	brne	.+2      	; 0xf3e <computeCallForHeat()+0x44>
     f3c:	93 c0       	rjmp	.+294    	; 0x1064 <computeCallForHeat()+0x16a>
      {
#if defined(SUPPORT_BAKE) && !defined(TRV_SLEW_GLACIAL)
      // If room is well below target then in BAKE mode immediately open to 100%, unless always glacial.
      // FIXME: use debounced bake mode value to avoid spurious slamming open of the valve if user cycles through modes.
      if(inBakeModeDebounced()) { TRVPercentOpen = 100; }
     f3e:	0e 94 53 17 	call	0x2ea6	; 0x2ea6 <inBakeModeDebounced()>
     f42:	88 23       	and	r24, r24
     f44:	61 f4       	brne	.+24     	; 0xf5e <computeCallForHeat()+0x64>
      else
#endif
        {
#if !defined(TRV_SLEW_GLACIAL) // Unless glacial, open faster than usual even with eco bias, and even faster with comfort.
        const uint8_t tmp = TRVPercentOpen + ((!hasEcoBias()) ? TRV_SLEW_PC_PER_MIN_VFAST : TRV_SLEW_PC_PER_MIN_FAST);
     f46:	10 91 3d 01 	lds	r17, 0x013D
     f4a:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
     f4e:	88 23       	and	r24, r24
     f50:	11 f0       	breq	.+4      	; 0xf56 <computeCallForHeat()+0x5c>
     f52:	8a e0       	ldi	r24, 0x0A	; 10
     f54:	01 c0       	rjmp	.+2      	; 0xf58 <computeCallForHeat()+0x5e>
     f56:	84 e1       	ldi	r24, 0x14	; 20
     f58:	81 0f       	add	r24, r17
#else
        const uint8_t tmp = TRVPercentOpen + TRV_MAX_SLEW_PC_PER_MIN;
#endif
        if(tmp > 100) { TRVPercentOpen = 100; } // Capped at 100%.
     f5a:	85 36       	cpi	r24, 0x65	; 101
     f5c:	10 f0       	brcs	.+4      	; 0xf62 <computeCallForHeat()+0x68>
     f5e:	84 e6       	ldi	r24, 0x64	; 100
     f60:	8c c0       	rjmp	.+280    	; 0x107a <computeCallForHeat()+0x180>
        else
          {
#if defined(VALVE_TURN_OFF_LINGER) && (DEFAULT_MIN_VALVE_PC_REALLY_OPEN > TRV_MAX_SLEW_PC_PER_MIN)
          // Ensure valve will be immediately significantly opened (and that linger can work properly).
          if(tmp < DEFAULT_MIN_VALVE_PC_REALLY_OPEN) { TRVPercentOpen = DEFAULT_MIN_VALVE_PC_REALLY_OPEN; }
     f62:	8a 30       	cpi	r24, 0x0A	; 10
     f64:	08 f0       	brcs	.+2      	; 0xf68 <computeCallForHeat()+0x6e>
     f66:	89 c0       	rjmp	.+274    	; 0x107a <computeCallForHeat()+0x180>
     f68:	8a e0       	ldi	r24, 0x0A	; 10
     f6a:	87 c0       	rjmp	.+270    	; 0x107a <computeCallForHeat()+0x180>
          }
        }      
      changed = true; // TRV setting has been changed.
      }
    }
  else if(currentTempC > targetTempC) // (Well) over temp target: close valve if not yet closed.
     f6c:	38 17       	cp	r19, r24
     f6e:	20 f5       	brcc	.+72     	; 0xfb8 <computeCallForHeat()+0xbe>
    {
    cancelBake(); // Ensure BAKE mode cancelled immediately if over target (eg when target is BAKE).
     f70:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <cancelBake()>
    if(TRVPercentOpen != 0)
     f74:	10 91 3d 01 	lds	r17, 0x013D
     f78:	11 23       	and	r17, r17
     f7a:	09 f4       	brne	.+2      	; 0xf7e <computeCallForHeat()+0x84>
     f7c:	73 c0       	rjmp	.+230    	; 0x1064 <computeCallForHeat()+0x16a>
      // Continue shutting valve as not yet closed.
#if defined(VALVE_TURN_OFF_LINGER) && (DEFAULT_MIN_VALVE_PC_REALLY_OPEN > 0)
      // TODO-117: allow very slow final turn off to help systems with poor bypass, ~1% per minute.
      // Special slow-turn-off rules for final part of travel at/below DEFAULT_MIN_VALVE_PC_REALLY_OPEN floor.
      const uint8_t lingerThreshold = DEFAULT_MIN_VALVE_PC_REALLY_OPEN - 1; // Should be below 'call for heat' threshold.
      if(TRVPercentOpen <= lingerThreshold)
     f7e:	1a 30       	cpi	r17, 0x0A	; 10
     f80:	38 f4       	brcc	.+14     	; 0xf90 <computeCallForHeat()+0x96>
        {
        // If lingered long enough then do final chunk in one burst to help avoid valve hiss and temperature overshoot.
        if((DEFAULT_MAX_RUN_ON_TIME_M < DEFAULT_MIN_VALVE_PC_REALLY_OPEN) && (TRVPercentOpen < DEFAULT_MIN_VALVE_PC_REALLY_OPEN - DEFAULT_MAX_RUN_ON_TIME_M))
     f82:	14 30       	cpi	r17, 0x04	; 4
     f84:	18 f4       	brcc	.+6      	; 0xf8c <computeCallForHeat()+0x92>
          { TRVPercentOpen = 0; } // Shut right off.
     f86:	10 92 3d 01 	sts	0x013D, r1
     f8a:	50 c0       	rjmp	.+160    	; 0x102c <computeCallForHeat()+0x132>
        else
          { --TRVPercentOpen; } // Turn down as slowly as reasonably possible to help boiler cool.
     f8c:	11 50       	subi	r17, 0x01	; 1
     f8e:	67 c0       	rjmp	.+206    	; 0x105e <computeCallForHeat()+0x164>
#else
      // No special linger threshold.
      const uint8_t lingerThreshold = 0; // Fully off.
#endif    
      // TODO-109: with comfort bias (or at hub because of self-heating temp errors) slew to off relatively slowly.
      if(((!hasEcoBias()) || inHubMode()) && (TRVPercentOpen > lingerThreshold + TRV_SLEW_PC_PER_MIN_VFAST)) { TRVPercentOpen -= TRV_SLEW_PC_PER_MIN_VFAST; }
     f90:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
     f94:	88 23       	and	r24, r24
     f96:	59 f0       	breq	.+22     	; 0xfae <computeCallForHeat()+0xb4>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     f98:	f9 99       	sbic	0x1f, 1	; 31
     f9a:	fe cf       	rjmp	.-4      	; 0xf98 <computeCallForHeat()+0x9e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     f9c:	82 e1       	ldi	r24, 0x12	; 18
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	92 bd       	out	0x22, r25	; 34
     fa2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     fa4:	f8 9a       	sbi	0x1f, 0	; 31
     fa6:	80 b5       	in	r24, 0x20	; 32
     fa8:	8f 3f       	cpi	r24, 0xFF	; 255
     faa:	09 f4       	brne	.+2      	; 0xfae <computeCallForHeat()+0xb4>
     fac:	65 c0       	rjmp	.+202    	; 0x1078 <computeCallForHeat()+0x17e>
     fae:	1e 31       	cpi	r17, 0x1E	; 30
     fb0:	08 f4       	brcc	.+2      	; 0xfb4 <computeCallForHeat()+0xba>
     fb2:	62 c0       	rjmp	.+196    	; 0x1078 <computeCallForHeat()+0x17e>
     fb4:	14 51       	subi	r17, 0x14	; 20
     fb6:	53 c0       	rjmp	.+166    	; 0x105e <computeCallForHeat()+0x164>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     fb8:	f9 99       	sbic	0x1f, 1	; 31
     fba:	fe cf       	rjmp	.-4      	; 0xfb8 <computeCallForHeat()+0xbe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     fbc:	83 e1       	ldi	r24, 0x13	; 19
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	92 bd       	out	0x22, r25	; 34
     fc2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     fc4:	f8 9a       	sbi	0x1f, 0	; 31
     fc6:	00 b5       	in	r16, 0x20	; 32
// At the boiler hub this is also the threshold precentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
uint8_t getMinValvePcReallyOpen()
  {
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  if((stored > 0) && (stored <= 100)) { return(stored); }
     fc8:	80 2f       	mov	r24, r16
     fca:	81 50       	subi	r24, 0x01	; 1
     fcc:	84 36       	cpi	r24, 0x64	; 100
     fce:	08 f0       	brcs	.+2      	; 0xfd2 <computeCallForHeat()+0xd8>
     fd0:	0a e0       	ldi	r16, 0x0A	; 10
    }
  else // Close to temp target: set valve partly open to try to tightly regulate.
    {
    // Use currentTempC16 lsbits to set valve percentage for proportional feedback
    // to provide more efficient and quieter TRV drive and probably more stable room temperature.
    uint8_t tmp = (uint8_t) (currentTempC16 & 0xf); // Only interested in lsbits.
     fd2:	24 2f       	mov	r18, r20
     fd4:	2f 70       	andi	r18, 0x0F	; 15
    const uint8_t ulpStep = 6;
    // Get to nominal range 6 to 96, eg valve nearly shut just below top of 'correct' temperature window.
    const uint8_t targetPORaw = tmp * ulpStep;
#if defined(VALVE_TURN_OFF_LINGER)
    // Constrain from below to likely minimum-open value, in part to deal with TODO-117 'linger open' in lieu of boiler bypass.
    const uint8_t targetPO = fmax(targetPORaw, getMinValvePcReallyOpen());
     fd6:	60 e1       	ldi	r22, 0x10	; 16
     fd8:	62 1b       	sub	r22, r18
     fda:	26 e0       	ldi	r18, 0x06	; 6
     fdc:	62 9f       	mul	r22, r18
     fde:	60 2d       	mov	r22, r0
     fe0:	11 24       	eor	r1, r1
     fe2:	70 e0       	ldi	r23, 0x00	; 0
     fe4:	80 e0       	ldi	r24, 0x00	; 0
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	0e 94 c2 2b 	call	0x5784	; 0x5784 <__floatunsisf>
     fec:	69 83       	std	Y+1, r22	; 0x01
     fee:	7a 83       	std	Y+2, r23	; 0x02
     ff0:	8b 83       	std	Y+3, r24	; 0x03
     ff2:	9c 83       	std	Y+4, r25	; 0x04
     ff4:	60 2f       	mov	r22, r16
     ff6:	70 e0       	ldi	r23, 0x00	; 0
     ff8:	80 e0       	ldi	r24, 0x00	; 0
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	0e 94 c2 2b 	call	0x5784	; 0x5784 <__floatunsisf>
    1000:	9b 01       	movw	r18, r22
    1002:	ac 01       	movw	r20, r24
    1004:	69 81       	ldd	r22, Y+1	; 0x01
    1006:	7a 81       	ldd	r23, Y+2	; 0x02
    1008:	8b 81       	ldd	r24, Y+3	; 0x03
    100a:	9c 81       	ldd	r25, Y+4	; 0x04
    100c:	0e 94 ff 2b 	call	0x57fe	; 0x57fe <fmax>
    1010:	0e 94 96 2b 	call	0x572c	; 0x572c <__fixunssfsi>
    1014:	16 2f       	mov	r17, r22
#else
    // Use as-is.
    const uint8_t targetPO = targetPORaw;
#endif
    // Reduce spurious valve/boiler adjustment by avoiding movement at all unless current error is significant.
    if(targetPO < TRVPercentOpen) // Currently open more than required.
    1016:	20 91 3d 01 	lds	r18, 0x013D
    101a:	62 17       	cp	r22, r18
    101c:	48 f4       	brcc	.+18     	; 0x1030 <computeCallForHeat()+0x136>
      {
      const uint8_t slew = TRVPercentOpen - targetPO;
      if(slew >= max((1+ulpStep), TRV_MIN_SLEW_PC)) // Ensure no hunting for 1ulp temperature wobble.
    101e:	82 2f       	mov	r24, r18
    1020:	81 1b       	sub	r24, r17
    1022:	87 30       	cpi	r24, 0x07	; 7
    1024:	f8 f0       	brcs	.+62     	; 0x1064 <computeCallForHeat()+0x16a>
        {
        if(slew > TRV_MAX_SLEW_PC_PER_MIN)
            { TRVPercentOpen -= TRV_MAX_SLEW_PC_PER_MIN; } // Cap slew rate.
    1026:	25 50       	subi	r18, 0x05	; 5
    1028:	20 93 3d 01 	sts	0x013D, r18
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	1b c0       	rjmp	.+54     	; 0x1066 <computeCallForHeat()+0x16c>
        else
            { TRVPercentOpen = targetPO; } // Adjust directly to target.
        changed = true; // TRV setting has been changed.
        }
      }
    else if(targetPO > TRVPercentOpen) // Currently open less than required.
    1030:	26 17       	cp	r18, r22
    1032:	c0 f4       	brcc	.+48     	; 0x1064 <computeCallForHeat()+0x16a>
      {
      const uint8_t slew = targetPO - TRVPercentOpen;
    1034:	06 2f       	mov	r16, r22
    1036:	02 1b       	sub	r16, r18
      if(slew >= max((1+ulpStep), TRV_MIN_SLEW_PC)) // Ensure no hunting for 1ulp temperature wobble.
    1038:	07 30       	cpi	r16, 0x07	; 7
    103a:	a0 f0       	brcs	.+40     	; 0x1064 <computeCallForHeat()+0x16a>
        {
        // Slew open faster in BAKE mode or with comfort bias (unless always glacial).
#if !defined(TRV_SLEW_GLACIAL)
        const uint8_t maxSlew = (inBakeModeDebounced() || !hasEcoBias()) ? TRV_SLEW_PC_PER_MIN_FAST : TRV_MAX_SLEW_PC_PER_MIN;
    103c:	0e 94 53 17 	call	0x2ea6	; 0x2ea6 <inBakeModeDebounced()>
    1040:	88 23       	and	r24, r24
    1042:	31 f4       	brne	.+12     	; 0x1050 <computeCallForHeat()+0x156>
    1044:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
    1048:	88 23       	and	r24, r24
    104a:	11 f0       	breq	.+4      	; 0x1050 <computeCallForHeat()+0x156>
    104c:	95 e0       	ldi	r25, 0x05	; 5
    104e:	03 c0       	rjmp	.+6      	; 0x1056 <computeCallForHeat()+0x15c>
#else
        const uint8_t maxSlew = TRV_MAX_SLEW_PC_PER_MIN;
#endif
        if(slew > maxSlew)
    1050:	0b 30       	cpi	r16, 0x0B	; 11
    1052:	28 f0       	brcs	.+10     	; 0x105e <computeCallForHeat()+0x164>
    1054:	9a e0       	ldi	r25, 0x0A	; 10
            { TRVPercentOpen += maxSlew; } // Cap slew rate.
    1056:	80 91 3d 01 	lds	r24, 0x013D
    105a:	89 0f       	add	r24, r25
    105c:	0e c0       	rjmp	.+28     	; 0x107a <computeCallForHeat()+0x180>
        else
            { TRVPercentOpen = targetPO; } // Adjust directly to target.
    105e:	10 93 3d 01 	sts	0x013D, r17
    1062:	e4 cf       	rjmp	.-56     	; 0x102c <computeCallForHeat()+0x132>
    1064:	80 e0       	ldi	r24, 0x00	; 0
  // Run down occupation timer if need be.
  if(occupationCountdownM > 0) { --occupationCountdownM; }

  computeTargetTemperature();
  return(computeRequiredTRVPercentOpen());
  }
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	cf 91       	pop	r28
    1070:	df 91       	pop	r29
    1072:	1f 91       	pop	r17
    1074:	0f 91       	pop	r16
    1076:	08 95       	ret
#endif    
      // TODO-109: with comfort bias (or at hub because of self-heating temp errors) slew to off relatively slowly.
      if(((!hasEcoBias()) || inHubMode()) && (TRVPercentOpen > lingerThreshold + TRV_SLEW_PC_PER_MIN_VFAST)) { TRVPercentOpen -= TRV_SLEW_PC_PER_MIN_VFAST; }
      // Else (by default) force to (nearly) off immediately when requested, ie eagerly stop heating to conserve energy.
      // In any case percentage open should now be low enough to stop calling for heat immediately.
      else { TRVPercentOpen = lingerThreshold; }
    1078:	89 e0       	ldi	r24, 0x09	; 9
    107a:	80 93 3d 01 	sts	0x013D, r24
    107e:	d6 cf       	rjmp	.-84     	; 0x102c <computeCallForHeat()+0x132>

00001080 <eeprom_smart_erase_byte(unsigned char*)>:
// If the target byte is already 0xff then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase was performed.
bool eeprom_smart_erase_byte(uint8_t *p)
    1080:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, 0xff); // Set to 0xff.
  return(true); // Performed an erase (and probably a write, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
    1082:	f9 99       	sbic	0x1f, 1	; 31
    1084:	fe cf       	rjmp	.-4      	; 0x1082 <eeprom_smart_erase_byte(unsigned char*)+0x2>
  //     if((uint8_t) 0xff == eeprom_read_byte(p)) { return; }
  // but leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
    1086:	32 bd       	out	0x22, r19	; 34
    1088:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
    108e:	80 b5       	in	r24, 0x20	; 32
  if((uint8_t) 0xff != oldValue) // Needs erase...
    1090:	8f 3f       	cpi	r24, 0xFF	; 255
    1092:	11 f4       	brne	.+4      	; 0x1098 <eeprom_smart_erase_byte(unsigned char*)+0x18>
    1094:	80 e0       	ldi	r24, 0x00	; 0
    1096:	08 95       	ret
    {
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
    1098:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    109a:	f8 94       	cli
      {
      // Erase to 0xff; no write needed.
      EECR = _BV(EEMPE) | _BV(EEPM0); // Set master write-enable bit and erase-only mode.
    109c:	84 e1       	ldi	r24, 0x14	; 20
    109e:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start erase-only operation.
    10a0:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    10a2:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    10a4:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the erase.
    }
  return(false);
#endif
  }
    10a6:	08 95       	ret

000010a8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>:
// If ANDing in the mask has no effect then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff a write was performed.
bool eeprom_smart_clear_bits(uint8_t *p, uint8_t mask)
    10a8:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, newValue); // Set to masked value.
  return(true); // Performed a write (and probably an erase, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
    10aa:	f9 99       	sbic	0x1f, 1	; 31
    10ac:	fe cf       	rjmp	.-4      	; 0x10aa <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x2>
  //     oldValue = eeprom_read_byte(p);
  // and leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
    10ae:	32 bd       	out	0x22, r19	; 34
    10b0:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
    10b6:	80 b5       	in	r24, 0x20	; 32
  const uint8_t newValue = oldValue & mask;
    10b8:	68 23       	and	r22, r24
  if(oldValue != newValue) // Write is needed...
    10ba:	86 17       	cp	r24, r22
    10bc:	11 f4       	brne	.+4      	; 0x10c2 <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x1a>
    10be:	80 e0       	ldi	r24, 0x00	; 0
    10c0:	08 95       	ret
    {
    // Do the write: no erase is needed.
    EEDR = newValue; // Set EEPROM data register to required new value.
    10c2:	60 bd       	out	0x20, r22	; 32
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
    10c4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    10c6:	f8 94       	cli
      {
      EECR = _BV(EEMPE) | _BV(EEPM1); // Set master write-enable bit and write-only mode.
    10c8:	84 e2       	ldi	r24, 0x24	; 36
    10ca:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start write-only operation.
    10cc:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    10ce:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    10d0:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the write.
    }
  return(false);
#endif
  }
    10d2:	08 95       	ret

000010d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>:
// Updates an EEEPROM byte iff not currently at the specified target value.
// May be able to selectively erase or write (ie reduce wear) to reach the desired value.
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase and/or write was performed.
// TODO: make smarter, eg don't wait/read twice...
bool eeprom_smart_update_byte(uint8_t *p, uint8_t value)
    10d4:	78 2f       	mov	r23, r24
    10d6:	e9 2f       	mov	r30, r25
  {
  // If target byte is 0xff then attempt smart erase rather than more generic write or erase+write.
  if((uint8_t) 0xff == value) { return(eeprom_smart_erase_byte(p)); }
    10d8:	6f 3f       	cpi	r22, 0xFF	; 255
    10da:	19 f4       	brne	.+6      	; 0x10e2 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
    10dc:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
    10e0:	08 95       	ret
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    10e2:	f9 99       	sbic	0x1f, 1	; 31
    10e4:	fe cf       	rjmp	.-4      	; 0x10e2 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    10e6:	47 2f       	mov	r20, r23
    10e8:	5e 2f       	mov	r21, r30
    10ea:	52 bd       	out	0x22, r21	; 34
    10ec:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    10ee:	f8 9a       	sbi	0x1f, 0	; 31
    10f0:	80 b5       	in	r24, 0x20	; 32
  // More than an erase might be required...
  const uint8_t oldValue = eeprom_read_byte(p);
  if(value == oldValue) { return(false); } // No change needed.
    10f2:	68 17       	cp	r22, r24
    10f4:	11 f4       	brne	.+4      	; 0x10fa <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x26>
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	08 95       	ret
#ifdef EEPROM_SPLIT_ERASE_WRITE // Can do selective write.
  if(value == (value & oldValue)) { return(eeprom_smart_clear_bits(p, value)); } // Can use pure write to clear bits to zero.
    10fa:	26 2f       	mov	r18, r22
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	82 23       	and	r24, r18
    1102:	93 23       	and	r25, r19
    1104:	28 17       	cp	r18, r24
    1106:	39 07       	cpc	r19, r25
    1108:	29 f4       	brne	.+10     	; 0x1114 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>
    110a:	87 2f       	mov	r24, r23
    110c:	9e 2f       	mov	r25, r30
    110e:	0e 94 54 08 	call	0x10a8	; 0x10a8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
    1112:	08 95       	ret
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    1114:	f9 99       	sbic	0x1f, 1	; 31
    1116:	fe cf       	rjmp	.-4      	; 0x1114 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    1118:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    111a:	52 bd       	out	0x22, r21	; 34
    111c:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
    111e:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    1120:	0f b6       	in	r0, 0x3f	; 63
    1122:	f8 94       	cli
    1124:	fa 9a       	sbi	0x1f, 2	; 31
    1126:	f9 9a       	sbi	0x1f, 1	; 31
    1128:	0f be       	out	0x3f, r0	; 63
    112a:	81 e0       	ldi	r24, 0x01	; 1
#endif
  eeprom_write_byte(p, value); // Needs to set some (but not all) bits to 1, so needs erase and write.
  return(true); // Performed an update.
  }
    112c:	08 95       	ret

0000112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>:
// bptr must be pointing at the current byte to update on entry which must start off as 0xff;
// this will write the byte and increment bptr (and write 0xff to the new location) if one is filled up.
// Partial byte can only have even number of bits present, ie be in one of 4 states.
// Two least significant bits used to indicate how many bit pairs are still to be filled,
// so initial 0xff value (which is never a valid complete filled byte) indicates 'empty'.
static uint8_t *_FHT8VCreate200usAppendEncBit(uint8_t *bptr, const bool is1)
    112e:	fc 01       	movw	r30, r24
  {
  const uint8_t bitPairsLeft = (*bptr) & 3; // Find out how many bit pairs are left to fill in the current byte.
    1130:	80 81       	ld	r24, Z
    1132:	98 2f       	mov	r25, r24
    1134:	93 70       	andi	r25, 0x03	; 3
  if(!is1) // Appending 1100.
    1136:	66 23       	and	r22, r22
    1138:	b1 f4       	brne	.+44     	; 0x1166 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x38>
    {
    switch(bitPairsLeft)
    113a:	92 30       	cpi	r25, 0x02	; 2
    113c:	51 f0       	breq	.+20     	; 0x1152 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x24>
    113e:	93 30       	cpi	r25, 0x03	; 3
    1140:	31 f0       	breq	.+12     	; 0x114e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x20>
    1142:	9f 01       	movw	r18, r30
    1144:	2f 5f       	subi	r18, 0xFF	; 255
    1146:	3f 4f       	sbci	r19, 0xFF	; 255
    1148:	91 30       	cpi	r25, 0x01	; 1
    114a:	59 f4       	brne	.+22     	; 0x1162 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x34>
    114c:	05 c0       	rjmp	.+10     	; 0x1158 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x2a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xcd; // %11001101 Write back partial byte (msbits now 1100 and two bit pairs remain free).
    114e:	8d ec       	ldi	r24, 0xCD	; 205
    1150:	25 c0       	rjmp	.+74     	; 0x119c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x30; // Preserve existing ms bit-pair, set middle four bits 1100, one bit pair remains free.
    1152:	80 7c       	andi	r24, 0xC0	; 192
    1154:	80 63       	ori	r24, 0x30	; 48
    1156:	22 c0       	rjmp	.+68     	; 0x119c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xc; // Preserve existing ms (2) bit-pairs, set bottom four bits 1100, write back full byte.
    1158:	80 7f       	andi	r24, 0xF0	; 240
    115a:	8c 60       	ori	r24, 0x0C	; 12
    115c:	80 83       	st	Z, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
    115e:	f9 01       	movw	r30, r18
    1160:	11 c0       	rjmp	.+34     	; 0x1184 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x56>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
    1162:	83 60       	ori	r24, 0x03	; 3
    1164:	13 c0       	rjmp	.+38     	; 0x118c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5e>
        break;
      }
    }
  else // Appending 111000.
    {
    switch(bitPairsLeft)
    1166:	92 30       	cpi	r25, 0x02	; 2
    1168:	51 f0       	breq	.+20     	; 0x117e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x50>
    116a:	93 30       	cpi	r25, 0x03	; 3
    116c:	31 f0       	breq	.+12     	; 0x117a <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x4c>
    116e:	9f 01       	movw	r18, r30
    1170:	2f 5f       	subi	r18, 0xFF	; 255
    1172:	3f 4f       	sbci	r19, 0xFF	; 255
    1174:	91 30       	cpi	r25, 0x01	; 1
    1176:	71 f4       	brne	.+28     	; 0x1194 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x66>
    1178:	07 c0       	rjmp	.+14     	; 0x1188 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xe0; // %11100000 Write back partial byte (msbits now 111000 and one bit pair remains free).
    117a:	80 ee       	ldi	r24, 0xE0	; 224
    117c:	0f c0       	rjmp	.+30     	; 0x119c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x38; // Preserve existing ms bit-pair, set lsbits to 111000, write back full byte.
    117e:	80 7c       	andi	r24, 0xC0	; 192
    1180:	88 63       	ori	r24, 0x38	; 56
    1182:	81 93       	st	Z+, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
    1184:	8f ef       	ldi	r24, 0xFF	; 255
    1186:	0a c0       	rjmp	.+20     	; 0x119c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xe; // Preserve existing (2) ms bit-pairs, set bottom four bits to 1110, write back full byte.
    1188:	80 7f       	andi	r24, 0xF0	; 240
    118a:	8e 60       	ori	r24, 0x0E	; 14
    118c:	80 83       	st	Z, r24
        *++bptr = 0x3e; // %00111110 Write trailing 00 bits to next byte and indicate 3 bit-pairs free for next incremental update.
    118e:	f9 01       	movw	r30, r18
    1190:	8e e3       	ldi	r24, 0x3E	; 62
    1192:	04 c0       	rjmp	.+8      	; 0x119c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
    1194:	83 60       	ori	r24, 0x03	; 3
    1196:	80 83       	st	Z, r24
        *++bptr = 0x8d; // Write trailing 1000 bits to next byte and indicate 2 bit-pairs free for next incremental update.
    1198:	f9 01       	movw	r30, r18
    119a:	8d e8       	ldi	r24, 0x8D	; 141
    119c:	80 83       	st	Z, r24
        break;
      }
    }
  return(bptr);
  }
    119e:	cf 01       	movw	r24, r30
    11a0:	08 95       	ret

000011a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>:

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
    11a2:	ef 92       	push	r14
    11a4:	ff 92       	push	r15
    11a6:	0f 93       	push	r16
    11a8:	1f 93       	push	r17
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
    11ae:	9c 01       	movw	r18, r24
    11b0:	16 2f       	mov	r17, r22
    11b2:	00 e8       	ldi	r16, 0x80	; 128
    11b4:	c0 e0       	ldi	r28, 0x00	; 0
    11b6:	d0 e0       	ldi	r29, 0x00	; 0
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
    11b8:	e6 2e       	mov	r14, r22
    11ba:	ff 24       	eor	r15, r15
    11bc:	60 e0       	ldi	r22, 0x00	; 0
    11be:	80 2f       	mov	r24, r16
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	8e 21       	and	r24, r14
    11c4:	9f 21       	and	r25, r15
    11c6:	89 2b       	or	r24, r25
    11c8:	09 f0       	breq	.+2      	; 0x11cc <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x2a>
    11ca:	61 e0       	ldi	r22, 0x01	; 1
    11cc:	c9 01       	movw	r24, r18
    11ce:	0e 94 97 08 	call	0x112e	; 0x112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    11d2:	9c 01       	movw	r18, r24

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    11d4:	06 95       	lsr	r16
    11d6:	21 96       	adiw	r28, 0x01	; 1
    11d8:	c8 30       	cpi	r28, 0x08	; 8
    11da:	d1 05       	cpc	r29, r1
    11dc:	79 f7       	brne	.-34     	; 0x11bc <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x1a>
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
  return(_FHT8VCreate200usAppendEncBit(bptr, (bool) parity_even_bit(b))); // Append even parity bit.
    11de:	01 2e       	mov	r0, r17
    11e0:	12 95       	swap	r17
    11e2:	10 25       	eor	r17, r0
    11e4:	01 2e       	mov	r0, r17
    11e6:	16 95       	lsr	r17
    11e8:	16 95       	lsr	r17
    11ea:	10 25       	eor	r17, r0
    11ec:	61 2f       	mov	r22, r17
    11ee:	70 e0       	ldi	r23, 0x00	; 0
    11f0:	6f 5f       	subi	r22, 0xFF	; 255
    11f2:	7f 4f       	sbci	r23, 0xFF	; 255
    11f4:	76 95       	lsr	r23
    11f6:	67 95       	ror	r22
    11f8:	61 70       	andi	r22, 0x01	; 1
    11fa:	c9 01       	movw	r24, r18
    11fc:	0e 94 97 08 	call	0x112e	; 0x112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  }
    1200:	df 91       	pop	r29
    1202:	cf 91       	pop	r28
    1204:	1f 91       	pop	r17
    1206:	0f 91       	pop	r16
    1208:	ff 90       	pop	r15
    120a:	ef 90       	pop	r14
    120c:	08 95       	ret

0000120e <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>:
// On entry the populated FHT8V command struct is passed by pointer.
// On exit, the memory block starting at buffer contains the low-byte, msbit-first bit, 0xff-terminated TX sequence.
// The maximum and minimum possible encoded message sizes are 35 (all zero bytes) and 45 (all 0xff bytes) bytes long.
// Note that a buffer space of at least 46 bytes is needed to accommodate the longest-possible encoded message and terminator.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreate200usBitStreamBptr(uint8_t *bptr, const fht8v_msg_t *command)
    120e:	ff 92       	push	r15
    1210:	0f 93       	push	r16
    1212:	1f 93       	push	r17
    1214:	dc 01       	movw	r26, r24
    1216:	8b 01       	movw	r16, r22
  {
  // Generate FHT8V preamble.
  // First 12 x 0 bits of preamble, pre-encoded as 6 x 0xcc bytes.
  *bptr++ = 0xcc;
    1218:	8c ec       	ldi	r24, 0xCC	; 204
    121a:	fd 01       	movw	r30, r26
    121c:	81 93       	st	Z+, r24
  *bptr++ = 0xcc;
    121e:	11 96       	adiw	r26, 0x01	; 1
    1220:	8c 93       	st	X, r24
    1222:	df 01       	movw	r26, r30
    1224:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    1226:	81 83       	std	Z+1, r24	; 0x01
    1228:	fd 01       	movw	r30, r26
    122a:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    122c:	11 96       	adiw	r26, 0x01	; 1
    122e:	8c 93       	st	X, r24
    1230:	df 01       	movw	r26, r30
    1232:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    1234:	81 83       	std	Z+1, r24	; 0x01
    1236:	fd 01       	movw	r30, r26
    1238:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    123a:	11 96       	adiw	r26, 0x01	; 1
    123c:	8c 93       	st	X, r24
  *bptr = (uint8_t) ~0U; // Initialise for _FHT8VCreate200usAppendEncBit routine.
    123e:	ff 24       	eor	r15, r15
    1240:	fa 94       	dec	r15
    1242:	f1 82       	std	Z+1, r15	; 0x01
  // Push remaining 1 of preamble.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, true); // Encode 1.
    1244:	cf 01       	movw	r24, r30
    1246:	01 96       	adiw	r24, 0x01	; 1
    1248:	61 e0       	ldi	r22, 0x01	; 1
    124a:	0e 94 97 08 	call	0x112e	; 0x112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>

  // Generate body.
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc1);
    124e:	f8 01       	movw	r30, r16
    1250:	60 81       	ld	r22, Z
    1252:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc2);
    1256:	f8 01       	movw	r30, r16
    1258:	61 81       	ldd	r22, Z+1	; 0x01
    125a:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->address);
#else
  bptr = _FHT8VCreate200usAppendByteEP(bptr, 0); // Default/broadcast.  TODO: could possibly be further optimised to send 0 value more efficiently.
    125e:	60 e0       	ldi	r22, 0x00	; 0
    1260:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->command);
    1264:	f8 01       	movw	r30, r16
    1266:	62 81       	ldd	r22, Z+2	; 0x02
    1268:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->extension);
    126c:	f8 01       	movw	r30, r16
    126e:	63 81       	ldd	r22, Z+3	; 0x03
    1270:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->command + command->extension;
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, checksum);
    1274:	f8 01       	movw	r30, r16
    1276:	60 81       	ld	r22, Z
    1278:	21 81       	ldd	r18, Z+1	; 0x01
    127a:	62 0f       	add	r22, r18
    127c:	64 5f       	subi	r22, 0xF4	; 244
    127e:	22 81       	ldd	r18, Z+2	; 0x02
    1280:	62 0f       	add	r22, r18
    1282:	23 81       	ldd	r18, Z+3	; 0x03
    1284:	62 0f       	add	r22, r18
    1286:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>

  // Generate trailer.
  // Append 0 bit for trailer.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    128a:	60 e0       	ldi	r22, 0x00	; 0
    128c:	0e 94 97 08 	call	0x112e	; 0x112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  // Append extra 0 bit to ensure that final required bits are flushed out.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    1290:	60 e0       	ldi	r22, 0x00	; 0
    1292:	0e 94 97 08 	call	0x112e	; 0x112e <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    1296:	fc 01       	movw	r30, r24
  *bptr = (uint8_t)0xff; // Terminate TX bytes.
    1298:	f0 82       	st	Z, r15
  return(bptr);
  }
    129a:	1f 91       	pop	r17
    129c:	0f 91       	pop	r16
    129e:	ff 90       	pop	r15
    12a0:	08 95       	ret

000012a2 <FHT8VGetHC1()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    12a2:	f9 99       	sbic	0x1f, 1	; 31
    12a4:	fe cf       	rjmp	.-4      	; 0x12a2 <FHT8VGetHC1()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    12a6:	80 e1       	ldi	r24, 0x10	; 16
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	92 bd       	out	0x22, r25	; 34
    12ac:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    12ae:	f8 9a       	sbi	0x1f, 0	; 31
    12b0:	80 b5       	in	r24, 0x20	; 32
// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }

// Get (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control (will be 0xff until set).
uint8_t FHT8VGetHC1() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC1)); }
    12b2:	08 95       	ret

000012b4 <FHT8VGetHC2()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    12b4:	f9 99       	sbic	0x1f, 1	; 31
    12b6:	fe cf       	rjmp	.-4      	; 0x12b4 <FHT8VGetHC2()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    12b8:	81 e1       	ldi	r24, 0x11	; 17
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	92 bd       	out	0x22, r25	; 34
    12be:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    12c0:	f8 9a       	sbi	0x1f, 0	; 31
    12c2:	80 b5       	in	r24, 0x20	; 32
uint8_t FHT8VGetHC2() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC2)); }
    12c4:	08 95       	ret

000012c6 <isSyncedWithFHT8V()>:
  }

// True once/while this node is synced with and controlling the target FHT8V valve; initially false.
static bool syncedWithFHT8V;
#ifndef IGNORE_FHT_SYNC
bool isSyncedWithFHT8V() { return(syncedWithFHT8V); }
    12c6:	80 91 71 01 	lds	r24, 0x0171
    12ca:	08 95       	ret

000012cc <isControlledValveOpen()>:
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
    12cc:	80 91 71 01 	lds	r24, 0x0171
    12d0:	88 23       	and	r24, r24
    12d2:	21 f0       	breq	.+8      	; 0x12dc <isControlledValveOpen()+0x10>
    12d4:	80 91 a7 01 	lds	r24, 0x01A7
    12d8:	81 11       	cpse	r24, r1
    12da:	81 e0       	ldi	r24, 0x01	; 1
// GLOBAL NOTION OF CONTRLLED VALVE STATE PROVIDED HERE
// True iff the valve(s) (if any) controlled by this unit are really open.
// This waits until, for example, an ACK where appropriate, or at least the command has been sent.
// This also implies open to DEFAULT_MIN_VALVE_PC_REALLY_OPEN or equivalent.
// Must be exectly one definition supplied at link time.
bool isControlledValveOpen() { return(getFHT8V_isValveOpen()); }
    12dc:	08 95       	ret

000012de <FHT8VSyncAndTXReset()>:
//   FHT8V_isValveOpen (bit, true if this node has last sent command to open valve)
//   syncStateFHT8V (byte, internal)
//   halfSecondsToNextFHT8VTX (byte).
void FHT8VSyncAndTXReset()
  {
  syncedWithFHT8V = false;
    12de:	10 92 71 01 	sts	0x0171, r1
  syncStateFHT8V = 0;
    12e2:	10 92 a6 01 	sts	0x01A6, r1
  halfSecondsToNextFHT8VTX = 0;
    12e6:	10 92 72 01 	sts	0x0172, r1
  FHT8V_isValveOpen = false;
    12ea:	10 92 a7 01 	sts	0x01A7, r1
  }
    12ee:	08 95       	ret

000012f0 <FHT8VCallForHeatHeardGetAndClear()>:
  }

// Atomically returns one housecode calling for heat heard since last call and clears, or ~0 if none.
uint16_t FHT8VCallForHeatHeardGetAndClear()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    12f0:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    12f2:	f8 94       	cli
    {
    const uint16_t result = lastCallForHeatHC;
    12f4:	20 91 02 01 	lds	r18, 0x0102
    12f8:	30 91 03 01 	lds	r19, 0x0103
    lastCallForHeatHC = ~0;
    12fc:	8f ef       	ldi	r24, 0xFF	; 255
    12fe:	9f ef       	ldi	r25, 0xFF	; 255
    1300:	90 93 03 01 	sts	0x0103, r25
    1304:	80 93 02 01 	sts	0x0102, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1308:	4f bf       	out	0x3f, r20	; 63
    return(result);
    }
  }
    130a:	c9 01       	movw	r24, r18
    130c:	08 95       	ret

0000130e <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>:
// The TRVPercentOpen value is used to generate the frame.
// On entry hc1, hc2 (and addresss if used) must be set correctly; this sets command and extension.
// The generated command frame can be resent indefinitely.
// The command buffer used must be (at least) FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE bytes.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreateValveSetCmdFrame_r(uint8_t *bptr, fht8v_msg_t *command, const uint8_t TRVPercentOpen)
    130e:	ef 92       	push	r14
    1310:	ff 92       	push	r15
    1312:	1f 93       	push	r17
    1314:	cf 93       	push	r28
    1316:	df 93       	push	r29
    1318:	ec 01       	movw	r28, r24
    131a:	7b 01       	movw	r14, r22
    131c:	14 2f       	mov	r17, r20
  {
  command->command = 0x26;
    131e:	86 e2       	ldi	r24, 0x26	; 38
    1320:	fb 01       	movw	r30, r22
    1322:	82 83       	std	Z+2, r24	; 0x02
  command->extension = (TRVPercentOpen * 255) / 100;
    1324:	8f ef       	ldi	r24, 0xFF	; 255
    1326:	48 9f       	mul	r20, r24
    1328:	c0 01       	movw	r24, r0
    132a:	11 24       	eor	r1, r1
    132c:	64 e6       	ldi	r22, 0x64	; 100
    132e:	70 e0       	ldi	r23, 0x00	; 0
    1330:	0e 94 a2 2c 	call	0x5944	; 0x5944 <__divmodhi4>
    1334:	63 83       	std	Z+3, r22	; 0x03
#ifdef RFM22_SYNC_ONLY_BCFH
  // Huge cheat: only add RFM22-friendly pre-preamble if calling for heat from the boiler (TRV actually open).
  // NOTE: this requires more buffer space.
  // NOTE: the percentage-open threshold to call for heat from the boiler is set to allow the valve to open significantly, etc.
  if(TRVPercentOpen >= getMinValvePcReallyOpen())
    1336:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    133a:	18 17       	cp	r17, r24
    133c:	60 f0       	brcs	.+24     	; 0x1356 <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)+0x48>
    {
    *bptr++ = 0xaa;
    133e:	8a ea       	ldi	r24, 0xAA	; 170
    1340:	fe 01       	movw	r30, r28
    1342:	81 93       	st	Z+, r24
    *bptr++ = 0xaa;
    1344:	89 83       	std	Y+1, r24	; 0x01
    1346:	df 01       	movw	r26, r30
    1348:	11 96       	adiw	r26, 0x01	; 1
    *bptr++ = 0xaa;
    134a:	81 83       	std	Z+1, r24	; 0x01
    *bptr++ = 0xaa;
    134c:	11 96       	adiw	r26, 0x01	; 1
    134e:	8c 93       	st	X, r24
    1350:	11 97       	sbiw	r26, 0x01	; 1
    1352:	ed 01       	movw	r28, r26
    1354:	22 96       	adiw	r28, 0x02	; 2
    }
#endif
  return(FHT8VCreate200usBitStreamBptr(bptr, command));
    1356:	ce 01       	movw	r24, r28
    1358:	b7 01       	movw	r22, r14
    135a:	0e 94 07 09 	call	0x120e	; 0x120e <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
  }
    135e:	df 91       	pop	r29
    1360:	cf 91       	pop	r28
    1362:	1f 91       	pop	r17
    1364:	ff 90       	pop	r15
    1366:	ef 90       	pop	r14
    1368:	08 95       	ret

0000136a <StopEavesdropOnFHT8V(bool)>:
// Stop listening out for remote TRVs calling for heat iff currently eavesdropping, else does nothing.
// Puts radio in standby mode.
// DOES NOT clear flags which indicate that a call for heat has been heard.
void StopEavesdropOnFHT8V(bool force)
  {
  if(!force && !eavesdropping) { return; }
    136a:	88 23       	and	r24, r24
    136c:	21 f4       	brne	.+8      	; 0x1376 <StopEavesdropOnFHT8V(bool)+0xc>
    136e:	80 91 3e 01 	lds	r24, 0x013E
    1372:	88 23       	and	r24, r24
    1374:	21 f0       	breq	.+8      	; 0x137e <StopEavesdropOnFHT8V(bool)+0x14>
  eavesdropping = false;
    1376:	10 92 3e 01 	sts	0x013E, r1
  RFM22ModeStandbyAndClearState();
    137a:	0e 94 41 13 	call	0x2682	; 0x2682 <RFM22ModeStandbyAndClearState()>
    137e:	08 95       	ret

00001380 <_SetupRFM22ToEavesdropOnFHT8V()>:
// Must be written/read under a lock if any chance of access from ISR.
static volatile uint16_t lastCallForHeatHC = ~0;

static void _SetupRFM22ToEavesdropOnFHT8V()
  {
  RFM22ModeStandbyAndClearState();
    1380:	0e 94 41 13 	call	0x2682	; 0x2682 <RFM22ModeStandbyAndClearState()>
  RFM22SetUpRX(MIN_FHT8V_200US_BIT_STREAM_BUF_SIZE, true, true); // Set to RX longest-possible valid FS20 encoded frame.
    1384:	8e e2       	ldi	r24, 0x2E	; 46
    1386:	61 e0       	ldi	r22, 0x01	; 1
    1388:	41 e0       	ldi	r20, 0x01	; 1
    138a:	0e 94 37 12 	call	0x246e	; 0x246e <RFM22SetUpRX(unsigned char, bool, bool)>
#error Board revision not defined.
#endif
#if V0p2_REV > 0
// TODO: hook into interrupts?
#endif
  }
    138e:	08 95       	ret

00001390 <SetupToEavesdropOnFHT8V(bool)>:
// Only done if in central hub mode.
// May set up interrupts/handlers.
// Does NOT clear flags indicating receipt of call for heat for example.
void SetupToEavesdropOnFHT8V(bool force)
  {
  if(!force && eavesdropping) { return; } // Already eavesdropping.
    1390:	88 23       	and	r24, r24
    1392:	21 f4       	brne	.+8      	; 0x139c <SetupToEavesdropOnFHT8V(bool)+0xc>
    1394:	80 91 3e 01 	lds	r24, 0x013E
    1398:	88 23       	and	r24, r24
    139a:	29 f4       	brne	.+10     	; 0x13a6 <SetupToEavesdropOnFHT8V(bool)+0x16>
  eavesdropping = true;
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	80 93 3e 01 	sts	0x013E, r24
  _SetupRFM22ToEavesdropOnFHT8V();
    13a2:	0e 94 c0 09 	call	0x1380	; 0x1380 <_SetupRFM22ToEavesdropOnFHT8V()>
    13a6:	08 95       	ret

000013a8 <readOneBit(decode_state_t*)>:
  } decode_state_t;

// Decode bit pattern 1100 as 0, 111000 as 1.
// Returns 1 or 0 for the bit decoded, else marks the state as failed.
// Reads two bits at a time, MSB to LSB, advancing the byte pointer if necessary.
static uint8_t readOneBit(decode_state_t *const state)
    13a8:	cf 93       	push	r28
    13aa:	df 93       	push	r29
    13ac:	ec 01       	movw	r28, r24
  {
  if(state->bitStream > state->lastByte) { state->failed = true; } // Stop if off the buffer end.
    13ae:	28 81       	ld	r18, Y
    13b0:	39 81       	ldd	r19, Y+1	; 0x01
    13b2:	8a 81       	ldd	r24, Y+2	; 0x02
    13b4:	9b 81       	ldd	r25, Y+3	; 0x03
    13b6:	82 17       	cp	r24, r18
    13b8:	93 07       	cpc	r25, r19
    13ba:	10 f4       	brcc	.+4      	; 0x13c0 <readOneBit(decode_state_t*)+0x18>
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	8d 83       	std	Y+5, r24	; 0x05
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    13c0:	8d 81       	ldd	r24, Y+5	; 0x05
    13c2:	88 23       	and	r24, r24
    13c4:	09 f0       	breq	.+2      	; 0x13c8 <readOneBit(decode_state_t*)+0x20>
    13c6:	7e c0       	rjmp	.+252    	; 0x14c4 <readOneBit(decode_state_t*)+0x11c>

  if(0 == state->mask) { state->mask = 0xc0; } // Special treatment of 0 as equivalent to 0xc0 on entry.
    13c8:	8c 81       	ldd	r24, Y+4	; 0x04
    13ca:	88 23       	and	r24, r24
    13cc:	11 f4       	brne	.+4      	; 0x13d2 <readOneBit(decode_state_t*)+0x2a>
    13ce:	80 ec       	ldi	r24, 0xC0	; 192
    13d0:	8c 83       	std	Y+4, r24	; 0x04
#if defined(DEBUG)
  if((state->mask != 0xc0) && (state->mask != 0x30) && (state->mask != 0xc) && (state->mask != 3)) { panic(); }
    13d2:	8c 81       	ldd	r24, Y+4	; 0x04
    13d4:	80 3c       	cpi	r24, 0xC0	; 192
    13d6:	41 f0       	breq	.+16     	; 0x13e8 <readOneBit(decode_state_t*)+0x40>
    13d8:	80 33       	cpi	r24, 0x30	; 48
    13da:	31 f0       	breq	.+12     	; 0x13e8 <readOneBit(decode_state_t*)+0x40>
    13dc:	8c 30       	cpi	r24, 0x0C	; 12
    13de:	21 f0       	breq	.+8      	; 0x13e8 <readOneBit(decode_state_t*)+0x40>
    13e0:	83 30       	cpi	r24, 0x03	; 3
    13e2:	11 f0       	breq	.+4      	; 0x13e8 <readOneBit(decode_state_t*)+0x40>
    13e4:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
#endif

  // First two bits read must be 11.
  if(state->mask != (state->mask & *(state->bitStream)))
    13e8:	8c 81       	ldd	r24, Y+4	; 0x04
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	e8 81       	ld	r30, Y
    13f0:	f9 81       	ldd	r31, Y+1	; 0x01
    13f2:	80 81       	ld	r24, Z
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	82 23       	and	r24, r18
    13f8:	93 23       	and	r25, r19
    13fa:	28 17       	cp	r18, r24
    13fc:	39 07       	cpc	r19, r25
    13fe:	09 f0       	breq	.+2      	; 0x1402 <readOneBit(decode_state_t*)+0x5a>
    1400:	51 c0       	rjmp	.+162    	; 0x14a4 <readOneBit(decode_state_t*)+0xfc>
#endif
    state->failed = true; return(0);
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    1402:	c9 01       	movw	r24, r18
    1404:	95 95       	asr	r25
    1406:	87 95       	ror	r24
    1408:	95 95       	asr	r25
    140a:	87 95       	ror	r24
    140c:	8c 83       	std	Y+4, r24	; 0x04
    140e:	88 23       	and	r24, r24
    1410:	61 f4       	brne	.+24     	; 0x142a <readOneBit(decode_state_t*)+0x82>
    {
    state->mask = 0xc0;
    1412:	80 ec       	ldi	r24, 0xC0	; 192
    1414:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    1416:	9f 01       	movw	r18, r30
    1418:	2f 5f       	subi	r18, 0xFF	; 255
    141a:	3f 4f       	sbci	r19, 0xFF	; 255
    141c:	39 83       	std	Y+1, r19	; 0x01
    141e:	28 83       	st	Y, r18
    1420:	8a 81       	ldd	r24, Y+2	; 0x02
    1422:	9b 81       	ldd	r25, Y+3	; 0x03
    1424:	82 17       	cp	r24, r18
    1426:	93 07       	cpc	r25, r19
    1428:	e8 f1       	brcs	.+122    	; 0x14a4 <readOneBit(decode_state_t*)+0xfc>
    }

  // Next two bits can be 00 to decode a zero,
  // or 10 (followed by 00) to decode a one.
  const uint8_t secondPair = (state->mask & *(state->bitStream));
    142a:	8c 81       	ldd	r24, Y+4	; 0x04
  switch(secondPair)
    142c:	e8 81       	ld	r30, Y
    142e:	f9 81       	ldd	r31, Y+1	; 0x01
    1430:	20 81       	ld	r18, Z
    1432:	28 23       	and	r18, r24
    1434:	28 30       	cpi	r18, 0x08	; 8
    1436:	c1 f0       	breq	.+48     	; 0x1468 <readOneBit(decode_state_t*)+0xc0>
    1438:	29 30       	cpi	r18, 0x09	; 9
    143a:	28 f4       	brcc	.+10     	; 0x1446 <readOneBit(decode_state_t*)+0x9e>
    143c:	22 23       	and	r18, r18
    143e:	41 f0       	breq	.+16     	; 0x1450 <readOneBit(decode_state_t*)+0xa8>
    1440:	22 30       	cpi	r18, 0x02	; 2
    1442:	81 f5       	brne	.+96     	; 0x14a4 <readOneBit(decode_state_t*)+0xfc>
    1444:	11 c0       	rjmp	.+34     	; 0x1468 <readOneBit(decode_state_t*)+0xc0>
    1446:	20 32       	cpi	r18, 0x20	; 32
    1448:	79 f0       	breq	.+30     	; 0x1468 <readOneBit(decode_state_t*)+0xc0>
    144a:	20 38       	cpi	r18, 0x80	; 128
    144c:	59 f5       	brne	.+86     	; 0x14a4 <readOneBit(decode_state_t*)+0xfc>
    144e:	0c c0       	rjmp	.+24     	; 0x1468 <readOneBit(decode_state_t*)+0xc0>
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 0");
#endif
      // Advance the mask; if the mask becomes 0 then advance the byte pointer.
      if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	95 95       	asr	r25
    1454:	87 95       	ror	r24
    1456:	95 95       	asr	r25
    1458:	87 95       	ror	r24
    145a:	8c 83       	std	Y+4, r24	; 0x04
    145c:	88 23       	and	r24, r24
    145e:	91 f5       	brne	.+100    	; 0x14c4 <readOneBit(decode_state_t*)+0x11c>
    1460:	31 96       	adiw	r30, 0x01	; 1
    1462:	f9 83       	std	Y+1, r31	; 0x01
    1464:	e8 83       	st	Y, r30
    1466:	2f c0       	rjmp	.+94     	; 0x14c6 <readOneBit(decode_state_t*)+0x11e>
      state->failed = true; return(0);
      }
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	95 95       	asr	r25
    146c:	87 95       	ror	r24
    146e:	95 95       	asr	r25
    1470:	87 95       	ror	r24
    1472:	8c 83       	std	Y+4, r24	; 0x04
    1474:	88 23       	and	r24, r24
    1476:	61 f4       	brne	.+24     	; 0x1490 <readOneBit(decode_state_t*)+0xe8>
    {
    state->mask = 0xc0;
    1478:	80 ec       	ldi	r24, 0xC0	; 192
    147a:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    147c:	88 81       	ld	r24, Y
    147e:	99 81       	ldd	r25, Y+1	; 0x01
    1480:	01 96       	adiw	r24, 0x01	; 1
    1482:	99 83       	std	Y+1, r25	; 0x01
    1484:	88 83       	st	Y, r24
    1486:	2a 81       	ldd	r18, Y+2	; 0x02
    1488:	3b 81       	ldd	r19, Y+3	; 0x03
    148a:	28 17       	cp	r18, r24
    148c:	39 07       	cpc	r19, r25
    148e:	50 f0       	brcs	.+20     	; 0x14a4 <readOneBit(decode_state_t*)+0xfc>
    }

  // Third pair of bits must be 00.
  if(0 != (state->mask & *(state->bitStream)))
    1490:	2c 81       	ldd	r18, Y+4	; 0x04
    1492:	e8 81       	ld	r30, Y
    1494:	f9 81       	ldd	r31, Y+1	; 0x01
    1496:	80 81       	ld	r24, Z
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	82 23       	and	r24, r18
    149e:	93 23       	and	r25, r19
    14a0:	89 2b       	or	r24, r25
    14a2:	19 f0       	breq	.+6      	; 0x14aa <readOneBit(decode_state_t*)+0x102>
     {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("trailing 00 corrupt");
#endif
    state->failed = true; return(0);
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	8d 83       	std	Y+5, r24	; 0x05
    14a8:	0d c0       	rjmp	.+26     	; 0x14c4 <readOneBit(decode_state_t*)+0x11c>
    }    

  // Advance the mask; if the mask becomes 0 then advance the byte pointer.
  if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    14aa:	c9 01       	movw	r24, r18
    14ac:	95 95       	asr	r25
    14ae:	87 95       	ror	r24
    14b0:	95 95       	asr	r25
    14b2:	87 95       	ror	r24
    14b4:	8c 83       	std	Y+4, r24	; 0x04
    14b6:	88 23       	and	r24, r24
    14b8:	19 f4       	brne	.+6      	; 0x14c0 <readOneBit(decode_state_t*)+0x118>
    14ba:	31 96       	adiw	r30, 0x01	; 1
    14bc:	f9 83       	std	Y+1, r31	; 0x01
    14be:	e8 83       	st	Y, r30
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	01 c0       	rjmp	.+2      	; 0x14c6 <readOneBit(decode_state_t*)+0x11e>
    14c4:	80 e0       	ldi	r24, 0x00	; 0
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 1");
#endif
  return(1); // Decoded a 1.
  }
    14c6:	df 91       	pop	r29
    14c8:	cf 91       	pop	r28
    14ca:	08 95       	ret

000014cc <readOneByteWithParity(decode_state_t*)>:

// Decodes a series of encoded bits plus parity (and checks the parity, failing if wrong).
// Returns the byte decoded, else marks the state as failed.
static uint8_t readOneByteWithParity(decode_state_t *const state)
    14cc:	ef 92       	push	r14
    14ce:	ff 92       	push	r15
    14d0:	0f 93       	push	r16
    14d2:	1f 93       	push	r17
    14d4:	cf 93       	push	r28
    14d6:	df 93       	push	r29
    14d8:	7c 01       	movw	r14, r24
  {
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    14da:	fc 01       	movw	r30, r24
    14dc:	85 81       	ldd	r24, Z+5	; 0x05
    14de:	88 23       	and	r24, r24
    14e0:	11 f0       	breq	.+4      	; 0x14e6 <readOneByteWithParity(decode_state_t*)+0x1a>
    14e2:	10 e0       	ldi	r17, 0x00	; 0
    14e4:	1b c0       	rjmp	.+54     	; 0x151c <readOneByteWithParity(decode_state_t*)+0x50>

  // Read first bit specially...
  const uint8_t b7 = readOneBit(state); 
    14e6:	c7 01       	movw	r24, r14
    14e8:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <readOneBit(decode_state_t*)>
    14ec:	18 2f       	mov	r17, r24
    14ee:	08 2f       	mov	r16, r24
    14f0:	c7 e0       	ldi	r28, 0x07	; 7
    14f2:	d0 e0       	ldi	r29, 0x00	; 0
    14f4:	06 c0       	rjmp	.+12     	; 0x1502 <readOneByteWithParity(decode_state_t*)+0x36>
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    {
    const uint8_t bit = readOneBit(state);
    14f6:	c7 01       	movw	r24, r14
    14f8:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <readOneBit(decode_state_t*)>
    parity ^= bit;
    14fc:	08 27       	eor	r16, r24
    result = (result << 1) | bit;
    14fe:	11 0f       	add	r17, r17
    1500:	18 2b       	or	r17, r24
  // Read first bit specially...
  const uint8_t b7 = readOneBit(state); 
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    1502:	21 97       	sbiw	r28, 0x01	; 1
    1504:	ff ef       	ldi	r31, 0xFF	; 255
    1506:	cf 3f       	cpi	r28, 0xFF	; 255
    1508:	df 07       	cpc	r29, r31
    150a:	a9 f7       	brne	.-22     	; 0x14f6 <readOneByteWithParity(decode_state_t*)+0x2a>
    const uint8_t bit = readOneBit(state);
    parity ^= bit;
    result = (result << 1) | bit;
    }
  // Then get parity bit and check.
  if(parity != readOneBit(state))
    150c:	c7 01       	movw	r24, r14
    150e:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <readOneBit(decode_state_t*)>
    1512:	08 17       	cp	r16, r24
    1514:	19 f0       	breq	.+6      	; 0x151c <readOneByteWithParity(decode_state_t*)+0x50>
    {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("bad parity");
#endif
    state->failed = true;
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	f7 01       	movw	r30, r14
    151a:	85 83       	std	Z+5, r24	; 0x05
    }
  return(result);
  }
    151c:	81 2f       	mov	r24, r17
    151e:	df 91       	pop	r29
    1520:	cf 91       	pop	r28
    1522:	1f 91       	pop	r17
    1524:	0f 91       	pop	r16
    1526:	ff 90       	pop	r15
    1528:	ef 90       	pop	r14
    152a:	08 95       	ret

0000152c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>:

// Decode raw bitstream into non-null command structure passed in; returns true if successful.
// Will return true if OK, else false if anything obviously invalid is detected such as failing parity or checksum.
// Finds and discards leading encoded 1 and trailing 0.
bool FHT8VDecodeBitStream(uint8_t const *bitStream, uint8_t const *lastByte, fht8v_msg_t *command)
    152c:	df 92       	push	r13
    152e:	ef 92       	push	r14
    1530:	ff 92       	push	r15
    1532:	0f 93       	push	r16
    1534:	1f 93       	push	r17
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	00 d0       	rcall	.+0      	; 0x153c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x10>
    153c:	00 d0       	rcall	.+0      	; 0x153e <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x12>
    153e:	00 d0       	rcall	.+0      	; 0x1540 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x14>
    1540:	cd b7       	in	r28, 0x3d	; 61
    1542:	de b7       	in	r29, 0x3e	; 62
    1544:	8a 01       	movw	r16, r20
  {
  decode_state_t state;
  state.bitStream = bitStream;
    1546:	9a 83       	std	Y+2, r25	; 0x02
    1548:	89 83       	std	Y+1, r24	; 0x01
  state.lastByte = lastByte;
    154a:	7c 83       	std	Y+4, r23	; 0x04
    154c:	6b 83       	std	Y+3, r22	; 0x03
  state.mask = 0;
    154e:	1d 82       	std	Y+5, r1	; 0x05
  state.failed = false;
    1550:	1e 82       	std	Y+6, r1	; 0x06
      }
  DEBUG_SERIAL_PRINTLN();
#endif

  // Find and absorb the leading encoded '1', else quit if not found by end of stream.
  while(0 == readOneBit(&state)) { if(state.failed) { return(false); } }
    1552:	7e 01       	movw	r14, r28
    1554:	08 94       	sec
    1556:	e1 1c       	adc	r14, r1
    1558:	f1 1c       	adc	r15, r1
    155a:	03 c0       	rjmp	.+6      	; 0x1562 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x36>
    155c:	8e 81       	ldd	r24, Y+6	; 0x06
    155e:	88 23       	and	r24, r24
    1560:	c9 f5       	brne	.+114    	; 0x15d4 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
    1562:	c7 01       	movw	r24, r14
    1564:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <readOneBit(decode_state_t*)>
    1568:	88 23       	and	r24, r24
    156a:	c1 f3       	breq	.-16     	; 0x155c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x30>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Read leading 1");
#endif

  command->hc1 = readOneByteWithParity(&state);
    156c:	c7 01       	movw	r24, r14
    156e:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    1572:	f8 01       	movw	r30, r16
    1574:	80 83       	st	Z, r24
  command->hc2 = readOneByteWithParity(&state);
    1576:	c7 01       	movw	r24, r14
    1578:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    157c:	f8 01       	movw	r30, r16
    157e:	81 83       	std	Z+1, r24	; 0x01
#ifdef FHT8V_ADR_USED
  command->address = readOneByteWithParity(&state);
#else
  const uint8_t address = readOneByteWithParity(&state);
    1580:	c7 01       	movw	r24, r14
    1582:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    1586:	d8 2e       	mov	r13, r24
#endif
  command->command = readOneByteWithParity(&state);
    1588:	c7 01       	movw	r24, r14
    158a:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    158e:	f8 01       	movw	r30, r16
    1590:	82 83       	std	Z+2, r24	; 0x02
  command->extension = readOneByteWithParity(&state);
    1592:	c7 01       	movw	r24, r14
    1594:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    1598:	f8 01       	movw	r30, r16
    159a:	83 83       	std	Z+3, r24	; 0x03
  const uint8_t checksumRead = readOneByteWithParity(&state);
    159c:	c7 01       	movw	r24, r14
    159e:	0e 94 66 0a 	call	0x14cc	; 0x14cc <readOneByteWithParity(decode_state_t*)>
    15a2:	28 2f       	mov	r18, r24
  if(state.failed)
    15a4:	8e 81       	ldd	r24, Y+6	; 0x06
    15a6:	88 23       	and	r24, r24
    15a8:	a9 f4       	brne	.+42     	; 0x15d4 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + address + command->command + command->extension;
#endif
  if(checksum != checksumRead)
    15aa:	f8 01       	movw	r30, r16
    15ac:	80 81       	ld	r24, Z
    15ae:	91 81       	ldd	r25, Z+1	; 0x01
    15b0:	89 0f       	add	r24, r25
    15b2:	84 5f       	subi	r24, 0xF4	; 244
    15b4:	92 81       	ldd	r25, Z+2	; 0x02
    15b6:	89 0f       	add	r24, r25
    15b8:	93 81       	ldd	r25, Z+3	; 0x03
    15ba:	89 0f       	add	r24, r25
    15bc:	8d 0d       	add	r24, r13
    15be:	82 17       	cp	r24, r18
    15c0:	49 f4       	brne	.+18     	; 0x15d4 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>
#endif
    state.failed = true; return(false);
    }

  // Check the trailing encoded '0'.
  if(0 != readOneBit(&state)) { state.failed = true; return(false); }
    15c2:	c7 01       	movw	r24, r14
    15c4:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <readOneBit(decode_state_t*)>
    15c8:	88 23       	and	r24, r24
    15ca:	21 f4       	brne	.+8      	; 0x15d4 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xa8>

  return(!state.failed);
    15cc:	9e 81       	ldd	r25, Y+6	; 0x06
    15ce:	81 e0       	ldi	r24, 0x01	; 1
    15d0:	98 27       	eor	r25, r24
    15d2:	01 c0       	rjmp	.+2      	; 0x15d6 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xaa>
    15d4:	90 e0       	ldi	r25, 0x00	; 0
  }
    15d6:	89 2f       	mov	r24, r25
    15d8:	26 96       	adiw	r28, 0x06	; 6
    15da:	0f b6       	in	r0, 0x3f	; 63
    15dc:	f8 94       	cli
    15de:	de bf       	out	0x3e, r29	; 62
    15e0:	0f be       	out	0x3f, r0	; 63
    15e2:	cd bf       	out	0x3d, r28	; 61
    15e4:	cf 91       	pop	r28
    15e6:	df 91       	pop	r29
    15e8:	1f 91       	pop	r17
    15ea:	0f 91       	pop	r16
    15ec:	ff 90       	pop	r15
    15ee:	ef 90       	pop	r14
    15f0:	df 90       	pop	r13
    15f2:	08 95       	ret

000015f4 <FHT8VCallForHeatPoll()>:
// If used instead of an interrupt then should probably called at least about once every 100ms.
// Returns true if any useful activity/progress was detected by this call (not necessarily a full valid call-for-heat).
// Upon receipt of a valid call-for-heat this comes out of eavesdropping mode to save energy.
// If a problem is encountered this restarts the eavesdropping process.
// Does not block nor take significant time.
bool FHT8VCallForHeatPoll()
    15f4:	0f 93       	push	r16
    15f6:	1f 93       	push	r17
    15f8:	df 93       	push	r29
    15fa:	cf 93       	push	r28
    15fc:	00 d0       	rcall	.+0      	; 0x15fe <FHT8VCallForHeatPoll()+0xa>
    15fe:	00 d0       	rcall	.+0      	; 0x1600 <FHT8VCallForHeatPoll()+0xc>
    1600:	cd b7       	in	r28, 0x3d	; 61
    1602:	de b7       	in	r29, 0x3e	; 62
  {
  // Do nothing unless already in eavesdropping mode.
  if(!eavesdropping) { return(false); }
    1604:	80 91 3e 01 	lds	r24, 0x013E
    1608:	88 23       	and	r24, r24
    160a:	09 f4       	brne	.+2      	; 0x160e <FHT8VCallForHeatPoll()+0x1a>
    160c:	5e c0       	rjmp	.+188    	; 0x16ca <FHT8VCallForHeatPoll()+0xd6>

#ifdef PIN_RFM_NIRQ
  // If nIRQ line is available then abort if it is not active (and thus spare the SPI bus).
  if(fastDigitalRead(PIN_RFM_NIRQ) != LOW) { return(false); }
    160e:	19 99       	sbic	0x03, 1	; 3
    1610:	5c c0       	rjmp	.+184    	; 0x16ca <FHT8VCallForHeatPoll()+0xd6>

// Returns true if there is a pending accepted call for heat.
// If so a non-~0 housecode will be returned by FHT8VCallForHeatHeardGetAndClear().
bool FHT8VCallForHeatHeard()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    1612:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1614:	f8 94       	cli
    { return(lastCallForHeatHC != (uint16_t)~0); }
    1616:	80 91 02 01 	lds	r24, 0x0102
    161a:	90 91 03 01 	lds	r25, 0x0103
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    161e:	2f bf       	out	0x3f, r18	; 63
  // If nIRQ line is available then abort if it is not active (and thus spare the SPI bus).
  if(fastDigitalRead(PIN_RFM_NIRQ) != LOW) { return(false); }
#endif

  // Do nothing once call for heat has been collected and is pending action.
  if(FHT8VCallForHeatHeard()) { return(false); }
    1620:	8f 5f       	subi	r24, 0xFF	; 255
    1622:	9f 4f       	sbci	r25, 0xFF	; 255
    1624:	09 f0       	breq	.+2      	; 0x1628 <FHT8VCallForHeatPoll()+0x34>
    1626:	51 c0       	rjmp	.+162    	; 0x16ca <FHT8VCallForHeatPoll()+0xd6>

  const uint16_t status = RFM22ReadStatusBoth(); // reg1:reg2, on V0.08 PICAXE tempB2:SPI_DATAB.
    1628:	0e 94 1c 13 	call	0x2638	; 0x2638 <RFM22ReadStatusBoth()>

  // TODO: capture some entropy from RSSI and timing

  if(status & 0x1000) // Received frame.
    162c:	94 ff       	sbrs	r25, 4
    162e:	45 c0       	rjmp	.+138    	; 0x16ba <FHT8VCallForHeatPoll()+0xc6>
    1630:	e1 e7       	ldi	r30, 0x71	; 113
    1632:	f1 e0       	ldi	r31, 0x01	; 1
    1634:	01 c0       	rjmp	.+2      	; 0x1638 <FHT8VCallForHeatPoll()+0x44>
    {
    // Ensure that a previous frame is not trivially re-read.
    for(uint8_t *p = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE; --p >= FHT8VRXHubArea; )
      { *p = 0; }
    1636:	10 82       	st	Z, r1
  // TODO: capture some entropy from RSSI and timing

  if(status & 0x1000) // Received frame.
    {
    // Ensure that a previous frame is not trivially re-read.
    for(uint8_t *p = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE; --p >= FHT8VRXHubArea; )
    1638:	31 97       	sbiw	r30, 0x01	; 1
    163a:	81 e0       	ldi	r24, 0x01	; 1
    163c:	ee 33       	cpi	r30, 0x3E	; 62
    163e:	f8 07       	cpc	r31, r24
    1640:	d1 f7       	brne	.-12     	; 0x1636 <FHT8VCallForHeatPoll()+0x42>
      { *p = 0; }
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE);
    1642:	8f 01       	movw	r16, r30
    1644:	0f 5f       	subi	r16, 0xFF	; 255
    1646:	1f 4f       	sbci	r17, 0xFF	; 255
    1648:	c8 01       	movw	r24, r16
    164a:	62 e3       	ldi	r22, 0x32	; 50
    164c:	0e 94 cf 11 	call	0x239e	; 0x239e <RFM22RXFIFO(unsigned char*, unsigned char)>
    1650:	f8 01       	movw	r30, r16
    1652:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid premable being present.
    for(pos = 0; pos < 6; ++pos)
      {
      if(0xcc != FHT8VRXHubArea[pos])
    1654:	80 81       	ld	r24, Z
    1656:	8c 3c       	cpi	r24, 0xCC	; 204
    1658:	19 f0       	breq	.+6      	; 0x1660 <FHT8VCallForHeatPoll()+0x6c>
        {
        if(pos < 2)
    165a:	92 30       	cpi	r25, 0x02	; 2
    165c:	28 f4       	brcc	.+10     	; 0x1668 <FHT8VCallForHeatPoll()+0x74>
    165e:	33 c0       	rjmp	.+102    	; 0x16c6 <FHT8VCallForHeatPoll()+0xd2>
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE);
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid premable being present.
    for(pos = 0; pos < 6; ++pos)
    1660:	9f 5f       	subi	r25, 0xFF	; 255
    1662:	31 96       	adiw	r30, 0x01	; 1
    1664:	96 30       	cpi	r25, 0x06	; 6
    1666:	b1 f7       	brne	.-20     	; 0x1654 <FHT8VCallForHeatPoll()+0x60>
          }
        break; // If enough preamble has been seen, move on to the body.
        }
      }
    fht8v_msg_t command;
    const bool decoded = FHT8VDecodeBitStream(FHT8VRXHubArea + pos, FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE - 1, &command);
    1668:	89 2f       	mov	r24, r25
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	81 5c       	subi	r24, 0xC1	; 193
    166e:	9e 4f       	sbci	r25, 0xFE	; 254
    1670:	60 e7       	ldi	r22, 0x70	; 112
    1672:	71 e0       	ldi	r23, 0x01	; 1
    1674:	ae 01       	movw	r20, r28
    1676:	4f 5f       	subi	r20, 0xFF	; 255
    1678:	5f 4f       	sbci	r21, 0xFF	; 255
    167a:	0e 94 96 0a 	call	0x152c	; 0x152c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>
    if(decoded)
    167e:	88 23       	and	r24, r24
    1680:	c9 f0       	breq	.+50     	; 0x16b4 <FHT8VCallForHeatPoll()+0xc0>
      DEBUG_SERIAL_PRINT_FLASHSTRING(" ext ");
      DEBUG_SERIAL_PRINT(command.extension);
      DEBUG_SERIAL_PRINTLN();
#endif
      // Potentially accept as call for heat only if command is 0x26 (38) and value open enough as used by OpenTRV to TX.
      if((0x26 == command.command) && (command.extension >= getMinValvePcReallyOpen()))
    1682:	8b 81       	ldd	r24, Y+3	; 0x03
    1684:	86 32       	cpi	r24, 0x26	; 38
    1686:	19 f5       	brne	.+70     	; 0x16ce <FHT8VCallForHeatPoll()+0xda>
    1688:	1c 81       	ldd	r17, Y+4	; 0x04
    168a:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    168e:	18 17       	cp	r17, r24
    1690:	f0 f0       	brcs	.+60     	; 0x16ce <FHT8VCallForHeatPoll()+0xda>
        {
        const uint16_t compoundHC = (command.hc1 << 8) | command.hc2;
    1692:	99 81       	ldd	r25, Y+1	; 0x01
    1694:	80 e0       	ldi	r24, 0x00	; 0
    1696:	2a 81       	ldd	r18, Y+2	; 0x02
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	82 2b       	or	r24, r18
    169c:	93 2b       	or	r25, r19
        if(FHT8VHubAcceptedHouseCode(command.hc1, command.hc2))
          {
          // Accept if house code not filtered out.
          ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    169e:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    16a0:	f8 94       	cli
            { lastCallForHeatHC = compoundHC; } // Update atomically.
    16a2:	90 93 03 01 	sts	0x0103, r25
    16a6:	80 93 02 01 	sts	0x0102, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    16aa:	2f bf       	out	0x3f, r18	; 63
          StopEavesdropOnFHT8V(); // Need not eavesdrop for a while.
    16ac:	80 e0       	ldi	r24, 0x00	; 0
    16ae:	0e 94 b5 09 	call	0x136a	; 0x136a <StopEavesdropOnFHT8V(bool)>
    16b2:	0d c0       	rjmp	.+26     	; 0x16ce <FHT8VCallForHeatPoll()+0xda>
      return(true); // Got a valid frame.
      }
    else
      {
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("Bad RX frame");
    16b4:	86 ec       	ldi	r24, 0xC6	; 198
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	04 c0       	rjmp	.+8      	; 0x16c2 <FHT8VCallForHeatPoll()+0xce>
//  else if(status & 0x80) // Got sync from incoming FHT8V message.
//    { 
////    syncSeen = true;
//    return(true);
//    }
  else if(status & 0x8000) // RX FIFO overflow/underflow: give up and restart...
    16ba:	97 ff       	sbrs	r25, 7
    16bc:	06 c0       	rjmp	.+12     	; 0x16ca <FHT8VCallForHeatPoll()+0xd6>
    {
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX FIFO problem");
    16be:	86 eb       	ldi	r24, 0xB6	; 182
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
    _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
    16c6:	0e 94 c0 09 	call	0x1380	; 0x1380 <_SetupRFM22ToEavesdropOnFHT8V()>
    return(false);
    16ca:	80 e0       	ldi	r24, 0x00	; 0
    16cc:	01 c0       	rjmp	.+2      	; 0x16d0 <FHT8VCallForHeatPoll()+0xdc>
    16ce:	81 e0       	ldi	r24, 0x01	; 1
    }

  return(false);
  }
    16d0:	0f 90       	pop	r0
    16d2:	0f 90       	pop	r0
    16d4:	0f 90       	pop	r0
    16d6:	0f 90       	pop	r0
    16d8:	cf 91       	pop	r28
    16da:	df 91       	pop	r29
    16dc:	1f 91       	pop	r17
    16de:	0f 91       	pop	r16
    16e0:	08 95       	ret

000016e2 <FHT8VCreateValveSetCmdFrame()>:

// Create FHT8V TRV outgoing valve-setting command frame (terminated with 0xff) in the shared TX buffer.
// The getTRVPercentOpen() result is used to generate the frame.
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
void FHT8VCreateValveSetCmdFrame()
    16e2:	df 93       	push	r29
    16e4:	cf 93       	push	r28
    16e6:	00 d0       	rcall	.+0      	; 0x16e8 <FHT8VCreateValveSetCmdFrame()+0x6>
    16e8:	00 d0       	rcall	.+0      	; 0x16ea <FHT8VCreateValveSetCmdFrame()+0x8>
    16ea:	cd b7       	in	r28, 0x3d	; 61
    16ec:	de b7       	in	r29, 0x3e	; 62
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    16ee:	f9 99       	sbic	0x1f, 1	; 31
    16f0:	fe cf       	rjmp	.-4      	; 0x16ee <FHT8VCreateValveSetCmdFrame()+0xc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    16f2:	80 e1       	ldi	r24, 0x10	; 16
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	92 bd       	out	0x22, r25	; 34
    16f8:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    16fa:	f8 9a       	sbi	0x1f, 0	; 31
    16fc:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    16fe:	f9 99       	sbic	0x1f, 1	; 31
    1700:	fe cf       	rjmp	.-4      	; 0x16fe <FHT8VCreateValveSetCmdFrame()+0x1c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1702:	81 e1       	ldi	r24, 0x11	; 17
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	92 bd       	out	0x22, r25	; 34
    1708:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    170a:	f8 9a       	sbi	0x1f, 0	; 31
    170c:	80 b5       	in	r24, 0x20	; 32
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
  command.hc2 = FHT8VGetHC2();
    170e:	8a 83       	std	Y+2, r24	; 0x02
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
void FHT8VCreateValveSetCmdFrame()
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
    1710:	29 83       	std	Y+1, r18	; 0x01
  command.hc2 = FHT8VGetHC2();
#ifdef FHT8V_ADR_USED
  command.address = 0;
#endif
  FHT8VCreateValveSetCmdFrame_r(FHT8VTXCommandArea, &command, getTRVPercentOpen());
    1712:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    1716:	48 2f       	mov	r20, r24
    1718:	83 e7       	ldi	r24, 0x73	; 115
    171a:	91 e0       	ldi	r25, 0x01	; 1
    171c:	be 01       	movw	r22, r28
    171e:	6f 5f       	subi	r22, 0xFF	; 255
    1720:	7f 4f       	sbci	r23, 0xFF	; 255
    1722:	0e 94 87 09 	call	0x130e	; 0x130e <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>
  }
    1726:	0f 90       	pop	r0
    1728:	0f 90       	pop	r0
    172a:	0f 90       	pop	r0
    172c:	0f 90       	pop	r0
    172e:	cf 91       	pop	r28
    1730:	df 91       	pop	r29
    1732:	08 95       	ret

00001734 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>:
// The trailing 0xff is not sent.
// Returns immediately without transmitting if the command buffer starts with 0xff (ie is empty).
// (If doubleTX is true, sends the bitstream twice, with a short (~8ms) pause between transmissions, to help ensure reliable delivery.)
//
// TODO: in RX-on/HUB mode, this has to turn RX off (noting anything received) before TX, and restore RX after (rather than standby).
static void FHT8VTXFHTQueueAndSendCmd(uint8_t *bptr, const bool doubleTX)
    1734:	0f 93       	push	r16
    1736:	1f 93       	push	r17
    1738:	cf 93       	push	r28
    173a:	df 93       	push	r29
    173c:	ec 01       	movw	r28, r24
    173e:	06 2f       	mov	r16, r22
  {
  if(((uint8_t)0xff) == *bptr) { return; }
    1740:	88 81       	ld	r24, Y
    1742:	8f 3f       	cpi	r24, 0xFF	; 255
    1744:	41 f1       	breq	.+80     	; 0x1796 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x62>
#ifdef DEBUG
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V frame not initialised"); panic(); }
    1746:	88 23       	and	r24, r24
    1748:	31 f4       	brne	.+12     	; 0x1756 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x22>
    174a:	83 ed       	ldi	r24, 0xD3	; 211
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    1752:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
#endif

#if defined(ENABLE_BOILER_HUB)
  const bool hubMode = inHubMode();
    1756:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    175a:	18 2f       	mov	r17, r24
    175c:	88 23       	and	r24, r24
    175e:	19 f0       	breq	.+6      	; 0x1766 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x32>
    1760:	11 e0       	ldi	r17, 0x01	; 1
  // Do a final poll for any call for heat that just arrived before doing TX.
  if(hubMode) { FHT8VCallForHeatPoll(); }
    1762:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <FHT8VCallForHeatPoll()>
  StopEavesdropOnFHT8V(); // Unconditional cleardown of eavesdrop.
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	0e 94 b5 09 	call	0x136a	; 0x136a <StopEavesdropOnFHT8V(bool)>
#endif

  RFM22QueueCmdToFF(bptr);
    176c:	ce 01       	movw	r24, r28
    176e:	0e 94 a9 12 	call	0x2552	; 0x2552 <RFM22QueueCmdToFF(unsigned char*)>
  RFM22TXFIFO(); // Send it!
    1772:	0e 94 89 13 	call	0x2712	; 0x2712 <RFM22TXFIFO()>

  if(doubleTX)
    1776:	00 23       	and	r16, r16
    1778:	31 f0       	breq	.+12     	; 0x1786 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x52>
    {
    // Should nominally pause about 8--9ms or similar before retransmission...
    sleepLowPowerMs(8);
    177a:	8d e3       	ldi	r24, 0x3D	; 61
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    RFM22TXFIFO(); // Re-send it!
    1782:	0e 94 89 13 	call	0x2712	; 0x2712 <RFM22TXFIFO()>
    }

#if defined(ENABLE_BOILER_HUB)
  if(hubMode)
    1786:	11 23       	and	r17, r17
    1788:	21 f0       	breq	.+8      	; 0x1792 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x5e>
    { SetupToEavesdropOnFHT8V(); } // Revert to hub listening...
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	0e 94 c8 09 	call	0x1390	; 0x1390 <SetupToEavesdropOnFHT8V(bool)>
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x62>
  else
#endif
    { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
    1792:	0e 94 41 13 	call	0x2682	; 0x2682 <RFM22ModeStandbyAndClearState()>
  }
    1796:	df 91       	pop	r29
    1798:	cf 91       	pop	r28
    179a:	1f 91       	pop	r17
    179c:	0f 91       	pop	r16
    179e:	08 95       	ret

000017a0 <FHT8VDoSafeExtraTXToHub()>:
// Does an extra (single) TX if safe to help ensure that the hub hears, eg in case of poor comms.
// Safe means when in sync with the valve,
// and well away from the normal transmission windows to avoid confusing the valve.
// Returns true iff a TX was done.
// This may also be omitted if the TX would not be heard by the hub anyway.
bool FHT8VDoSafeExtraTXToHub()
    17a0:	1f 93       	push	r17
  {
  // Do nothing until in sync.
  if(!syncedWithFHT8V) { return(false); }
    17a2:	80 91 71 01 	lds	r24, 0x0171
    17a6:	88 23       	and	r24, r24
    17a8:	99 f0       	breq	.+38     	; 0x17d0 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do nothing if too close to (within maybe 10s of) the start or finish of a ~2m TX cycle
  // (which might cause FHT8V to latch onto the wrong, extra, TX, for example).
  if((halfSecondsToNextFHT8VTX < 20) || (halfSecondsToNextFHT8VTX > 210)) { return(false); }
    17aa:	80 91 72 01 	lds	r24, 0x0172
    17ae:	84 51       	subi	r24, 0x14	; 20
    17b0:	8f 3b       	cpi	r24, 0xBF	; 191
    17b2:	70 f4       	brcc	.+28     	; 0x17d0 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do nothing if we would not send something that the hub would hear anyway.
  if(getTRVPercentOpen() < getMinValvePcReallyOpen()) { return(false); }
    17b4:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    17b8:	18 2f       	mov	r17, r24
    17ba:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    17be:	18 17       	cp	r17, r24
    17c0:	38 f0       	brcs	.+14     	; 0x17d0 <FHT8VDoSafeExtraTXToHub()+0x30>
  // Do (single) TX.
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, false);
    17c2:	83 e7       	ldi	r24, 0x73	; 115
    17c4:	91 e0       	ldi	r25, 0x01	; 1
    17c6:	60 e0       	ldi	r22, 0x00	; 0
    17c8:	0e 94 9a 0b 	call	0x1734	; 0x1734 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
    17cc:	81 e0       	ldi	r24, 0x01	; 1
    17ce:	01 c0       	rjmp	.+2      	; 0x17d2 <FHT8VDoSafeExtraTXToHub()+0x32>
  // Done it.
  return(true);
    17d0:	80 e0       	ldi	r24, 0x00	; 0
  }
    17d2:	1f 91       	pop	r17
    17d4:	08 95       	ret

000017d6 <valveSettingTX(bool)>:
    { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
  }

// Send current (assumed valve-setting) command and adjust FHT8V_isValveOpen as appropriate.
// Only appropriate when the command is going to be heard by the FHT8V valve itself, not just the hub.
static void valveSettingTX(const bool allowDoubleTX)
    17d6:	1f 93       	push	r17
    17d8:	68 2f       	mov	r22, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
    17da:	83 e7       	ldi	r24, 0x73	; 115
    17dc:	91 e0       	ldi	r25, 0x01	; 1
    17de:	0e 94 9a 0b 	call	0x1734	; 0x1734 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>

// Call just after TX of valve-setting command which is assumed to reflect current TRVPercentOpen state.
// This helps avoiding calling for heat from a central boiler until the valve is really open,
// eg to avoid excess load on (or power wasting in) the circulation pump.
static void setFHT8V_isValveOpen()
  { FHT8V_isValveOpen = (getTRVPercentOpen() >= getMinValvePcReallyOpen()); }
    17e2:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    17e6:	18 2f       	mov	r17, r24
    17e8:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    17ec:	10 92 a7 01 	sts	0x01A7, r1
    17f0:	18 17       	cp	r17, r24
    17f2:	18 f0       	brcs	.+6      	; 0x17fa <valveSettingTX(bool)+0x24>
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	80 93 a7 01 	sts	0x01A7, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
  // Indicate state that valve should now actually be in (or physically moving to)...
  setFHT8V_isValveOpen();
  }
    17fa:	1f 91       	pop	r17
    17fc:	08 95       	ret

000017fe <sleepUntilSubCycleTimeOptionalRX(unsigned char)>:
// Returns true if OK, false if specified time already passed or significantly missed (eg by more than one tick).
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle. 
static void sleepUntilSubCycleTimeOptionalRX(const uint8_t sleepUntil)
    17fe:	8f 92       	push	r8
    1800:	9f 92       	push	r9
    1802:	af 92       	push	r10
    1804:	bf 92       	push	r11
    1806:	cf 92       	push	r12
    1808:	df 92       	push	r13
    180a:	ef 92       	push	r14
    180c:	ff 92       	push	r15
    180e:	0f 93       	push	r16
    1810:	1f 93       	push	r17
    1812:	98 2e       	mov	r9, r24
    {
#if defined(ENABLE_BOILER_HUB)
    const bool hubMode = inHubMode();
    1814:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    1818:	88 2e       	mov	r8, r24
    181a:	88 23       	and	r24, r24
    181c:	a9 f1       	breq	.+106    	; 0x1888 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x8a>
    181e:	88 24       	eor	r8, r8
    1820:	83 94       	inc	r8
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINT_FLASHSTRING("TXwait");
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
    1822:	89 2d       	mov	r24, r9
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	5c 01       	movw	r10, r24
    1828:	cc 24       	eor	r12, r12
    182a:	b7 fc       	sbrc	r11, 7
    182c:	c0 94       	com	r12
    182e:	dc 2c       	mov	r13, r12
    1830:	06 c0       	rjmp	.+12     	; 0x183e <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x40>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    1832:	81 e0       	ldi	r24, 0x01	; 1
    1834:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
    183e:	60 91 b2 00 	lds	r22, 0x00B2
    1842:	70 e0       	ldi	r23, 0x00	; 0
    1844:	69 5f       	subi	r22, 0xF9	; 249
    1846:	7f 4f       	sbci	r23, 0xFF	; 255
    1848:	88 27       	eor	r24, r24
    184a:	77 fd       	sbrc	r23, 7
    184c:	80 95       	com	r24
    184e:	98 2f       	mov	r25, r24
    1850:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__floatsisf>
    1854:	20 e0       	ldi	r18, 0x00	; 0
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	4f e7       	ldi	r20, 0x7F	; 127
    185a:	53 e4       	ldi	r21, 0x43	; 67
    185c:	0e 94 ff 2b 	call	0x57fe	; 0x57fe <fmax>
    1860:	7b 01       	movw	r14, r22
    1862:	8c 01       	movw	r16, r24
    1864:	c6 01       	movw	r24, r12
    1866:	b5 01       	movw	r22, r10
    1868:	0e 94 c4 2b 	call	0x5788	; 0x5788 <__floatsisf>
    186c:	a8 01       	movw	r20, r16
    186e:	97 01       	movw	r18, r14
    1870:	0e 94 6b 2c 	call	0x58d6	; 0x58d6 <__gesf2>
    1874:	18 16       	cp	r1, r24
    1876:	ec f2       	brlt	.-70     	; 0x1832 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x34>
    1878:	03 c0       	rjmp	.+6      	; 0x1880 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x82>
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
        { pollIO(); }
    187a:	80 e0       	ldi	r24, 0x00	; 0
    187c:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
    1880:	80 91 b2 00 	lds	r24, 0x00B2
    1884:	89 15       	cp	r24, r9
    1886:	c8 f3       	brcs	.-14     	; 0x187a <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x7c>
#endif
      }
#endif

    // Sleep until exactly the right time.
    sleepUntilSubCycleTime(sleepUntil);
    1888:	89 2d       	mov	r24, r9
    188a:	0e 94 c7 10 	call	0x218e	; 0x218e <sleepUntilSubCycleTime(unsigned char)>

#if defined(ENABLE_BOILER_HUB)
    // Final quick poll for RX activity.
    if(hubMode) { FHT8VCallForHeatPoll(); }
    188e:	88 20       	and	r8, r8
    1890:	11 f0       	breq	.+4      	; 0x1896 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x98>
    1892:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <FHT8VCallForHeatPoll()>
#endif
    }
    1896:	1f 91       	pop	r17
    1898:	0f 91       	pop	r16
    189a:	ff 90       	pop	r15
    189c:	ef 90       	pop	r14
    189e:	df 90       	pop	r13
    18a0:	cf 90       	pop	r12
    18a2:	bf 90       	pop	r11
    18a4:	af 90       	pop	r10
    18a6:	9f 90       	pop	r9
    18a8:	8f 90       	pop	r8
    18aa:	08 95       	ret

000018ac <doSync(bool)>:

// Run the algorithm to get in sync with the receiver.
// Uses halfSecondCount.
// Iff this returns true then a(nother) call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start should be made.
static bool doSync(const bool allowDoubleTX)
    18ac:	1f 93       	push	r17
    18ae:	df 93       	push	r29
    18b0:	cf 93       	push	r28
    18b2:	00 d0       	rcall	.+0      	; 0x18b4 <doSync(bool)+0x8>
    18b4:	00 d0       	rcall	.+0      	; 0x18b6 <doSync(bool)+0xa>
    18b6:	cd b7       	in	r28, 0x3d	; 61
    18b8:	de b7       	in	r29, 0x3e	; 62
    18ba:	18 2f       	mov	r17, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    18bc:	f9 99       	sbic	0x1f, 1	; 31
    18be:	fe cf       	rjmp	.-4      	; 0x18bc <doSync(bool)+0x10>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    18c0:	80 e1       	ldi	r24, 0x10	; 16
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	92 bd       	out	0x22, r25	; 34
    18c6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    18c8:	f8 9a       	sbi	0x1f, 0	; 31
    18ca:	80 b5       	in	r24, 0x20	; 32
  {
  // Do not attempt sync at all (and thus do not attempt any other TX) if local FHT8V valve disabled.
  if(!localFHT8VTRVEnabled())
    18cc:	84 36       	cpi	r24, 0x64	; 100
    18ce:	58 f4       	brcc	.+22     	; 0x18e6 <doSync(bool)+0x3a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    18d0:	f9 99       	sbic	0x1f, 1	; 31
    18d2:	fe cf       	rjmp	.-4      	; 0x18d0 <doSync(bool)+0x24>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    18d4:	81 e1       	ldi	r24, 0x11	; 17
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	92 bd       	out	0x22, r25	; 34
    18da:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    18dc:	f8 9a       	sbi	0x1f, 0	; 31
    18de:	80 b5       	in	r24, 0x20	; 32
    18e0:	84 36       	cpi	r24, 0x64	; 100
    18e2:	08 f4       	brcc	.+2      	; 0x18e6 <doSync(bool)+0x3a>
    18e4:	af c0       	rjmp	.+350    	; 0x1a44 <doSync(bool)+0x198>
    { syncedWithFHT8V = false; return(false); }
    18e6:	10 92 71 01 	sts	0x0171, r1
    18ea:	a1 c0       	rjmp	.+322    	; 0x1a2e <doSync(bool)+0x182>

  if(0 == syncStateFHT8V)
    {
    // Starting sync process.
    syncStateFHT8V = 241;
    18ec:	81 ef       	ldi	r24, 0xF1	; 241
    18ee:	80 93 a6 01 	sts	0x01A6, r24
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    18f2:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    18f6:	80 e2       	ldi	r24, 0x20	; 32
    18f8:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
    //DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V syncing...");
#endif
    serialPrintlnAndFlush(F("FHT8V SYNC..."));
    18fc:	84 e3       	ldi	r24, 0x34	; 52
    18fe:	91 e0       	ldi	r25, 0x01	; 1
    1900:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    }

  if(syncStateFHT8V >= 2)
    1904:	20 91 a6 01 	lds	r18, 0x01A6
    1908:	22 30       	cpi	r18, 0x02	; 2
    190a:	08 f4       	brcc	.+2      	; 0x190e <doSync(bool)+0x62>
    190c:	45 c0       	rjmp	.+138    	; 0x1998 <doSync(bool)+0xec>
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
    190e:	20 ff       	sbrs	r18, 0
    1910:	2b c0       	rjmp	.+86     	; 0x1968 <doSync(bool)+0xbc>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1912:	f9 99       	sbic	0x1f, 1	; 31
    1914:	fe cf       	rjmp	.-4      	; 0x1912 <doSync(bool)+0x66>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1916:	80 e1       	ldi	r24, 0x10	; 16
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	92 bd       	out	0x22, r25	; 34
    191c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    191e:	f8 9a       	sbi	0x1f, 0	; 31
    1920:	30 b5       	in	r19, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1922:	f9 99       	sbic	0x1f, 1	; 31
    1924:	fe cf       	rjmp	.-4      	; 0x1922 <doSync(bool)+0x76>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1926:	81 e1       	ldi	r24, 0x11	; 17
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	92 bd       	out	0x22, r25	; 34
    192c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    192e:	f8 9a       	sbi	0x1f, 0	; 31
    1930:	80 b5       	in	r24, 0x20	; 32
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    1932:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x2c; // Command 12, extension byte present.
    1934:	8c e2       	ldi	r24, 0x2C	; 44
    1936:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = syncStateFHT8V;
    1938:	2c 83       	std	Y+4, r18	; 0x04
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    193a:	39 83       	std	Y+1, r19	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x2c; // Command 12, extension byte present.
      command.extension = syncStateFHT8V;
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);
    193c:	83 e7       	ldi	r24, 0x73	; 115
    193e:	91 e0       	ldi	r25, 0x01	; 1
    1940:	be 01       	movw	r22, r28
    1942:	6f 5f       	subi	r22, 0xFF	; 255
    1944:	7f 4f       	sbci	r23, 0xFF	; 255
    1946:	0e 94 07 09 	call	0x120e	; 0x120e <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0)
    194a:	80 91 a5 01 	lds	r24, 0x01A5
    194e:	88 23       	and	r24, r24
    1950:	31 f0       	breq	.+12     	; 0x195e <doSync(bool)+0xb2>
        { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    1952:	82 95       	swap	r24
    1954:	88 0f       	add	r24, r24
    1956:	88 0f       	add	r24, r24
    1958:	80 7c       	andi	r24, 0xC0	; 192
    195a:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC
    195e:	83 e7       	ldi	r24, 0x73	; 115
    1960:	91 e0       	ldi	r25, 0x01	; 1
    1962:	61 2f       	mov	r22, r17
    1964:	0e 94 9a 0b 	call	0x1734	; 0x1734 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
      DEBUG_SERIAL_PRINTLN();
#endif
      }

    // After penultimate sync TX set up time to sending of final sync command.
    if(1 == --syncStateFHT8V)
    1968:	80 91 a6 01 	lds	r24, 0x01A6
    196c:	81 50       	subi	r24, 0x01	; 1
    196e:	80 93 a6 01 	sts	0x01A6, r24
    1972:	81 30       	cpi	r24, 0x01	; 1
    1974:	09 f0       	breq	.+2      	; 0x1978 <doSync(bool)+0xcc>
    1976:	5d c0       	rjmp	.+186    	; 0x1a32 <doSync(bool)+0x186>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1978:	f9 99       	sbic	0x1f, 1	; 31
    197a:	fe cf       	rjmp	.-4      	; 0x1978 <doSync(bool)+0xcc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    197c:	81 e1       	ldi	r24, 0x11	; 17
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	92 bd       	out	0x22, r25	; 34
    1982:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1984:	f8 9a       	sbi	0x1f, 0	; 31
    1986:	90 b5       	in	r25, 0x20	; 32
      {
      // Set up timer to sent sync final (0) command
      // with formula: t = 0.5 * (HC2 & 7) + 4 seconds.
      halfSecondsToNextFHT8VTX = (FHT8VGetHC2() & 7) + 8; // Note units of half-seconds for this counter.
      halfSecondsToNextFHT8VTX -= (MAX_HSC - halfSecondCount);
    1988:	80 91 a5 01 	lds	r24, 0x01A5
    198c:	8b 5f       	subi	r24, 0xFB	; 251
    198e:	97 70       	andi	r25, 0x07	; 7
    1990:	89 0f       	add	r24, r25
    1992:	80 93 72 01 	sts	0x0172, r24
    1996:	4b c0       	rjmp	.+150    	; 0x1a2e <doSync(bool)+0x182>
      }
    }

  else // syncStateFHT8V == 1 so waiting to send sync final (0) command...
    {
    if(--halfSecondsToNextFHT8VTX == 0)
    1998:	80 91 72 01 	lds	r24, 0x0172
    199c:	81 50       	subi	r24, 0x01	; 1
    199e:	80 93 72 01 	sts	0x0172, r24
    19a2:	88 23       	and	r24, r24
    19a4:	09 f0       	breq	.+2      	; 0x19a8 <doSync(bool)+0xfc>
    19a6:	45 c0       	rjmp	.+138    	; 0x1a32 <doSync(bool)+0x186>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    19a8:	f9 99       	sbic	0x1f, 1	; 31
    19aa:	fe cf       	rjmp	.-4      	; 0x19a8 <doSync(bool)+0xfc>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    19ac:	80 e1       	ldi	r24, 0x10	; 16
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	92 bd       	out	0x22, r25	; 34
    19b2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    19b4:	f8 9a       	sbi	0x1f, 0	; 31
    19b6:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    19b8:	f9 99       	sbic	0x1f, 1	; 31
    19ba:	fe cf       	rjmp	.-4      	; 0x19b8 <doSync(bool)+0x10c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    19bc:	81 e1       	ldi	r24, 0x11	; 17
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	92 bd       	out	0x22, r25	; 34
    19c2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    19c4:	f8 9a       	sbi	0x1f, 0	; 31
    19c6:	80 b5       	in	r24, 0x20	; 32
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    19c8:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x20; // Command 0, extension byte present.
    19ca:	80 e2       	ldi	r24, 0x20	; 32
    19cc:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
    19ce:	1c 82       	std	Y+4, r1	; 0x04
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
    19d0:	10 92 a7 01 	sts	0x01A7, r1
    {
    if(--halfSecondsToNextFHT8VTX == 0)
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    19d4:	29 83       	std	Y+1, r18	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x20; // Command 0, extension byte present.
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);      
    19d6:	83 e7       	ldi	r24, 0x73	; 115
    19d8:	91 e0       	ldi	r25, 0x01	; 1
    19da:	be 01       	movw	r22, r28
    19dc:	6f 5f       	subi	r22, 0xFF	; 255
    19de:	7f 4f       	sbci	r23, 0xFF	; 255
    19e0:	0e 94 07 09 	call	0x120e	; 0x120e <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0) { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    19e4:	80 91 a5 01 	lds	r24, 0x01A5
    19e8:	88 23       	and	r24, r24
    19ea:	31 f0       	breq	.+12     	; 0x19f8 <doSync(bool)+0x14c>
    19ec:	82 95       	swap	r24
    19ee:	88 0f       	add	r24, r24
    19f0:	88 0f       	add	r24, r24
    19f2:	80 7c       	andi	r24, 0xC0	; 192
    19f4:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC FINAL
    19f8:	83 e7       	ldi	r24, 0x73	; 115
    19fa:	91 e0       	ldi	r25, 0x01	; 1
    19fc:	61 2f       	mov	r22, r17
    19fe:	0e 94 9a 0b 	call	0x1734	; 0x1734 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
    // Note that FHT8VTXCommandArea now does not contain a valid valve-setting command...
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_TIMESTAMP();
    1a02:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <_debug_serial_timestamp()>
      DEBUG_SERIAL_PRINT(' ');
    1a06:	80 e2       	ldi	r24, 0x20	; 32
    1a08:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
      //DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V SYNC FINAL");
#endif
      serialPrintlnAndFlush(F("FHT8V SYNC FINAL"));
    1a0c:	83 e2       	ldi	r24, 0x23	; 35
    1a0e:	91 e0       	ldi	r25, 0x01	; 1
    1a10:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>

      // Assume now in sync...
      syncedWithFHT8V = true;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	80 93 71 01 	sts	0x0171, r24
      // On PICAXE there was no time to recompute valve-setting command immediately after SYNC FINAL SEND...
      // Mark buffer as empty to get it filled with the real TRV valve-setting command ASAP.
      //*FHT8VTXCommandArea = 0xff;

      // On ATmega there is plenty of CPU heft to fill command buffer immediately with valve-setting command.
      FHT8VCreateValveSetCmdFrame();
    1a1a:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <FHT8VCreateValveSetCmdFrame()>

      // Set up correct delay to next TX; no more this minor cycle...
      halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(command.hc2, halfSecondCount);
    1a1e:	90 91 a5 01 	lds	r25, 0x01A5
    1a22:	9d 51       	subi	r25, 0x1D	; 29
    1a24:	8a 81       	ldd	r24, Y+2	; 0x02
    1a26:	87 70       	andi	r24, 0x07	; 7
    1a28:	98 0f       	add	r25, r24
    1a2a:	90 93 72 01 	sts	0x0172, r25
    1a2e:	80 e0       	ldi	r24, 0x00	; 0
    1a30:	01 c0       	rjmp	.+2      	; 0x1a34 <doSync(bool)+0x188>
      return(false);
    1a32:	81 e0       	ldi	r24, 0x01	; 1
    }

  // For simplicity, insist on being called every half-second during sync.
  // TODO: avoid forcing most of these calls to save some CPU/energy and improve responsiveness.
  return(true);
  }
    1a34:	0f 90       	pop	r0
    1a36:	0f 90       	pop	r0
    1a38:	0f 90       	pop	r0
    1a3a:	0f 90       	pop	r0
    1a3c:	cf 91       	pop	r28
    1a3e:	df 91       	pop	r29
    1a40:	1f 91       	pop	r17
    1a42:	08 95       	ret
  {
  // Do not attempt sync at all (and thus do not attempt any other TX) if local FHT8V valve disabled.
  if(!localFHT8VTRVEnabled())
    { syncedWithFHT8V = false; return(false); }

  if(0 == syncStateFHT8V)
    1a44:	80 91 a6 01 	lds	r24, 0x01A6
    1a48:	88 23       	and	r24, r24
    1a4a:	09 f0       	breq	.+2      	; 0x1a4e <doSync(bool)+0x1a2>
    1a4c:	5b cf       	rjmp	.-330    	; 0x1904 <doSync(bool)+0x58>
    1a4e:	4e cf       	rjmp	.-356    	; 0x18ec <doSync(bool)+0x40>

00001a50 <FHT8VPollSyncAndTX_First(bool)>:
//
// Iff this returns true then call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start
// to allow for possible transmissions.
//
// See https://sourceforge.net/p/opentrv/wiki/FHT%20Protocol/ for the underlying protocol.
bool FHT8VPollSyncAndTX_First(const bool allowDoubleTX)
    1a50:	1f 93       	push	r17
    1a52:	18 2f       	mov	r17, r24
  {
  halfSecondCount = 0;
    1a54:	10 92 a5 01 	sts	0x01A5, r1
  return(true); // Will need anther TX in slot 2.
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  if(!syncedWithFHT8V) { return(doSync(allowDoubleTX)); }
    1a58:	80 91 71 01 	lds	r24, 0x0171
    1a5c:	88 23       	and	r24, r24
    1a5e:	21 f4       	brne	.+8      	; 0x1a68 <FHT8VPollSyncAndTX_First(bool)+0x18>
    1a60:	81 2f       	mov	r24, r17
    1a62:	0e 94 56 0c 	call	0x18ac	; 0x18ac <doSync(bool)>
    1a66:	30 c0       	rjmp	.+96     	; 0x1ac8 <FHT8VPollSyncAndTX_First(bool)+0x78>

#ifdef DEBUG
   if(0 == halfSecondsToNextFHT8VTX) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V hs count 0 too soon"); panic(); }
    1a68:	80 91 72 01 	lds	r24, 0x0172
    1a6c:	88 23       	and	r24, r24
    1a6e:	31 f4       	brne	.+12     	; 0x1a7c <FHT8VPollSyncAndTX_First(bool)+0x2c>
    1a70:	8b e4       	ldi	r24, 0x4B	; 75
    1a72:	91 e0       	ldi	r25, 0x01	; 1
    1a74:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    1a78:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
#endif

  // If no TX required in this minor cycle then can return false quickly (having decremented ticks-to-next-TX value suitably).
  if(halfSecondsToNextFHT8VTX > MAX_HSC+1)
    1a7c:	80 91 72 01 	lds	r24, 0x0172
    1a80:	85 30       	cpi	r24, 0x05	; 5
    1a82:	10 f0       	brcs	.+4      	; 0x1a88 <FHT8VPollSyncAndTX_First(bool)+0x38>
    {
    halfSecondsToNextFHT8VTX -= (MAX_HSC+1);
    1a84:	84 50       	subi	r24, 0x04	; 4
    1a86:	1d c0       	rjmp	.+58     	; 0x1ac2 <FHT8VPollSyncAndTX_First(bool)+0x72>
    return(false); // No TX this minor cycle.
    }

  // TX is due this (first) slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    1a88:	81 50       	subi	r24, 0x01	; 1
    1a8a:	80 93 72 01 	sts	0x0172, r24
    1a8e:	88 23       	and	r24, r24
    1a90:	11 f0       	breq	.+4      	; 0x1a96 <FHT8VPollSyncAndTX_First(bool)+0x46>
    1a92:	81 e0       	ldi	r24, 0x01	; 1
    1a94:	19 c0       	rjmp	.+50     	; 0x1ac8 <FHT8VPollSyncAndTX_First(bool)+0x78>
    {
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    1a96:	81 2f       	mov	r24, r17
    1a98:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <valveSettingTX(bool)>
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    1a9c:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    1aa0:	80 e2       	ldi	r24, 0x20	; 32
    1aa2:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
#endif
    serialPrintlnAndFlush(F("FHT8V TX"));
    1aa6:	82 e4       	ldi	r24, 0x42	; 66
    1aa8:	91 e0       	ldi	r25, 0x01	; 1
    1aaa:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1aae:	f9 99       	sbic	0x1f, 1	; 31
    1ab0:	fe cf       	rjmp	.-4      	; 0x1aae <FHT8VPollSyncAndTX_First(bool)+0x5e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1ab2:	81 e1       	ldi	r24, 0x11	; 17
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	92 bd       	out	0x22, r25	; 34
    1ab8:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1aba:	f8 9a       	sbi	0x1f, 0	; 31
    1abc:	80 b5       	in	r24, 0x20	; 32
    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), 0);
    1abe:	87 70       	andi	r24, 0x07	; 7
    1ac0:	8d 51       	subi	r24, 0x1D	; 29
    1ac2:	80 93 72 01 	sts	0x0172, r24
    1ac6:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    1ac8:	1f 91       	pop	r17
    1aca:	08 95       	ret

00001acc <FHT8VPollSyncAndTX_Next(bool)>:
//
// ALSO MANAGES RX FROM OTHER NODES WHEN ENABLED IN HUB MODE.
//
// Iff this returns false then no further TX slots will be needed
// (and thus this routine need not be called again) on this minor cycle
bool FHT8VPollSyncAndTX_Next(const bool allowDoubleTX)
    1acc:	1f 93       	push	r17
    1ace:	18 2f       	mov	r17, r24
  {
  ++halfSecondCount; // Reflects count of calls since _First(), ie how many 
    1ad0:	80 91 a5 01 	lds	r24, 0x01A5
    1ad4:	8f 5f       	subi	r24, 0xFF	; 255
    1ad6:	80 93 a5 01 	sts	0x01A5, r24
#ifdef DEBUG
    if(halfSecondCount > MAX_HSC) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8VPollSyncAndTX_Next() called too often"); panic(); }
    1ada:	84 30       	cpi	r24, 0x04	; 4
    1adc:	30 f0       	brcs	.+12     	; 0x1aea <FHT8VPollSyncAndTX_Next(bool)+0x1e>
    1ade:	88 ef       	ldi	r24, 0xF8	; 248
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    1ae6:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
  return(true); // Need to do further TXes this minor cycle.
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  if(!syncedWithFHT8V) { return(doSync(allowDoubleTX)); }
    1aea:	80 91 71 01 	lds	r24, 0x0171
    1aee:	88 23       	and	r24, r24
    1af0:	21 f4       	brne	.+8      	; 0x1afa <FHT8VPollSyncAndTX_Next(bool)+0x2e>
    1af2:	81 2f       	mov	r24, r17
    1af4:	0e 94 56 0c 	call	0x18ac	; 0x18ac <doSync(bool)>
    1af8:	2d c0       	rjmp	.+90     	; 0x1b54 <FHT8VPollSyncAndTX_Next(bool)+0x88>

  // TX is due this slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    1afa:	80 91 72 01 	lds	r24, 0x0172
    1afe:	81 50       	subi	r24, 0x01	; 1
    1b00:	80 93 72 01 	sts	0x0172, r24
    1b04:	88 23       	and	r24, r24
    1b06:	11 f0       	breq	.+4      	; 0x1b0c <FHT8VPollSyncAndTX_Next(bool)+0x40>
    1b08:	81 e0       	ldi	r24, 0x01	; 1
    1b0a:	24 c0       	rjmp	.+72     	; 0x1b54 <FHT8VPollSyncAndTX_Next(bool)+0x88>
    {
    sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); // Sleep.
    1b0c:	80 91 a5 01 	lds	r24, 0x01A5
    1b10:	82 95       	swap	r24
    1b12:	88 0f       	add	r24, r24
    1b14:	88 0f       	add	r24, r24
    1b16:	80 7c       	andi	r24, 0xC0	; 192
    1b18:	0e 94 ff 0b 	call	0x17fe	; 0x17fe <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    1b1c:	81 2f       	mov	r24, r17
    1b1e:	0e 94 eb 0b 	call	0x17d6	; 0x17d6 <valveSettingTX(bool)>
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    1b22:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <_debug_serial_timestamp()>
    DEBUG_SERIAL_PRINT(' ');
    1b26:	80 e2       	ldi	r24, 0x20	; 32
    1b28:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
#endif
    serialPrintlnAndFlush(F("FHT8V TX"));
    1b2c:	8f ee       	ldi	r24, 0xEF	; 239
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1b34:	f9 99       	sbic	0x1f, 1	; 31
    1b36:	fe cf       	rjmp	.-4      	; 0x1b34 <FHT8VPollSyncAndTX_Next(bool)+0x68>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1b38:	81 e1       	ldi	r24, 0x11	; 17
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	92 bd       	out	0x22, r25	; 34
    1b3e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1b40:	f8 9a       	sbi	0x1f, 0	; 31
    1b42:	90 b5       	in	r25, 0x20	; 32

    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), halfSecondCount);
    1b44:	80 91 a5 01 	lds	r24, 0x01A5
    1b48:	8d 51       	subi	r24, 0x1D	; 29
    1b4a:	97 70       	andi	r25, 0x07	; 7
    1b4c:	89 0f       	add	r24, r25
    1b4e:	80 93 72 01 	sts	0x0172, r24
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    1b54:	1f 91       	pop	r17
    1b56:	08 95       	ret

00001b58 <FHT8VSetHC2(unsigned char)>:
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }
    1b58:	68 2f       	mov	r22, r24
    1b5a:	81 e1       	ldi	r24, 0x11	; 17
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    1b62:	08 95       	ret

00001b64 <FHT8VSetHC1(unsigned char)>:
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
    1b64:	68 2f       	mov	r22, r24
    1b66:	80 e1       	ldi	r24, 0x10	; 16
    1b68:	90 e0       	ldi	r25, 0x00	; 0
    1b6a:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    1b6e:	08 95       	ret

00001b70 <FHT8VClearHC()>:
  }

// Clear both housecode parts (and thus disable local valve).
void FHT8VClearHC()
  {
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
    1b70:	80 e1       	ldi	r24, 0x10	; 16
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
    eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
    1b78:	81 e1       	ldi	r24, 0x11	; 17
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
  }
    1b80:	08 95       	ret

00001b82 <__vector_9>:
  timer2XtalIntSetup();
#endif
  }

#ifdef WAKEUP_32768HZ_XTAL
ISR(TIMER2_OVF_vect)
    1b82:	1f 92       	push	r1
    1b84:	0f 92       	push	r0
    1b86:	0f b6       	in	r0, 0x3f	; 63
    1b88:	0f 92       	push	r0
    1b8a:	11 24       	eor	r1, r1
    1b8c:	2f 93       	push	r18
    1b8e:	8f 93       	push	r24
    1b90:	9f 93       	push	r25
// must not enable interrupts, and must leave interrupt state as was on entry.
// If not being called from an ISR then locking round this call that works with the getXXX() functions should be considered.
static inline void tickSecondISR()
#endif
  {
  register uint_fast8_t sTemp = _secondsLT; // Avoid some redundant memory accesses.
    1b92:	80 91 b2 01 	lds	r24, 0x01B2
#if defined(TWO_S_TICK_RTC_SUPPORT)
  sTemp += 2;
    1b96:	8e 5f       	subi	r24, 0xFE	; 254
#else
  ++sTemp;
#endif
  if(sTemp > 59)
    1b98:	8c 33       	cpi	r24, 0x3C	; 60
    1b9a:	c8 f0       	brcs	.+50     	; 0x1bce <__vector_9+0x4c>
    {
    sTemp = 0; // Seconds roll.
    register uint_least16_t mTemp = _minutesSinceMidnightLT + 1; // Avoid some redundant memory accesses.
    1b9c:	80 91 b3 01 	lds	r24, 0x01B3
    1ba0:	90 91 b4 01 	lds	r25, 0x01B4
    1ba4:	01 96       	adiw	r24, 0x01	; 1
    if(mTemp > 1439)
    1ba6:	25 e0       	ldi	r18, 0x05	; 5
    1ba8:	80 3a       	cpi	r24, 0xA0	; 160
    1baa:	92 07       	cpc	r25, r18
    1bac:	58 f0       	brcs	.+22     	; 0x1bc4 <__vector_9+0x42>
      {
      mTemp = 0; // Minutes/hours roll.
      // Increment the day.
      ++_daysSince1999LT; // Don't currently prevent roll.
    1bae:	80 91 b5 01 	lds	r24, 0x01B5
    1bb2:	90 91 b6 01 	lds	r25, 0x01B6
    1bb6:	01 96       	adiw	r24, 0x01	; 1
    1bb8:	90 93 b6 01 	sts	0x01B6, r25
    1bbc:	80 93 b5 01 	sts	0x01B5, r24
    1bc0:	80 e0       	ldi	r24, 0x00	; 0
    1bc2:	90 e0       	ldi	r25, 0x00	; 0
      }
    _minutesSinceMidnightLT = mTemp;
    1bc4:	90 93 b4 01 	sts	0x01B4, r25
    1bc8:	80 93 b3 01 	sts	0x01B3, r24
    1bcc:	80 e0       	ldi	r24, 0x00	; 0
    }
  _secondsLT = sTemp;
    1bce:	80 93 b2 01 	sts	0x01B2, r24
#if defined(TWO_S_TICK_RTC_SUPPORT)
  tickDoubleSecondISR();
#else
  tickSecondISR();
#endif
  }
    1bd2:	9f 91       	pop	r25
    1bd4:	8f 91       	pop	r24
    1bd6:	2f 91       	pop	r18
    1bd8:	0f 90       	pop	r0
    1bda:	0f be       	out	0x3f, r0	; 63
    1bdc:	0f 90       	pop	r0
    1bde:	1f 90       	pop	r1
    1be0:	18 95       	reti

00001be2 <__vector_6>:
// May contain a little entropy concentrated in the least-significant bits, in part from WDT-vs-CPU-clock jitter, especially if not sleeping.
static volatile uint8_t _watchdogFired;

// Catch watchdog timer interrupt to automatically clear WDIE and WDIF.
// This allows use of watchdog for low-power timed sleep.
ISR(WDT_vect)
    1be2:	1f 92       	push	r1
    1be4:	0f 92       	push	r0
    1be6:	0f b6       	in	r0, 0x3f	; 63
    1be8:	0f 92       	push	r0
    1bea:	11 24       	eor	r1, r1
    1bec:	8f 93       	push	r24
    1bee:	9f 93       	push	r25
    1bf0:	df 93       	push	r29
    1bf2:	cf 93       	push	r28
    1bf4:	0f 92       	push	r0
    1bf6:	cd b7       	in	r28, 0x3d	; 61
    1bf8:	de b7       	in	r29, 0x3e	; 62
  {
  // WDIE and WDIF are cleared in hardware upon entering this ISR.
  wdt_disable();
    1bfa:	88 e1       	ldi	r24, 0x18	; 24
    1bfc:	0f b6       	in	r0, 0x3f	; 63
    1bfe:	f8 94       	cli
    1c00:	80 93 60 00 	sts	0x0060, r24
    1c04:	10 92 60 00 	sts	0x0060, r1
    1c08:	0f be       	out	0x3f, r0	; 63
  // Note: be careful of what is accessed from this ISR.
  // Capture some marginal entropy from the stack position.
  uint8_t x;
  _watchdogFired = (uint8_t) 0x80 | (uint8_t) (int) &x; // Ensure non-zero, retaining any entropy in ls bits.
    1c0a:	ce 01       	movw	r24, r28
    1c0c:	01 96       	adiw	r24, 0x01	; 1
    1c0e:	80 68       	ori	r24, 0x80	; 128
    1c10:	80 93 a8 01 	sts	0x01A8, r24
  }
    1c14:	0f 90       	pop	r0
    1c16:	cf 91       	pop	r28
    1c18:	df 91       	pop	r29
    1c1a:	9f 91       	pop	r25
    1c1c:	8f 91       	pop	r24
    1c1e:	0f 90       	pop	r0
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	0f 90       	pop	r0
    1c24:	1f 90       	pop	r1
    1c26:	18 95       	reti

00001c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>:
// Note: inlining is prevented so as to avoid migrating anything into the section where the CPU is running slowly.
//
// Note: may be dubious to run CPU clock less than 4x 32768Hz crystal speed,
// eg at 31250Hz for 8MHz RC clock and max prescale.
// Don't access timer 2 regs at low CPU speed, eg in ISRs.
__attribute__ ((noinline)) void sleepLowPowerLoopsMinCPUSpeed(uint16_t loops)
    1c28:	fc 01       	movw	r30, r24
  {
  const clock_div_t prescale = clock_prescale_get(); // Capture current prescale value.
    1c2a:	80 91 61 00 	lds	r24, 0x0061
  clock_prescale_set(MAX_CPU_PRESCALE); // Reduce clock speed (increase prescale) as far as possible.
    1c2e:	28 e0       	ldi	r18, 0x08	; 8
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	40 e8       	ldi	r20, 0x80	; 128
    1c34:	0f b6       	in	r0, 0x3f	; 63
    1c36:	f8 94       	cli
    1c38:	40 93 61 00 	sts	0x0061, r20
    1c3c:	20 93 61 00 	sts	0x0061, r18
    1c40:	0f be       	out	0x3f, r0	; 63
	__asm__ volatile (
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
    1c42:	31 97       	sbiw	r30, 0x01	; 1
    1c44:	f1 f7       	brne	.-4      	; 0x1c42 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)+0x1a>
  _delay_loop_2(loops); // Burn cycles...
  clock_prescale_set(prescale); // Restore clock prescale.
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	8f 70       	andi	r24, 0x0F	; 15
    1c4a:	90 70       	andi	r25, 0x00	; 0
    1c4c:	20 e8       	ldi	r18, 0x80	; 128
    1c4e:	0f b6       	in	r0, 0x3f	; 63
    1c50:	f8 94       	cli
    1c52:	20 93 61 00 	sts	0x0061, r18
    1c56:	80 93 61 00 	sts	0x0061, r24
    1c5a:	0f be       	out	0x3f, r0	; 63
  }
    1c5c:	08 95       	ret

00001c5e <sleepPwrSaveWithBODDisabled()>:
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    1c5e:	83 b7       	in	r24, 0x33	; 51
    1c60:	81 7f       	andi	r24, 0xF1	; 241
    1c62:	86 60       	ori	r24, 0x06	; 6
    1c64:	83 bf       	out	0x33, r24	; 51
  cli();
    1c66:	f8 94       	cli
  sleep_enable();
    1c68:	83 b7       	in	r24, 0x33	; 51
    1c6a:	81 60       	ori	r24, 0x01	; 1
    1c6c:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    1c6e:	85 b7       	in	r24, 0x35	; 53
    1c70:	80 66       	ori	r24, 0x60	; 96
    1c72:	85 bf       	out	0x35, r24	; 53
    1c74:	8f 7d       	andi	r24, 0xDF	; 223
    1c76:	85 bf       	out	0x35, r24	; 53
  sei();
    1c78:	78 94       	sei
  sleep_cpu();
    1c7a:	88 95       	sleep
  sleep_disable();
    1c7c:	83 b7       	in	r24, 0x33	; 51
    1c7e:	8e 7f       	andi	r24, 0xFE	; 254
    1c80:	83 bf       	out	0x33, r24	; 51
  sei();
    1c82:	78 94       	sei
  }
    1c84:	08 95       	ret

00001c86 <nap(signed char)>:
//   * watchdogSleep is one of the WDTO_XX values from <avr/wdt.h>
// May be useful to call minimsePowerWithoutSleep() first, when not needing any modules left on.
void nap(int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    1c86:	10 92 a8 01 	sts	0x01A8, r1

  wdt_enable(watchdogSleep);
    1c8a:	83 fd       	sbrc	r24, 3
    1c8c:	02 c0       	rjmp	.+4      	; 0x1c92 <nap(signed char)+0xc>
    1c8e:	28 e0       	ldi	r18, 0x08	; 8
    1c90:	01 c0       	rjmp	.+2      	; 0x1c94 <nap(signed char)+0xe>
    1c92:	28 e2       	ldi	r18, 0x28	; 40
    1c94:	87 70       	andi	r24, 0x07	; 7
    1c96:	28 2b       	or	r18, r24
    1c98:	88 e1       	ldi	r24, 0x18	; 24
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	0f b6       	in	r0, 0x3f	; 63
    1c9e:	f8 94       	cli
    1ca0:	a8 95       	wdr
    1ca2:	80 93 60 00 	sts	0x0060, r24
    1ca6:	0f be       	out	0x3f, r0	; 63
    1ca8:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    1cac:	80 91 60 00 	lds	r24, 0x0060
    1cb0:	80 64       	ori	r24, 0x40	; 64
    1cb2:	80 93 60 00 	sts	0x0060, r24
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    1cb6:	83 b7       	in	r24, 0x33	; 51
    1cb8:	81 7f       	andi	r24, 0xF1	; 241
    1cba:	86 60       	ori	r24, 0x06	; 6
    1cbc:	83 bf       	out	0x33, r24	; 51
  cli();
    1cbe:	f8 94       	cli
  sleep_enable();
    1cc0:	83 b7       	in	r24, 0x33	; 51
    1cc2:	81 60       	ori	r24, 0x01	; 1
    1cc4:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    1cc6:	85 b7       	in	r24, 0x35	; 53
    1cc8:	80 66       	ori	r24, 0x60	; 96
    1cca:	85 bf       	out	0x35, r24	; 53
    1ccc:	8f 7d       	andi	r24, 0xDF	; 223
    1cce:	85 bf       	out	0x35, r24	; 53
  sei();
    1cd0:	78 94       	sei
  sleep_cpu();
    1cd2:	88 95       	sleep
  sleep_disable();
    1cd4:	83 b7       	in	r24, 0x33	; 51
    1cd6:	8e 7f       	andi	r24, 0xFE	; 254
    1cd8:	83 bf       	out	0x33, r24	; 51
  sei();
    1cda:	78 94       	sei

  // Keep sleeping until watchdog actually fires.
  for( ; ; )
    {
    sleepPwrSaveWithBODDisabled();
    if(_watchdogFired)
    1cdc:	80 91 a8 01 	lds	r24, 0x01A8
    1ce0:	88 23       	and	r24, r24
    1ce2:	49 f3       	breq	.-46     	; 0x1cb6 <nap(signed char)+0x30>
      {
      wdt_disable(); // Avoid spurious wakeup later.
    1ce4:	88 e1       	ldi	r24, 0x18	; 24
    1ce6:	0f b6       	in	r0, 0x3f	; 63
    1ce8:	f8 94       	cli
    1cea:	80 93 60 00 	sts	0x0060, r24
    1cee:	10 92 60 00 	sts	0x0060, r1
    1cf2:	0f be       	out	0x3f, r0	; 63
      return; // All done!
      }
    }
 }
    1cf4:	08 95       	ret

00001cf6 <idleCPU(signed char)>:
// Should reduce power consumption vs spinning the CPU >> 3x, though not nearly as much as nap().
// True iff watchdog timer expired; false if something else woke the CPU.
bool idleCPU(const int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    1cf6:	10 92 a8 01 	sts	0x01A8, r1
  wdt_enable(watchdogSleep);
    1cfa:	83 fd       	sbrc	r24, 3
    1cfc:	02 c0       	rjmp	.+4      	; 0x1d02 <idleCPU(signed char)+0xc>
    1cfe:	28 e0       	ldi	r18, 0x08	; 8
    1d00:	01 c0       	rjmp	.+2      	; 0x1d04 <idleCPU(signed char)+0xe>
    1d02:	28 e2       	ldi	r18, 0x28	; 40
    1d04:	87 70       	andi	r24, 0x07	; 7
    1d06:	28 2b       	or	r18, r24
    1d08:	88 e1       	ldi	r24, 0x18	; 24
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	0f b6       	in	r0, 0x3f	; 63
    1d0e:	f8 94       	cli
    1d10:	a8 95       	wdr
    1d12:	80 93 60 00 	sts	0x0060, r24
    1d16:	0f be       	out	0x3f, r0	; 63
    1d18:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    1d1c:	80 91 60 00 	lds	r24, 0x0060
    1d20:	80 64       	ori	r24, 0x40	; 64
    1d22:	80 93 60 00 	sts	0x0060, r24
  set_sleep_mode(SLEEP_MODE_IDLE); // Leave everything running but the CPU...
    1d26:	83 b7       	in	r24, 0x33	; 51
    1d28:	81 7f       	andi	r24, 0xF1	; 241
    1d2a:	83 bf       	out	0x33, r24	; 51
  sleep_mode();
    1d2c:	83 b7       	in	r24, 0x33	; 51
    1d2e:	81 60       	ori	r24, 0x01	; 1
    1d30:	83 bf       	out	0x33, r24	; 51
    1d32:	88 95       	sleep
    1d34:	83 b7       	in	r24, 0x33	; 51
    1d36:	8e 7f       	andi	r24, 0xFE	; 254
    1d38:	83 bf       	out	0x33, r24	; 51
  //sleep_disable();
  wdt_disable();
    1d3a:	88 e1       	ldi	r24, 0x18	; 24
    1d3c:	0f b6       	in	r0, 0x3f	; 63
    1d3e:	f8 94       	cli
    1d40:	80 93 60 00 	sts	0x0060, r24
    1d44:	10 92 60 00 	sts	0x0060, r1
    1d48:	0f be       	out	0x3f, r0	; 63
  return(_watchdogFired != 0);
    1d4a:	80 91 a8 01 	lds	r24, 0x01A8
    1d4e:	81 11       	cpse	r24, r1
    1d50:	81 e0       	ldi	r24, 0x01	; 1
  }
    1d52:	08 95       	ret

00001d54 <__vector_21>:
  }


// Allow wake from (lower-power) sleep while ADC is running.
static volatile bool ADC_complete;
ISR(ADC_vect) { ADC_complete = true; }
    1d54:	1f 92       	push	r1
    1d56:	0f 92       	push	r0
    1d58:	0f b6       	in	r0, 0x3f	; 63
    1d5a:	0f 92       	push	r0
    1d5c:	11 24       	eor	r1, r1
    1d5e:	8f 93       	push	r24
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	80 93 aa 01 	sts	0x01AA, r24
    1d66:	8f 91       	pop	r24
    1d68:	0f 90       	pop	r0
    1d6a:	0f be       	out	0x3f, r0	; 63
    1d6c:	0f 90       	pop	r0
    1d6e:	1f 90       	pop	r1
    1d70:	18 95       	reti

00001d72 <_analogueNoiseReducedReadM(unsigned char, signed char)>:

// Read ADC/analogue input with reduced noise if possible, in range [0,1023].
//   * admux  is the value to set ADMUX to
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(uint8_t admux, int8_t samples = 3)
    1d72:	0f 93       	push	r16
    1d74:	1f 93       	push	r17
    1d76:	98 2f       	mov	r25, r24
    1d78:	16 2f       	mov	r17, r22
// If ADC was disabled, power it up, do Serial.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSerial() may be advisable.
bool powerUpADCIfDisabled()
  {
  if(!(PRR & _BV(PRADC))) { return(false); }
    1d7a:	80 91 64 00 	lds	r24, 0x0064
    1d7e:	80 fd       	sbrc	r24, 0
    1d80:	02 c0       	rjmp	.+4      	; 0x1d86 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x14>
    1d82:	00 e0       	ldi	r16, 0x00	; 0
    1d84:	0b c0       	rjmp	.+22     	; 0x1d9c <_analogueNoiseReducedReadM(unsigned char, signed char)+0x2a>
  PRR &= ~_BV(PRADC); // Enable the ADC.
    1d86:	80 91 64 00 	lds	r24, 0x0064
    1d8a:	8e 7f       	andi	r24, 0xFE	; 254
    1d8c:	80 93 64 00 	sts	0x0064, r24
  ADCSRA |= _BV(ADEN);
    1d90:	80 91 7a 00 	lds	r24, 0x007A
    1d94:	80 68       	ori	r24, 0x80	; 128
    1d96:	80 93 7a 00 	sts	0x007A, r24
    1d9a:	01 e0       	ldi	r16, 0x01	; 1
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(uint8_t admux, int8_t samples = 3)
  {
  const bool neededEnable = powerUpADCIfDisabled();
  ADMUX = admux;
    1d9c:	90 93 7c 00 	sts	0x007C, r25
  if(samples < 2) { nap(WDTO_15MS); } // Allow plenty of time for things to settle if not taking multiple samples.
    1da0:	12 30       	cpi	r17, 0x02	; 2
    1da2:	1c f4       	brge	.+6      	; 0x1daa <_analogueNoiseReducedReadM(unsigned char, signed char)+0x38>
    1da4:	80 e0       	ldi	r24, 0x00	; 0
    1da6:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
  set_sleep_mode(SLEEP_MODE_ADC);
    1daa:	83 b7       	in	r24, 0x33	; 51
    1dac:	81 7f       	andi	r24, 0xF1	; 241
    1dae:	82 60       	ori	r24, 0x02	; 2
    1db0:	83 bf       	out	0x33, r24	; 51
  ADCSRB = 0; // Enable free-running mode.
    1db2:	10 92 7b 00 	sts	0x007B, r1
  bitWrite(ADCSRA, ADATE, (samples>1)); // Enable ADC auto-trigger iff wanting multiple samples.
    1db6:	12 30       	cpi	r17, 0x02	; 2
    1db8:	24 f0       	brlt	.+8      	; 0x1dc2 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x50>
    1dba:	80 91 7a 00 	lds	r24, 0x007A
    1dbe:	80 62       	ori	r24, 0x20	; 32
    1dc0:	03 c0       	rjmp	.+6      	; 0x1dc8 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x56>
    1dc2:	80 91 7a 00 	lds	r24, 0x007A
    1dc6:	8f 7d       	andi	r24, 0xDF	; 223
    1dc8:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
    1dcc:	80 91 7a 00 	lds	r24, 0x007A
    1dd0:	88 60       	ori	r24, 0x08	; 8
    1dd2:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADSC); // Start conversion(s).
    1dd6:	80 91 7a 00 	lds	r24, 0x007A
    1dda:	80 64       	ori	r24, 0x40	; 64
    1ddc:	80 93 7a 00 	sts	0x007A, r24
    1de0:	20 91 a9 01 	lds	r18, 0x01A9
    1de4:	5f ef       	ldi	r21, 0xFF	; 255
    1de6:	4f ef       	ldi	r20, 0xFF	; 255
    1de8:	1e c0       	rjmp	.+60     	; 0x1e26 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xb4>
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
      {
      ADC_complete = false;
    1dea:	10 92 aa 01 	sts	0x01AA, r1
    1dee:	07 c0       	rjmp	.+14     	; 0x1dfe <_analogueNoiseReducedReadM(unsigned char, signed char)+0x8c>
      while(!ADC_complete) { sleep_mode(); }
    1df0:	83 b7       	in	r24, 0x33	; 51
    1df2:	81 60       	ori	r24, 0x01	; 1
    1df4:	83 bf       	out	0x33, r24	; 51
    1df6:	88 95       	sleep
    1df8:	83 b7       	in	r24, 0x33	; 51
    1dfa:	8e 7f       	andi	r24, 0xFE	; 254
    1dfc:	83 bf       	out	0x33, r24	; 51
    1dfe:	80 91 aa 01 	lds	r24, 0x01AA
    1e02:	88 23       	and	r24, r24
    1e04:	a9 f3       	breq	.-22     	; 0x1df0 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x7e>
      const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    1e06:	30 91 78 00 	lds	r19, 0x0078
      const uint8_t h = ADCH; // Capture the high byte.
    1e0a:	90 91 79 00 	lds	r25, 0x0079
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
    1e0e:	94 17       	cp	r25, r20
    1e10:	11 f4       	brne	.+4      	; 0x1e16 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xa4>
    1e12:	35 17       	cp	r19, r21
    1e14:	59 f0       	breq	.+22     	; 0x1e2c <_analogueNoiseReducedReadM(unsigned char, signed char)+0xba>
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
    1e16:	82 2f       	mov	r24, r18
    1e18:	86 95       	lsr	r24
    1e1a:	29 2f       	mov	r18, r25
    1e1c:	23 27       	eor	r18, r19
    1e1e:	2e 5f       	subi	r18, 0xFE	; 254
    1e20:	28 0f       	add	r18, r24
    1e22:	49 2f       	mov	r20, r25
    1e24:	53 2f       	mov	r21, r19
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
  bitSet(ADCSRA, ADSC); // Start conversion(s).
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
    1e26:	11 50       	subi	r17, 0x01	; 1
    1e28:	17 ff       	sbrs	r17, 7
    1e2a:	df cf       	rjmp	.-66     	; 0x1dea <_analogueNoiseReducedReadM(unsigned char, signed char)+0x78>
    1e2c:	20 93 a9 01 	sts	0x01A9, r18
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
      }
  bitClear(ADCSRA, ADIE); // Turn off ADC interrupt.
    1e30:	80 91 7a 00 	lds	r24, 0x007A
    1e34:	87 7f       	andi	r24, 0xF7	; 247
    1e36:	80 93 7a 00 	sts	0x007A, r24
  bitClear(ADCSRA, ADATE); // Turn off ADC auto-trigger.
    1e3a:	80 91 7a 00 	lds	r24, 0x007A
    1e3e:	8f 7d       	andi	r24, 0xDF	; 223
    1e40:	80 93 7a 00 	sts	0x007A, r24
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    1e44:	20 91 78 00 	lds	r18, 0x0078
  const uint8_t h = ADCH; // Capture the high byte.
    1e48:	40 91 79 00 	lds	r20, 0x0079
  if(neededEnable) { powerDownADC(); }
    1e4c:	00 23       	and	r16, r16
    1e4e:	51 f0       	breq	.+20     	; 0x1e64 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xf2>
  }
    
// Power ADC down.
void powerDownADC()
  {
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    1e50:	80 91 7a 00 	lds	r24, 0x007A
    1e54:	8f 77       	andi	r24, 0x7F	; 127
    1e56:	80 93 7a 00 	sts	0x007A, r24
  PRR |= _BV(PRADC); // Disable the ADC.
    1e5a:	80 91 64 00 	lds	r24, 0x0064
    1e5e:	81 60       	ori	r24, 0x01	; 1
    1e60:	80 93 64 00 	sts	0x0064, r24
    1e64:	94 2f       	mov	r25, r20
    1e66:	80 e0       	ldi	r24, 0x00	; 0
    1e68:	30 e0       	ldi	r19, 0x00	; 0
    1e6a:	28 2b       	or	r18, r24
    1e6c:	39 2b       	or	r19, r25
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
  const uint8_t h = ADCH; // Capture the high byte.
  if(neededEnable) { powerDownADC(); }
  return((h << 8) | l);
  }
    1e6e:	c9 01       	movw	r24, r18
    1e70:	1f 91       	pop	r17
    1e72:	0f 91       	pop	r16
    1e74:	08 95       	ret

00001e76 <isBatteryLow()>:


// True if battery voltage was low when last read.
// For a 2xAA NiMH configuration this is ~2.0V, where the BOD may force a reset at 1.8V.
static bool batteryLow; // Initially false.
bool isBatteryLow() { return(batteryLow); }
    1e76:	80 91 ad 01 	lds	r24, 0x01AD
    1e7a:	08 95       	ret

00001e7c <getBatterymV()>:
// Last-read battery voltage.
static uint16_t batterymV;

// Get power supply voltage in mV as last read by readBatterymV(); non-negative, intially zero until first readBatterymV().
uint16_t getBatterymV() { return(batterymV); }
    1e7c:	80 91 ab 01 	lds	r24, 0x01AB
    1e80:	90 91 ac 01 	lds	r25, 0x01AC
    1e84:	08 95       	ret

00001e86 <readBatterymV()>:
// Only accurate to +/- 10%.
// May set sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
uint16_t readBatterymV()
  {
  // Measure internal bandgap (1.1V nominal, 1.0--1.2V) as fraction of Vcc.
  const uint16_t raw = _analogueNoiseReducedReadM(_BV(REFS0) | 14);
    1e86:	8e e4       	ldi	r24, 0x4E	; 78
    1e88:	63 e0       	ldi	r22, 0x03	; 3
    1e8a:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1e8e:	bc 01       	movw	r22, r24
  // If Vcc was 1.1V ADC would give 1023.
  // If Vcc was 2.2V ADC would give 511.
  const uint16_t result = ((1023U<<6) / raw) * (1100U>>6);
    1e90:	80 ec       	ldi	r24, 0xC0	; 192
    1e92:	9f ef       	ldi	r25, 0xFF	; 255
    1e94:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    1e98:	9b 01       	movw	r18, r22
    1e9a:	84 e0       	ldi	r24, 0x04	; 4
    1e9c:	22 0f       	add	r18, r18
    1e9e:	33 1f       	adc	r19, r19
    1ea0:	8a 95       	dec	r24
    1ea2:	e1 f7       	brne	.-8      	; 0x1e9c <readBatterymV()+0x16>
    1ea4:	26 0f       	add	r18, r22
    1ea6:	37 1f       	adc	r19, r23
  batterymV = result;
    1ea8:	30 93 ac 01 	sts	0x01AC, r19
    1eac:	20 93 ab 01 	sts	0x01AB, r18
  batteryLow = (result < 2000); // Suitable for 2xAA NiMH, with BOD at 1.8V.
    1eb0:	10 92 ad 01 	sts	0x01AD, r1
    1eb4:	87 e0       	ldi	r24, 0x07	; 7
    1eb6:	20 3d       	cpi	r18, 0xD0	; 208
    1eb8:	38 07       	cpc	r19, r24
    1eba:	18 f4       	brcc	.+6      	; 0x1ec2 <readBatterymV()+0x3c>
    1ebc:	81 e0       	ldi	r24, 0x01	; 1
    1ebe:	80 93 ad 01 	sts	0x01AD, r24
  DEBUG_SERIAL_PRINT(raw);
  if(batteryLow) { DEBUG_SERIAL_PRINT_FLASHSTRING(" LOW"); }
  DEBUG_SERIAL_PRINTLN();
#endif
  return(result);
  }
    1ec2:	c9 01       	movw	r24, r18
    1ec4:	08 95       	ret

00001ec6 <readInternalTemperatureC16()>:
// May set sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
int readInternalTemperatureC16()
  {
  // Measure internal temperature sensor against internal voltage source.
  // Response is ~1mv/C with 0C at ~289mV according to the data sheet.
  const uint16_t raw = _analogueNoiseReducedReadM(_BV(REFS1) | _BV(REFS0) | _BV(MUX3), 1);
    1ec6:	88 ec       	ldi	r24, 0xC8	; 200
    1ec8:	61 e0       	ldi	r22, 0x01	; 1
    1eca:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1ece:	84 54       	subi	r24, 0x44	; 68
    1ed0:	91 40       	sbci	r25, 0x01	; 1
    1ed2:	22 ed       	ldi	r18, 0xD2	; 210
    1ed4:	30 e0       	ldi	r19, 0x00	; 0
    1ed6:	a9 01       	movw	r20, r18
    1ed8:	84 9f       	mul	r24, r20
    1eda:	90 01       	movw	r18, r0
    1edc:	85 9f       	mul	r24, r21
    1ede:	30 0d       	add	r19, r0
    1ee0:	94 9f       	mul	r25, r20
    1ee2:	30 0d       	add	r19, r0
    1ee4:	11 24       	eor	r1, r1
    1ee6:	94 e0       	ldi	r25, 0x04	; 4
    1ee8:	35 95       	asr	r19
    1eea:	27 95       	ror	r18
    1eec:	9a 95       	dec	r25
    1eee:	e1 f7       	brne	.-8      	; 0x1ee8 <readInternalTemperatureC16()+0x22>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("");
#endif
  //const int degC = (raw - 328) ; // Crude fast adjustment for one sensor at ~20C (DHD20130429).
  const int degC = ((((int)raw) - 324) * 210) >> 4; // Slightly less crude adjustment, see http://playground.arduino.cc//Main/InternalTemperatureSensor
  return(degC);
  }
    1ef0:	c9 01       	movw	r24, r18
    1ef2:	08 95       	ret

00001ef4 <analogueNoiseReducedRead(int, unsigned char)>:
// Read ADC/analogue input with reduced noise if possible, in range [0,1023].
//   * mode  is the analogue reference, eg DEFAULT (Vcc).
// May set sleep mode to SLEEP_MODE_ADC, and disable sleep on exit.
// Nominally equivalent to analogReference(mode); return(analogRead(pinNumber));
uint16_t analogueNoiseReducedRead(int pinNumber, uint8_t mode)
  { return(_analogueNoiseReducedReadM((mode << 6) | (pinNumber & 7))); }
    1ef4:	62 95       	swap	r22
    1ef6:	66 0f       	add	r22, r22
    1ef8:	66 0f       	add	r22, r22
    1efa:	60 7c       	andi	r22, 0xC0	; 192
    1efc:	87 70       	andi	r24, 0x07	; 7
    1efe:	86 2b       	or	r24, r22
    1f00:	63 e0       	ldi	r22, 0x03	; 3
    1f02:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <_analogueNoiseReducedReadM(unsigned char, signed char)>
    1f06:	08 95       	ret

00001f08 <powerDownTWI()>:
  }

// Power down TWI (I2C).
void powerDownTWI()
  {
  TWCR &= ~_BV(TWEN); // Disable TWI.
    1f08:	ec eb       	ldi	r30, 0xBC	; 188
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	80 81       	ld	r24, Z
    1f0e:	8b 7f       	andi	r24, 0xFB	; 251
    1f10:	80 83       	st	Z, r24
  PRR |= _BV(PRTWI); // Disable TWI power.
    1f12:	e4 e6       	ldi	r30, 0x64	; 100
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	80 81       	ld	r24, Z
    1f18:	80 68       	ori	r24, 0x80	; 128
    1f1a:	80 83       	st	Z, r24
  //digitalWrite(SCL, 0);

  // Convert to hi-Z inputs.
  //pinMode(SDA, INPUT);
  //pinMode(SCL, INPUT);
  }
    1f1c:	08 95       	ret

00001f1e <clockJitterWDT()>:
// Expensive in terms of CPU time and thus energy.
// TODO: may be able to reduce clock speed to lower energy cost while still detecting useful jitter.
uint_fast8_t clockJitterWDT()
  {
  // Watchdog should be (already) be disabled on entry.
  _watchdogFired = false;
    1f1e:	10 92 a8 01 	sts	0x01A8, r1
  wdt_enable(WDTO_15MS); // Set watchdog for minimum time.
    1f22:	88 e0       	ldi	r24, 0x08	; 8
    1f24:	28 e1       	ldi	r18, 0x18	; 24
    1f26:	30 e0       	ldi	r19, 0x00	; 0
    1f28:	0f b6       	in	r0, 0x3f	; 63
    1f2a:	f8 94       	cli
    1f2c:	a8 95       	wdr
    1f2e:	20 93 60 00 	sts	0x0060, r18
    1f32:	0f be       	out	0x3f, r0	; 63
    1f34:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    1f38:	80 91 60 00 	lds	r24, 0x0060
    1f3c:	80 64       	ori	r24, 0x40	; 64
    1f3e:	80 93 60 00 	sts	0x0060, r24
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	01 c0       	rjmp	.+2      	; 0x1f48 <clockJitterWDT()+0x2a>
  uint_fast8_t count = 0;
  while(!_watchdogFired) { ++count; } // Effectively count CPU cycles until WDT fires.
    1f46:	9f 5f       	subi	r25, 0xFF	; 255
    1f48:	80 91 a8 01 	lds	r24, 0x01A8
    1f4c:	88 23       	and	r24, r24
    1f4e:	d9 f3       	breq	.-10     	; 0x1f46 <clockJitterWDT()+0x28>
  return(count);
  }
    1f50:	89 2f       	mov	r24, r25
    1f52:	08 95       	ret

00001f54 <clockJitterEntropyByte()>:
// Expensive in terms of CPU time and thus energy, though possibly more efficient than basic clockJitterXXX() routines.
// Internally this uses a CRC as a relatively fast and hopefully effective hash over intermediate values.
// Note the that rejection of repeat values will be less effective with two interleaved gathering mechanisms
// as the interaction while not necessarily adding genuine entropy, will make counts differ between runs.
// DHD20130519: measured as taking ~63ms to run, ie ~8ms per bit gathered.
uint_fast8_t clockJitterEntropyByte()
    1f54:	1f 93       	push	r17

  uint_fast8_t result = 0;
  uint_fast8_t countR = 0, lastCountR = 0;
  uint_fast8_t countW = 0, lastCountW = 0;

  const uint8_t t0 = TCNT2; // Wait for sub-cycle timer to roll.
    1f56:	90 91 b2 00 	lds	r25, 0x00B2
    1f5a:	40 e0       	ldi	r20, 0x00	; 0
    1f5c:	50 e0       	ldi	r21, 0x00	; 0
    1f5e:	02 c0       	rjmp	.+4      	; 0x1f64 <clockJitterEntropyByte()+0x10>
  while(t0 == TCNT2) { ++hash; } // Possibly capture some entropy from recent program activity/timing.
    1f60:	4f 5f       	subi	r20, 0xFF	; 255
    1f62:	5f 4f       	sbci	r21, 0xFF	; 255
    1f64:	80 91 b2 00 	lds	r24, 0x00B2
    1f68:	98 17       	cp	r25, r24
    1f6a:	d1 f3       	breq	.-12     	; 0x1f60 <clockJitterEntropyByte()+0xc>
  uint8_t t1 = TCNT2;
    1f6c:	f0 91 b2 00 	lds	r31, 0x00B2

  _watchdogFired = 0;
    1f70:	10 92 a8 01 	sts	0x01A8, r1
  wdt_enable(WDTO_15MS); // Start watchdog, with minimum timeout.
    1f74:	88 e0       	ldi	r24, 0x08	; 8
    1f76:	28 e1       	ldi	r18, 0x18	; 24
    1f78:	30 e0       	ldi	r19, 0x00	; 0
    1f7a:	0f b6       	in	r0, 0x3f	; 63
    1f7c:	f8 94       	cli
    1f7e:	a8 95       	wdr
    1f80:	20 93 60 00 	sts	0x0060, r18
    1f84:	0f be       	out	0x3f, r0	; 63
    1f86:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    1f8a:	80 91 60 00 	lds	r24, 0x0060
    1f8e:	80 64       	ori	r24, 0x40	; 64
    1f90:	80 93 60 00 	sts	0x0060, r24
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	60 e0       	ldi	r22, 0x00	; 0
    1f98:	e0 e0       	ldi	r30, 0x00	; 0
    1f9a:	20 e0       	ldi	r18, 0x00	; 0
    1f9c:	70 e0       	ldi	r23, 0x00	; 0
    1f9e:	38 e0       	ldi	r19, 0x08	; 8
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    1fa0:	a8 e1       	ldi	r26, 0x18	; 24
    1fa2:	b0 e0       	ldi	r27, 0x00	; 0
    1fa4:	18 e0       	ldi	r17, 0x08	; 8
  WDTCSR |= (1 << WDIE);
  int_fast8_t bitsLeft = 8; // Decrement when a bit is harvested...
  for( ; ; )
    {
    // Extract watchdog jitter vs CPU.
    if(!_watchdogFired) { ++countW; }
    1fa6:	80 91 a8 01 	lds	r24, 0x01A8
    1faa:	88 23       	and	r24, r24
    1fac:	11 f4       	brne	.+4      	; 0x1fb2 <clockJitterEntropyByte()+0x5e>
    1fae:	2f 5f       	subi	r18, 0xFF	; 255
    1fb0:	2a c0       	rjmp	.+84     	; 0x2006 <clockJitterEntropyByte()+0xb2>
    else // Watchdog fired.
      {
      if(countW != lastCountW) // Got a different value from last; assume one bit of entropy.
    1fb2:	27 17       	cp	r18, r23
    1fb4:	c1 f0       	breq	.+48     	; 0x1fe6 <clockJitterEntropyByte()+0x92>
        "eor    %A0,__tmp_reg__"

        : "=d" (__ret)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
    1fb6:	42 27       	eor	r20, r18
    1fb8:	04 2e       	mov	r0, r20
    1fba:	42 95       	swap	r20
    1fbc:	40 7f       	andi	r20, 0xF0	; 240
    1fbe:	40 25       	eor	r20, r0
    1fc0:	05 2e       	mov	r0, r21
    1fc2:	54 2f       	mov	r21, r20
    1fc4:	42 95       	swap	r20
    1fc6:	4f 70       	andi	r20, 0x0F	; 15
    1fc8:	04 26       	eor	r0, r20
    1fca:	46 95       	lsr	r20
    1fcc:	54 27       	eor	r21, r20
    1fce:	45 27       	eor	r20, r21
    1fd0:	44 0f       	add	r20, r20
    1fd2:	44 0f       	add	r20, r20
    1fd4:	44 0f       	add	r20, r20
    1fd6:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countW);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    1fd8:	99 0f       	add	r25, r25
    1fda:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    1fdc:	31 50       	subi	r19, 0x01	; 1
    1fde:	13 16       	cp	r1, r19
    1fe0:	0c f0       	brlt	.+2      	; 0x1fe4 <clockJitterEntropyByte()+0x90>
    1fe2:	34 c0       	rjmp	.+104    	; 0x204c <clockJitterEntropyByte()+0xf8>
    1fe4:	72 2f       	mov	r23, r18
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
    1fe6:	10 92 a8 01 	sts	0x01A8, r1
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    1fea:	0f b6       	in	r0, 0x3f	; 63
    1fec:	f8 94       	cli
    1fee:	a8 95       	wdr
    1ff0:	a0 93 60 00 	sts	0x0060, r26
    1ff4:	0f be       	out	0x3f, r0	; 63
    1ff6:	10 93 60 00 	sts	0x0060, r17
      WDTCSR |= (1 << WDIE);
    1ffa:	80 91 60 00 	lds	r24, 0x0060
    1ffe:	80 64       	ori	r24, 0x40	; 64
    2000:	80 93 60 00 	sts	0x0060, r24
    2004:	20 e0       	ldi	r18, 0x00	; 0
      }

    // Extract RTC jitter vs CPU.
    if(t1 == TCNT2) { --countR; }
    2006:	80 91 b2 00 	lds	r24, 0x00B2
    200a:	f8 17       	cp	r31, r24
    200c:	11 f4       	brne	.+4      	; 0x2012 <clockJitterEntropyByte()+0xbe>
    200e:	61 50       	subi	r22, 0x01	; 1
    2010:	ca cf       	rjmp	.-108    	; 0x1fa6 <clockJitterEntropyByte()+0x52>
    else // Sub-cycle timer rolled.
      {
      if(countR != lastCountR) // Got a different value from last; assume one bit of entropy.
    2012:	6e 17       	cp	r22, r30
    2014:	b9 f0       	breq	.+46     	; 0x2044 <clockJitterEntropyByte()+0xf0>
    2016:	46 27       	eor	r20, r22
    2018:	04 2e       	mov	r0, r20
    201a:	42 95       	swap	r20
    201c:	40 7f       	andi	r20, 0xF0	; 240
    201e:	40 25       	eor	r20, r0
    2020:	05 2e       	mov	r0, r21
    2022:	54 2f       	mov	r21, r20
    2024:	42 95       	swap	r20
    2026:	4f 70       	andi	r20, 0x0F	; 15
    2028:	04 26       	eor	r0, r20
    202a:	46 95       	lsr	r20
    202c:	54 27       	eor	r21, r20
    202e:	45 27       	eor	r20, r21
    2030:	44 0f       	add	r20, r20
    2032:	44 0f       	add	r20, r20
    2034:	44 0f       	add	r20, r20
    2036:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countR);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    2038:	99 0f       	add	r25, r25
    203a:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    203c:	31 50       	subi	r19, 0x01	; 1
    203e:	13 16       	cp	r1, r19
    2040:	2c f4       	brge	.+10     	; 0x204c <clockJitterEntropyByte()+0xf8>
    2042:	e6 2f       	mov	r30, r22
        lastCountR = countR;
        }
      countR = 0;
      t1 = TCNT2; // Set to look for next roll.
    2044:	f0 91 b2 00 	lds	r31, 0x00B2
    2048:	60 e0       	ldi	r22, 0x00	; 0
    204a:	ad cf       	rjmp	.-166    	; 0x1fa6 <clockJitterEntropyByte()+0x52>
      }
    }

  wdt_disable(); // Ensure no spurious WDT wakeup pending.
    204c:	88 e1       	ldi	r24, 0x18	; 24
    204e:	0f b6       	in	r0, 0x3f	; 63
    2050:	f8 94       	cli
    2052:	80 93 60 00 	sts	0x0060, r24
    2056:	10 92 60 00 	sts	0x0060, r1
    205a:	0f be       	out	0x3f, r0	; 63
  return(result);
  }
    205c:	89 2f       	mov	r24, r25
    205e:	1f 91       	pop	r17
    2060:	08 95       	ret

00002062 <captureEntropy1()>:

// Capture a little system entropy.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or do I/O, or sleep.
void captureEntropy1()
  { seedRNG8(getSubCycleTime() ^ _adcNoise, cycleCountCPU(), _watchdogFired); }
    2062:	80 91 b2 00 	lds	r24, 0x00B2
    2066:	66 b5       	in	r22, 0x26	; 38
    2068:	40 91 a8 01 	lds	r20, 0x01A8
    206c:	90 91 a9 01 	lds	r25, 0x01A9
    2070:	89 27       	eor	r24, r25
    2072:	0e 94 97 11 	call	0x232e	; 0x232e <seedRNG8(unsigned char, unsigned char, unsigned char)>
    2076:	08 95       	ret

00002078 <powerDownSPI()>:
  }

// Power down SPI.
void powerDownSPI()
  {
  SPCR &= ~_BV(SPE); // Disable SPI.
    2078:	8c b5       	in	r24, 0x2c	; 44
    207a:	8f 7b       	andi	r24, 0xBF	; 191
    207c:	8c bd       	out	0x2c, r24	; 44
  PRR |= _BV(PRSPI); // Power down...
    207e:	e4 e6       	ldi	r30, 0x64	; 100
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	80 81       	ld	r24, Z
    2084:	84 60       	ori	r24, 0x04	; 4
    2086:	80 83       	st	Z, r24

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    2088:	8a e0       	ldi	r24, 0x0A	; 10
    208a:	61 e0       	ldi	r22, 0x01	; 1
    208c:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    2090:	2a 9a       	sbi	0x05, 2	; 5

  // Avoid pins from floating when SPI is disabled.
  // Try to preserve general I/O direction and restore previous output values for outputs.
  pinMode(PIN_SPI_SCK, OUTPUT);
    2092:	8d e0       	ldi	r24, 0x0D	; 13
    2094:	61 e0       	ldi	r22, 0x01	; 1
    2096:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  pinMode(PIN_SPI_MOSI, OUTPUT);
    209a:	8b e0       	ldi	r24, 0x0B	; 11
    209c:	61 e0       	ldi	r22, 0x01	; 1
    209e:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  pinMode(PIN_SPI_MISO, INPUT_PULLUP);
    20a2:	8c e0       	ldi	r24, 0x0C	; 12
    20a4:	62 e0       	ldi	r22, 0x02	; 2
    20a6:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>

  // If sharing SPI SCK with LED indicator then return this pin to being an output (retaining previous value).
  //if(LED_HEATCALL == PIN_SPI_SCK) { pinMode(LED_HEATCALL, OUTPUT); }
  }
    20aa:	08 95       	ret

000020ac <powerUpSPIIfDisabled()>:
// If SPI was disabled, power it up, enable it as master and with a sensible clock speed, etc, and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSPI() may be advisable.
bool powerUpSPIIfDisabled()
  {
  if(!(PRR & _BV(PRSPI))) { return(false); }
    20ac:	80 91 64 00 	lds	r24, 0x0064
    20b0:	82 fd       	sbrc	r24, 2
    20b2:	02 c0       	rjmp	.+4      	; 0x20b8 <powerUpSPIIfDisabled()+0xc>
    20b4:	80 e0       	ldi	r24, 0x00	; 0
    20b6:	08 95       	ret

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    20b8:	8a e0       	ldi	r24, 0x0A	; 10
    20ba:	61 e0       	ldi	r22, 0x01	; 1
    20bc:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    20c0:	2a 9a       	sbi	0x05, 2	; 5

  PRR &= ~_BV(PRSPI); // Enable SPI power.
    20c2:	80 91 64 00 	lds	r24, 0x0064
    20c6:	8b 7f       	andi	r24, 0xFB	; 251
    20c8:	80 93 64 00 	sts	0x0064, r24
  // Configure raw SPI to match better how it was used in PICAXE V0.09 code.
  // CPOL = 0, CPHA = 0
  // Enable SPI, set master mode, set speed.
  const uint8_t ENABLE_MASTER =  _BV(SPE) | _BV(MSTR);
#if F_CPU <= 2000000 // Needs minimum prescale (x2) with slow (<=2MHz) CPU clock.
  SPCR = ENABLE_MASTER; // 2x clock prescale for <=1MHz SPI clock from <=2MHz CPU clock (500kHz SPI @ 1MHz CPU).
    20cc:	80 e5       	ldi	r24, 0x50	; 80
    20ce:	8c bd       	out	0x2c, r24	; 44
  SPSR = _BV(SPI2X);
    20d0:	81 e0       	ldi	r24, 0x01	; 1
    20d2:	8d bd       	out	0x2d, r24	; 45
#else // Needs setting for fast (~16MHz) CPU clock.
  SPCR = _BV(SPR0) | ENABLE_MASTER; // 8x clock prescale for ~2MHz SPI clock from nominal ~16MHz CPU clock.
  SPSR = _BV(SPI2X);
#endif
  return(true);
  }
    20d4:	08 95       	ret

000020d6 <power_intermittent_peripherals_disable()>:
// Disable/remove power to intermittent peripherals.
// Switches the digital line to input with no pull-up(ie high-Z).
// There should be some sort of load to stop this floating.
void power_intermittent_peripherals_disable()
  {
  pinMode(IO_POWER_UP, INPUT);
    20d6:	87 e0       	ldi	r24, 0x07	; 7
    20d8:	60 e0       	ldi	r22, 0x00	; 0
    20da:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  }
    20de:	08 95       	ret

000020e0 <minimisePowerWithoutSleep()>:
// to ensure that nothing power-hungry is accidentally left on.
// Any module that may need to run all the time should not be turned off here.
// May be called from panic(), so do not be too clever.
// Does NOT attempt to power down the radio, eg in case that needs to be left in RX mode.
// Does NOT attempt to adjust serial power state.
void minimisePowerWithoutSleep()
    20e0:	0f 93       	push	r16
    20e2:	1f 93       	push	r17
  {
  // Disable the watchdog timer.
  wdt_disable();
    20e4:	88 e1       	ldi	r24, 0x18	; 24
    20e6:	0f b6       	in	r0, 0x3f	; 63
    20e8:	f8 94       	cli
    20ea:	80 93 60 00 	sts	0x0060, r24
    20ee:	10 92 60 00 	sts	0x0060, r1
    20f2:	0f be       	out	0x3f, r0	; 63
  
  // Ensure that external peripherals are powered down.
  power_intermittent_peripherals_disable();
    20f4:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <power_intermittent_peripherals_disable()>

  // Turn off analogue stuff that eats power.
  ADCSRA = 0; // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    20f8:	10 92 7a 00 	sts	0x007A, r1
  ACSR = (1<<ACD); // Disable the analog comparator.
    20fc:	80 e8       	ldi	r24, 0x80	; 128
    20fe:	80 bf       	out	0x30, r24	; 48
  DIDR0 = 0x3F; // Disable digital input buffers on all ADC0-ADC5 pins.
    2100:	8f e3       	ldi	r24, 0x3F	; 63
    2102:	80 93 7e 00 	sts	0x007E, r24
  DIDR1 = (1<<AIN1D)|(1<<AIN0D); // Disable digital input buffer on AIN1/0.
    2106:	83 e0       	ldi	r24, 0x03	; 3
    2108:	80 93 7f 00 	sts	0x007F, r24
  power_adc_disable();
    210c:	04 e6       	ldi	r16, 0x64	; 100
    210e:	10 e0       	ldi	r17, 0x00	; 0
    2110:	f8 01       	movw	r30, r16
    2112:	80 81       	ld	r24, Z
    2114:	81 60       	ori	r24, 0x01	; 1
    2116:	80 83       	st	Z, r24

  // Ensure that SPI is powered down.
  powerDownSPI();
    2118:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>

#ifdef DONT_USE_TIMER0
  power_timer0_disable();
#endif

  power_timer1_disable();
    211c:	f8 01       	movw	r30, r16
    211e:	80 81       	ld	r24, Z
    2120:	88 60       	ori	r24, 0x08	; 8
    2122:	80 83       	st	Z, r24

#ifndef WAKEUP_32768HZ_XTAL
  power_timer2_disable();
#endif
  }
    2124:	1f 91       	pop	r17
    2126:	0f 91       	pop	r16
    2128:	08 95       	ret

0000212a <powerUpTWIIfDisabled()>:
// If TWI (I2C) was disabled, power it up, do Wire.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownRWI() may be advisable.
bool powerUpTWIIfDisabled()
  {
  if(!(PRR & _BV(PRTWI))) { return(false); }
    212a:	80 91 64 00 	lds	r24, 0x0064
    212e:	87 fd       	sbrc	r24, 7
    2130:	02 c0       	rjmp	.+4      	; 0x2136 <powerUpTWIIfDisabled()+0xc>
    2132:	80 e0       	ldi	r24, 0x00	; 0
    2134:	08 95       	ret

  PRR &= ~_BV(PRTWI); // Enable TWI power.
    2136:	80 91 64 00 	lds	r24, 0x0064
    213a:	8f 77       	andi	r24, 0x7F	; 127
    213c:	80 93 64 00 	sts	0x0064, r24
  TWCR |= _BV(TWEN); // Enable TWI.
    2140:	80 91 bc 00 	lds	r24, 0x00BC
    2144:	84 60       	ori	r24, 0x04	; 4
    2146:	80 93 bc 00 	sts	0x00BC, r24
  Wire.begin(); // Set it going.
    214a:	86 e1       	ldi	r24, 0x16	; 22
    214c:	92 e0       	ldi	r25, 0x02	; 2
    214e:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <TwoWire::begin()>
  // TODO: reset TWBR and prescaler for our low CPU frequency     (TWBR = ((F_CPU / TWI_FREQ) - 16) / 2 gives -3!)
#if F_CPU <= 1000000
  TWBR = 0; // Implies SCL freq of F_CPU / (16 + 2 * TBWR * PRESC) = 62.5kHz @ F_CPU==1MHz and PRESC==1 (from Wire/TWI code).
    2152:	10 92 b8 00 	sts	0x00B8, r1
    2156:	81 e0       	ldi	r24, 0x01	; 1
#endif
  return(true);
  }
    2158:	08 95       	ret

0000215a <powerDownSerial()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    215a:	80 91 64 00 	lds	r24, 0x0064


// Flush any pending serial output and power it down if up.
void powerDownSerial()
  {
  if(_serialIsPoweredUp())
    215e:	81 fd       	sbrc	r24, 1
    2160:	08 c0       	rjmp	.+16     	; 0x2172 <powerDownSerial()+0x18>
    {
    // Flush serial output and shut down if apparently active.
    Serial.flush();
    2162:	88 e1       	ldi	r24, 0x18	; 24
    2164:	93 e0       	ldi	r25, 0x03	; 3
    2166:	0e 94 b1 28 	call	0x5162	; 0x5162 <HardwareSerial::flush()>
    //flushSerialHW();
    Serial.end();
    216a:	88 e1       	ldi	r24, 0x18	; 24
    216c:	93 e0       	ldi	r25, 0x03	; 3
    216e:	0e 94 f1 27 	call	0x4fe2	; 0x4fe2 <HardwareSerial::end()>
    }
  pinMode(PIN_SERIAL_RX, INPUT_PULLUP);
    2172:	80 e0       	ldi	r24, 0x00	; 0
    2174:	62 e0       	ldi	r22, 0x02	; 2
    2176:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  pinMode(PIN_SERIAL_TX, INPUT_PULLUP);
    217a:	81 e0       	ldi	r24, 0x01	; 1
    217c:	62 e0       	ldi	r22, 0x02	; 2
    217e:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  PRR |= _BV(PRUSART0); // Disable the UART module.
    2182:	80 91 64 00 	lds	r24, 0x0064
    2186:	82 60       	ori	r24, 0x02	; 2
    2188:	80 93 64 00 	sts	0x0064, r24
  }
    218c:	08 95       	ret

0000218e <sleepUntilSubCycleTime(unsigned char)>:
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle.
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
    218e:	0f 93       	push	r16
    2190:	1f 93       	push	r17
    2192:	cf 93       	push	r28
    2194:	df 93       	push	r29
    2196:	18 2f       	mov	r17, r24
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    2198:	07 e0       	ldi	r16, 0x07	; 7
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
  {
  for( ; ; )
    {
    const uint8_t now = getSubCycleTime();
    219a:	80 91 b2 00 	lds	r24, 0x00B2
    if(now == sleepUntil) { return(true); } // Done it!
    219e:	81 17       	cp	r24, r17
    21a0:	e1 f1       	breq	.+120    	; 0x221a <sleepUntilSubCycleTime(unsigned char)+0x8c>
    if(now > sleepUntil) { return(false); } // Too late...
    21a2:	18 17       	cp	r17, r24
    21a4:	10 f4       	brcc	.+4      	; 0x21aa <sleepUntilSubCycleTime(unsigned char)+0x1c>
    21a6:	80 e0       	ldi	r24, 0x00	; 0
    21a8:	39 c0       	rjmp	.+114    	; 0x221c <sleepUntilSubCycleTime(unsigned char)+0x8e>

    // Compute time left to sleep.
    // It is easy to sleep a bit more later if necessary, but oversleeping is bad.
    const uint8_t ticksLeft = sleepUntil - now;
    21aa:	21 2f       	mov	r18, r17
    21ac:	28 1b       	sub	r18, r24
    // Deal with shortest sleep specially to avoid missing target from overheads...
    if(1 == ticksLeft)
    21ae:	21 30       	cpi	r18, 0x01	; 1
    21b0:	19 f4       	brne	.+6      	; 0x21b8 <sleepUntilSubCycleTime(unsigned char)+0x2a>
      {
      // Take a very short sleep, less than half a tick,
      // eg as may be some way into this tick already.
      //burnHundredsOfCyclesProductively();
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
    21b2:	83 e1       	ldi	r24, 0x13	; 19
    21b4:	90 e0       	ldi	r25, 0x00	; 0
    21b6:	2e c0       	rjmp	.+92     	; 0x2214 <sleepUntilSubCycleTime(unsigned char)+0x86>
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    21b8:	20 9f       	mul	r18, r16
    21ba:	e0 01       	movw	r28, r0
    21bc:	11 24       	eor	r1, r1

    // If comfortably in the area of nap()s then use one of them for improved energy savings.
    // Allow for nap() to overrun a little as its timing can vary with temperature and supply voltage,
    // and the bulk of energy savings should still be available without pushing the timing to the wire.
    if(msLeft >= 20)
    21be:	c4 31       	cpi	r28, 0x14	; 20
    21c0:	d1 05       	cpc	r29, r1
    21c2:	70 f0       	brcs	.+28     	; 0x21e0 <sleepUntilSubCycleTime(unsigned char)+0x52>
      {
      if(msLeft >= 80)
    21c4:	c0 35       	cpi	r28, 0x50	; 80
    21c6:	d1 05       	cpc	r29, r1
    21c8:	38 f0       	brcs	.+14     	; 0x21d8 <sleepUntilSubCycleTime(unsigned char)+0x4a>
        {
        if(msLeft >= 333)
    21ca:	cd 54       	subi	r28, 0x4D	; 77
    21cc:	d1 40       	sbci	r29, 0x01	; 1
    21ce:	10 f0       	brcs	.+4      	; 0x21d4 <sleepUntilSubCycleTime(unsigned char)+0x46>
          {
          nap(WDTO_250MS); // Nominal 250ms sleep.
    21d0:	84 e0       	ldi	r24, 0x04	; 4
    21d2:	03 c0       	rjmp	.+6      	; 0x21da <sleepUntilSubCycleTime(unsigned char)+0x4c>
          continue;
          }
        nap(WDTO_60MS); // Nominal 60ms sleep.
    21d4:	82 e0       	ldi	r24, 0x02	; 2
    21d6:	01 c0       	rjmp	.+2      	; 0x21da <sleepUntilSubCycleTime(unsigned char)+0x4c>
        continue;
        }
      nap(WDTO_15MS); // Nominal 15ms sleep.
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    21de:	dd cf       	rjmp	.-70     	; 0x219a <sleepUntilSubCycleTime(unsigned char)+0xc>
    // Use low-power CPU sleep for residual time, but being very careful not to oversleep.
    // Aim to sleep somewhat under residual time, eg to allow for overheads, interrupts, and other slippages.
    // Assumed to be > 1 else would have been special-cased above.
    // Assumed to be << 1s else a nap() would have been used above.
#ifdef DEBUG
    if((msLeft < 2) || (msLeft > 1000)) { panic(); }
    21e0:	ce 01       	movw	r24, r28
    21e2:	02 97       	sbiw	r24, 0x02	; 2
    21e4:	87 5e       	subi	r24, 0xE7	; 231
    21e6:	93 40       	sbci	r25, 0x03	; 3
    21e8:	10 f0       	brcs	.+4      	; 0x21ee <sleepUntilSubCycleTime(unsigned char)+0x60>
    21ea:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
#endif
    sleepLowPowerLessThanMs(msLeft - 1);
    21ee:	9e 01       	movw	r18, r28
    21f0:	21 50       	subi	r18, 0x01	; 1
    21f2:	30 40       	sbci	r19, 0x00	; 0
    21f4:	40 e0       	ldi	r20, 0x00	; 0
    21f6:	50 e0       	ldi	r21, 0x00	; 0
    21f8:	da 01       	movw	r26, r20
    21fa:	c9 01       	movw	r24, r18
    21fc:	63 e0       	ldi	r22, 0x03	; 3
    21fe:	88 0f       	add	r24, r24
    2200:	99 1f       	adc	r25, r25
    2202:	aa 1f       	adc	r26, r26
    2204:	bb 1f       	adc	r27, r27
    2206:	6a 95       	dec	r22
    2208:	d1 f7       	brne	.-12     	; 0x21fe <sleepUntilSubCycleTime(unsigned char)+0x70>
    220a:	82 1b       	sub	r24, r18
    220c:	93 0b       	sbc	r25, r19
    220e:	a4 0b       	sbc	r26, r20
    2210:	b5 0b       	sbc	r27, r21
    2212:	02 97       	sbiw	r24, 0x02	; 2
    2214:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    2218:	c0 cf       	rjmp	.-128    	; 0x219a <sleepUntilSubCycleTime(unsigned char)+0xc>
    221a:	81 e0       	ldi	r24, 0x01	; 1
    }
  }
    221c:	df 91       	pop	r29
    221e:	cf 91       	pop	r28
    2220:	1f 91       	pop	r17
    2222:	0f 91       	pop	r16
    2224:	08 95       	ret

00002226 <burnHundredsOfCyclesProductivelyAndPoll()>:
// This may churn PRNGs or gather entropy for example.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
void burnHundredsOfCyclesProductivelyAndPoll()
  {
  if(pollIO()) { seedRNG8(cycleCountCPU(), 0, getSubCycleTime()); }
    2226:	80 e0       	ldi	r24, 0x00	; 0
    2228:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
    222c:	88 23       	and	r24, r24
    222e:	39 f0       	breq	.+14     	; 0x223e <burnHundredsOfCyclesProductivelyAndPoll()+0x18>
    2230:	86 b5       	in	r24, 0x26	; 38
    2232:	40 91 b2 00 	lds	r20, 0x00B2
    2236:	60 e0       	ldi	r22, 0x00	; 0
    2238:	0e 94 97 11 	call	0x232e	; 0x232e <seedRNG8(unsigned char, unsigned char, unsigned char)>
    223c:	08 95       	ret
  else { captureEntropy1(); }
    223e:	0e 94 31 10 	call	0x2062	; 0x2062 <captureEntropy1()>
    2242:	08 95       	ret

00002244 <flushSerialProductive()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    2244:	80 91 64 00 	lds	r24, 0x0064
// Assumes hundreds of CPU cycles available for each character queued for TX.
// Does not change CPU clock speed or disable or mess with USART0, though may poll it.
void flushSerialProductive()
  {
#if 1 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
    2248:	81 ff       	sbrs	r24, 1
    224a:	05 c0       	rjmp	.+10     	; 0x2256 <flushSerialProductive()+0x12>
    224c:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
    2250:	02 c0       	rjmp	.+4      	; 0x2256 <flushSerialProductive()+0x12>
#endif
  // Can productively spin here churning PRNGs or the like before the flush(), checking for the UART TX buffer to empty...
  // An occasional premature exit to flush() due to Serial interrupt handler interaction is benign, and indeed more grist to the mill.
  while(serialTXInProgress()) { burnHundredsOfCyclesProductivelyAndPoll(); }
    2252:	0e 94 13 11 	call	0x2226	; 0x2226 <burnHundredsOfCyclesProductivelyAndPoll()>
    2256:	80 91 c0 00 	lds	r24, 0x00C0
    225a:	85 ff       	sbrs	r24, 5
    225c:	fa cf       	rjmp	.-12     	; 0x2252 <flushSerialProductive()+0xe>
  Serial.flush(); // Wait for all output to have been sent.
    225e:	88 e1       	ldi	r24, 0x18	; 24
    2260:	93 e0       	ldi	r25, 0x03	; 3
    2262:	0e 94 b1 28 	call	0x5162	; 0x5162 <HardwareSerial::flush()>
  }
    2266:	08 95       	ret

00002268 <flushSerialSCTSensitive()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    2268:	80 91 64 00 	lds	r24, 0x0064
// Switches to flushSerialProductive() behaviour
// if in danger of overrunning a minor cycle while idling.
void flushSerialSCTSensitive()
  {
#if 1 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
    226c:	81 ff       	sbrs	r24, 1
    226e:	02 c0       	rjmp	.+4      	; 0x2274 <flushSerialSCTSensitive()+0xc>
    2270:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
#endif
#ifdef ENABLE_AVR_IDLE_MODE
  while(serialTXInProgress() && (getSubCycleTime() < GSCT_MAX - 2 - (20/SUBCYCLE_TICK_MS_RD)))
    2274:	80 91 c0 00 	lds	r24, 0x00C0
    2278:	85 fd       	sbrc	r24, 5
    227a:	0b c0       	rjmp	.+22     	; 0x2292 <flushSerialSCTSensitive()+0x2a>
    227c:	80 91 b2 00 	lds	r24, 0x00B2
    2280:	8b 3f       	cpi	r24, 0xFB	; 251
    2282:	38 f4       	brcc	.+14     	; 0x2292 <flushSerialSCTSensitive()+0x2a>
#ifdef ENABLE_AVR_IDLE_MODE
// Idle productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline idle30AndPoll() { idleCPU(WDTO_30MS); pollIO(true); }
    2284:	81 e0       	ldi	r24, 0x01	; 1
    2286:	0e 94 7b 0e 	call	0x1cf6	; 0x1cf6 <idleCPU(signed char)>
    228a:	81 e0       	ldi	r24, 0x01	; 1
    228c:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
    2290:	f1 cf       	rjmp	.-30     	; 0x2274 <flushSerialSCTSensitive()+0xc>
    {
    idle30AndPoll(); // Save much power by idling CPU, though everything else runs.
    }
#endif
  flushSerialProductive();
    2292:	0e 94 22 11 	call	0x2244	; 0x2244 <flushSerialProductive()>
  }
    2296:	08 95       	ret

00002298 <powerUpSerialIfDisabled()>:
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
  PRR |= _BV(PRADC); // Disable the ADC.
  }

// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    2298:	80 91 64 00 	lds	r24, 0x0064
// If serial was disabled, power it up, do Serial.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSerial() may be advisable.
bool powerUpSerialIfDisabled()
  {
  if(_serialIsPoweredUp()) { return(false); }
    229c:	81 fd       	sbrc	r24, 1
    229e:	02 c0       	rjmp	.+4      	; 0x22a4 <powerUpSerialIfDisabled()+0xc>
    22a0:	80 e0       	ldi	r24, 0x00	; 0
    22a2:	08 95       	ret
  PRR &= ~_BV(PRUSART0); // Enable the UART.
    22a4:	80 91 64 00 	lds	r24, 0x0064
    22a8:	8d 7f       	andi	r24, 0xFD	; 253
    22aa:	80 93 64 00 	sts	0x0064, r24
  Serial.begin(BAUD); // Set it going.
    22ae:	88 e1       	ldi	r24, 0x18	; 24
    22b0:	93 e0       	ldi	r25, 0x03	; 3
    22b2:	40 ec       	ldi	r20, 0xC0	; 192
    22b4:	52 e1       	ldi	r21, 0x12	; 18
    22b6:	60 e0       	ldi	r22, 0x00	; 0
    22b8:	70 e0       	ldi	r23, 0x00	; 0
    22ba:	0e 94 73 27 	call	0x4ee6	; 0x4ee6 <HardwareSerial::begin(unsigned long)>
    22be:	81 e0       	ldi	r24, 0x01	; 1
  return(true);
  }
    22c0:	08 95       	ret

000022c2 <power_intermittent_peripherals_enable(bool)>:
// Enable power to intermittent peripherals.
//   * waitUntilStable  wait long enough (and maybe test) for I/O power to become stable.
// Switches the digital line to high then output (to avoid ever *discharging* the output cap).
// Note that with 100nF cap, and 330R (or lower) resistor from the output pin,
// then 1ms delay should be plenty for the voltage on the cap to settle.
void power_intermittent_peripherals_enable(bool waitUntilStable)
    22c2:	1f 93       	push	r17
    22c4:	18 2f       	mov	r17, r24
  {
  digitalWrite(IO_POWER_UP, HIGH);
    22c6:	87 e0       	ldi	r24, 0x07	; 7
    22c8:	61 e0       	ldi	r22, 0x01	; 1
    22ca:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <digitalWrite>
  pinMode(IO_POWER_UP, OUTPUT);
    22ce:	87 e0       	ldi	r24, 0x07	; 7
    22d0:	61 e0       	ldi	r22, 0x01	; 1
    22d2:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
  // If requested, wait long enough that I/O peripheral power should be stable.
  // Wait in a relatively low-power way...
  if(waitUntilStable) { sleepLowPowerMs(1); }
    22d6:	11 23       	and	r17, r17
    22d8:	21 f0       	breq	.+8      	; 0x22e2 <power_intermittent_peripherals_enable(bool)+0x20>
    22da:	86 e0       	ldi	r24, 0x06	; 6
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  }
    22e2:	1f 91       	pop	r17
    22e4:	08 95       	ret

000022e6 <powerSetup()>:
// Call from setup() to turn off unused modules, set up timers and interrupts, etc.
// I/O pin setting is not done here.
void powerSetup()
  {
#ifdef DEBUG
  assert(DEFAULT_CPU_PRESCALE == clock_prescale_get()); // Verify that CPU prescaling is as expected.
    22e6:	80 91 61 00 	lds	r24, 0x0061
    22ea:	8f 70       	andi	r24, 0x0F	; 15
    22ec:	83 30       	cpi	r24, 0x03	; 3
    22ee:	11 f0       	breq	.+4      	; 0x22f4 <powerSetup()+0xe>
    22f0:	0e 94 c0 03 	call	0x780	; 0x780 <abort>
#endif

  // Do normal gentle switch off, including analogue module/control in correct order.
  minimisePowerWithoutSleep();
    22f4:	0e 94 70 10 	call	0x20e0	; 0x20e0 <minimisePowerWithoutSleep()>

  // Brutally force off all modules, then re-enable explicitly below any still needed.
  power_all_disable(); 
    22f8:	80 91 64 00 	lds	r24, 0x0064
    22fc:	8f 6e       	ori	r24, 0xEF	; 239
    22fe:	80 93 64 00 	sts	0x0064, r24

#ifndef DONT_USE_TIMER0
  power_timer0_enable(); // Turning timer 0 off messes up some standard Arduino support such as delay() and millis().
    2302:	80 91 64 00 	lds	r24, 0x0064
    2306:	8f 7d       	andi	r24, 0xDF	; 223
    2308:	80 93 64 00 	sts	0x0064, r24
#endif
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
    230c:	80 91 64 00 	lds	r24, 0x0064
    2310:	8f 7b       	andi	r24, 0xBF	; 191
    2312:	80 93 64 00 	sts	0x0064, r24
#ifdef WAKEUP_32768HZ_XTAL
static void timer2XtalIntSetup()
 {
  // Set up TIMER2 to wake CPU out of sleep regularly using external 32768Hz crystal.
  // See http://www.atmel.com/Images/doc2505.pdf
  TCCR2A = 0x00;
    2316:	10 92 b0 00 	sts	0x00B0, r1

#if defined(HALF_SECOND_RTC_SUPPORT)
  TCCR2B = (1<<CS22); // Set CLK/64 for overflow interrupt every 0.5s.
#elif defined(TWO_S_TICK_RTC_SUPPORT)
  TCCR2B = (1<<CS22)|(1<<CS21); // Set CLK/128 for overflow interrupt every 2s.
    231a:	86 e0       	ldi	r24, 0x06	; 6
    231c:	80 93 b1 00 	sts	0x00B1, r24
#else
  TCCR2B = (1<<CS22)|(1<<CS20); // Set CLK/128 for overflow interrupt every 1s.
#endif
  //TCCR2B = (1<<CS22)|(1<<CS21)|(1<<CS20); // Set CLK/1024 for overflow interrupt every 8s (slowest possible).

  ASSR = (1<<AS2); // Enable asynchronous operation.
    2320:	80 e2       	ldi	r24, 0x20	; 32
    2322:	80 93 b6 00 	sts	0x00B6, r24
  TIMSK2 = (1<<TOIE2); // Enable the timer 2 interrupt.
    2326:	81 e0       	ldi	r24, 0x01	; 1
    2328:	80 93 70 00 	sts	0x0070, r24
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
  timer2XtalIntSetup();
#endif
  }
    232c:	08 95       	ret

0000232e <seedRNG8(unsigned char, unsigned char, unsigned char)>:
//2 ADDs, one bit shift right , and one increment. Difficult or slow operations like multiply, etc 
//were avoided for maximum speed on ultra low power devices.
void seedRNG8(uint8_t s1, uint8_t s2, uint8_t s3) // Originally init_rng(s1,s2,s3) //Can also be used to seed the rng with more entropy during use.
  {
  //XOR new entropy into key state
  a ^=s1;
    232e:	20 91 b0 01 	lds	r18, 0x01B0
  b ^=s2;
    2332:	90 91 b1 01 	lds	r25, 0x01B1
    2336:	69 27       	eor	r22, r25
  c ^=s3;
    2338:	90 91 ae 01 	lds	r25, 0x01AE
    233c:	49 27       	eor	r20, r25
  x++;
    233e:	90 91 af 01 	lds	r25, 0x01AF
    2342:	9f 5f       	subi	r25, 0xFF	; 255
    2344:	90 93 af 01 	sts	0x01AF, r25
  a = (a^c^x);
    2348:	28 27       	eor	r18, r24
    234a:	24 27       	eor	r18, r20
    234c:	29 27       	eor	r18, r25
    234e:	20 93 b0 01 	sts	0x01B0, r18
  b = (b+a);
    2352:	62 0f       	add	r22, r18
    2354:	60 93 b1 01 	sts	0x01B1, r22
  c = ((c+(b>>1))^a);
    2358:	66 95       	lsr	r22
    235a:	64 0f       	add	r22, r20
    235c:	62 27       	eor	r22, r18
    235e:	60 93 ae 01 	sts	0x01AE, r22
  }
    2362:	08 95       	ret

00002364 <randRNG8()>:
//
uint8_t randRNG8() // Originally unsigned char randomize().
  {
  x++;               //x is incremented every round and is not affected by any other variable
    2364:	80 91 af 01 	lds	r24, 0x01AF
    2368:	8f 5f       	subi	r24, 0xFF	; 255
    236a:	80 93 af 01 	sts	0x01AF, r24
  a = (a^c^x);       //note the mix of addition and XOR
    236e:	20 91 ae 01 	lds	r18, 0x01AE
    2372:	90 91 b0 01 	lds	r25, 0x01B0
    2376:	92 27       	eor	r25, r18
    2378:	98 27       	eor	r25, r24
    237a:	90 93 b0 01 	sts	0x01B0, r25
  b = (b+a);         //And the use of very few instructions
    237e:	80 91 b1 01 	lds	r24, 0x01B1
    2382:	89 0f       	add	r24, r25
    2384:	80 93 b1 01 	sts	0x01B1, r24
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
    2388:	86 95       	lsr	r24
    238a:	82 0f       	add	r24, r18
    238c:	89 27       	eor	r24, r25
    238e:	80 93 ae 01 	sts	0x01AE, r24
  return(c);         //low order bits of other variables
  }
    2392:	08 95       	ret

00002394 <global constructors keyed to _Z8seedRNG8hhh>:
uint8_t randRNG8(); // Originally called 'randomize()'.
// RNG8 working state.
static uint8_t a, b, c;
// DHD20130603: avoid the hidden counter always starting at zero c/o some per-build state.
// Derived from linker-driven pointer base plus hash of compilation timestamp, with little run-time cost.
static uint8_t x = (uint8_t)(intptr_t) ((&c) + (uint8_t)((__TIME__[7] * 17) ^ (__TIME__[6]) ^ (__TIME__[4] << 11)));
    2394:	85 e1       	ldi	r24, 0x15	; 21
    2396:	92 e0       	ldi	r25, 0x02	; 2
    2398:	80 93 af 01 	sts	0x01AF, r24
  x++;               //x is incremented every round and is not affected by any other variable
  a = (a^c^x);       //note the mix of addition and XOR
  b = (b+a);         //And the use of very few instructions
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
  return(c);         //low order bits of other variables
  }
    239c:	08 95       	ret

0000239e <RFM22RXFIFO(unsigned char*, unsigned char)>:


// Put RFM22 into standby, attempt to read specified number of bytes from FIFO to buffer.
// Leaves RFM22 in low-power standby mode.
// Trailing bytes (more than were actually sent) undefined.
void RFM22RXFIFO(uint8_t *buf, const uint8_t bufSize)
    239e:	ff 92       	push	r15
    23a0:	0f 93       	push	r16
    23a2:	1f 93       	push	r17
    23a4:	18 2f       	mov	r17, r24
    23a6:	09 2f       	mov	r16, r25
    23a8:	f6 2e       	mov	r15, r22
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    23aa:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    23ae:	48 2f       	mov	r20, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    23b0:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23b2:	87 e8       	ldi	r24, 0x87	; 135
    23b4:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23b6:	0d b4       	in	r0, 0x2d	; 45
    23b8:	07 fe       	sbrs	r0, 7
    23ba:	fd cf       	rjmp	.-6      	; 0x23b6 <RFM22RXFIFO(unsigned char*, unsigned char)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23bc:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23be:	0d b4       	in	r0, 0x2d	; 45
    23c0:	07 fe       	sbrs	r0, 7
    23c2:	fd cf       	rjmp	.-6      	; 0x23be <RFM22RXFIFO(unsigned char*, unsigned char)+0x20>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    23c4:	2a 9a       	sbi	0x05, 2	; 5
  {
  const bool neededEnable = powerUpSPIIfDisabled();

  _RFM22ModeStandby();

  _RFM22_SELECT();
    23c6:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    23c8:	8f e7       	ldi	r24, 0x7F	; 127
    23ca:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23cc:	0d b4       	in	r0, 0x2d	; 45
    23ce:	07 fe       	sbrs	r0, 7
    23d0:	fd cf       	rjmp	.-6      	; 0x23cc <RFM22RXFIFO(unsigned char*, unsigned char)+0x2e>
  return(SPDR);
    23d2:	8e b5       	in	r24, 0x2e	; 46
    23d4:	81 2f       	mov	r24, r17
    23d6:	90 2f       	mov	r25, r16
    23d8:	9c 01       	movw	r18, r24
    23da:	f9 01       	movw	r30, r18
    23dc:	90 e0       	ldi	r25, 0x00	; 0
    23de:	07 c0       	rjmp	.+14     	; 0x23ee <RFM22RXFIFO(unsigned char*, unsigned char)+0x50>

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    23e0:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23e2:	0d b4       	in	r0, 0x2d	; 45
    23e4:	07 fe       	sbrs	r0, 7
    23e6:	fd cf       	rjmp	.-6      	; 0x23e2 <RFM22RXFIFO(unsigned char*, unsigned char)+0x44>
  return(SPDR);
    23e8:	8e b5       	in	r24, 0x2e	; 46

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    { buf[i] = _RFM22_io(0);  }
    23ea:	81 93       	st	Z+, r24
  _RFM22ModeStandby();

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    23ec:	9f 5f       	subi	r25, 0xFF	; 255
    23ee:	9f 15       	cp	r25, r15
    23f0:	b8 f3       	brcs	.-18     	; 0x23e0 <RFM22RXFIFO(unsigned char*, unsigned char)+0x42>
    { buf[i] = _RFM22_io(0);  }
  _RFM22_DESELECT();
    23f2:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    23f4:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    23f6:	88 e8       	ldi	r24, 0x88	; 136
    23f8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    23fa:	0d b4       	in	r0, 0x2d	; 45
    23fc:	07 fe       	sbrs	r0, 7
    23fe:	fd cf       	rjmp	.-6      	; 0x23fa <RFM22RXFIFO(unsigned char*, unsigned char)+0x5c>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2400:	83 e0       	ldi	r24, 0x03	; 3
    2402:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2404:	0d b4       	in	r0, 0x2d	; 45
    2406:	07 fe       	sbrs	r0, 7
    2408:	fd cf       	rjmp	.-6      	; 0x2404 <RFM22RXFIFO(unsigned char*, unsigned char)+0x66>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    240a:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    240c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    240e:	88 e8       	ldi	r24, 0x88	; 136
    2410:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2412:	0d b4       	in	r0, 0x2d	; 45
    2414:	07 fe       	sbrs	r0, 7
    2416:	fd cf       	rjmp	.-6      	; 0x2412 <RFM22RXFIFO(unsigned char*, unsigned char)+0x74>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2418:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    241a:	0d b4       	in	r0, 0x2d	; 45
    241c:	07 fe       	sbrs	r0, 7
    241e:	fd cf       	rjmp	.-6      	; 0x241a <RFM22RXFIFO(unsigned char*, unsigned char)+0x7c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2420:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2422:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2424:	85 e8       	ldi	r24, 0x85	; 133
    2426:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2428:	0d b4       	in	r0, 0x2d	; 45
    242a:	07 fe       	sbrs	r0, 7
    242c:	fd cf       	rjmp	.-6      	; 0x2428 <RFM22RXFIFO(unsigned char*, unsigned char)+0x8a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    242e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2430:	0d b4       	in	r0, 0x2d	; 45
    2432:	07 fe       	sbrs	r0, 7
    2434:	fd cf       	rjmp	.-6      	; 0x2430 <RFM22RXFIFO(unsigned char*, unsigned char)+0x92>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2436:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2438:	0d b4       	in	r0, 0x2d	; 45
    243a:	07 fe       	sbrs	r0, 7
    243c:	fd cf       	rjmp	.-6      	; 0x2438 <RFM22RXFIFO(unsigned char*, unsigned char)+0x9a>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    243e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    2440:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2442:	83 e8       	ldi	r24, 0x83	; 131
    2444:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2446:	0d b4       	in	r0, 0x2d	; 45
    2448:	07 fe       	sbrs	r0, 7
    244a:	fd cf       	rjmp	.-6      	; 0x2446 <RFM22RXFIFO(unsigned char*, unsigned char)+0xa8>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    244c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    244e:	0d b4       	in	r0, 0x2d	; 45
    2450:	07 fe       	sbrs	r0, 7
    2452:	fd cf       	rjmp	.-6      	; 0x244e <RFM22RXFIFO(unsigned char*, unsigned char)+0xb0>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2454:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2456:	0d b4       	in	r0, 0x2d	; 45
    2458:	07 fe       	sbrs	r0, 7
    245a:	fd cf       	rjmp	.-6      	; 0x2456 <RFM22RXFIFO(unsigned char*, unsigned char)+0xb8>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    245c:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();  
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)

  if(neededEnable) { powerDownSPI(); }
    245e:	44 23       	and	r20, r20
    2460:	11 f0       	breq	.+4      	; 0x2466 <RFM22RXFIFO(unsigned char*, unsigned char)+0xc8>
    2462:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  }
    2466:	1f 91       	pop	r17
    2468:	0f 91       	pop	r16
    246a:	ff 90       	pop	r15
    246c:	08 95       	ret

0000246e <RFM22SetUpRX(unsigned char, bool, bool)>:
  _RFM22_DESELECT();
  if(neededEnable) { powerDownSPI(); }
  }

// Put RFM22 into RX mode with given RX FIFO 'nearly-full' threshold and optional interrupts enabled.
void RFM22SetUpRX(const uint8_t nearlyFullThreshold, const bool syncInt, const bool dataInt)
    246e:	ff 92       	push	r15
    2470:	0f 93       	push	r16
    2472:	1f 93       	push	r17
    2474:	18 2f       	mov	r17, r24
    2476:	f6 2e       	mov	r15, r22
    2478:	04 2f       	mov	r16, r20
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    247a:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    247e:	28 2f       	mov	r18, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2480:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2482:	88 e8       	ldi	r24, 0x88	; 136
    2484:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2486:	0d b4       	in	r0, 0x2d	; 45
    2488:	07 fe       	sbrs	r0, 7
    248a:	fd cf       	rjmp	.-6      	; 0x2486 <RFM22SetUpRX(unsigned char, bool, bool)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    248c:	83 e0       	ldi	r24, 0x03	; 3
    248e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2490:	0d b4       	in	r0, 0x2d	; 45
    2492:	07 fe       	sbrs	r0, 7
    2494:	fd cf       	rjmp	.-6      	; 0x2490 <RFM22SetUpRX(unsigned char, bool, bool)+0x22>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2496:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2498:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    249a:	88 e8       	ldi	r24, 0x88	; 136
    249c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    249e:	0d b4       	in	r0, 0x2d	; 45
    24a0:	07 fe       	sbrs	r0, 7
    24a2:	fd cf       	rjmp	.-6      	; 0x249e <RFM22SetUpRX(unsigned char, bool, bool)+0x30>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24a4:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24a6:	0d b4       	in	r0, 0x2d	; 45
    24a8:	07 fe       	sbrs	r0, 7
    24aa:	fd cf       	rjmp	.-6      	; 0x24a6 <RFM22SetUpRX(unsigned char, bool, bool)+0x38>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    24ac:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24ae:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24b0:	8e ef       	ldi	r24, 0xFE	; 254
    24b2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24b4:	0d b4       	in	r0, 0x2d	; 45
    24b6:	07 fe       	sbrs	r0, 7
    24b8:	fd cf       	rjmp	.-6      	; 0x24b4 <RFM22SetUpRX(unsigned char, bool, bool)+0x46>
  // Clear RX and TX FIFOs.
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 3); // FFCLRTX | FFCLRTX
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 0);

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));
    24ba:	81 2f       	mov	r24, r17
    24bc:	10 34       	cpi	r17, 0x40	; 64
    24be:	08 f0       	brcs	.+2      	; 0x24c2 <RFM22SetUpRX(unsigned char, bool, bool)+0x54>
    24c0:	8f e3       	ldi	r24, 0x3F	; 63

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24c2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24c4:	0d b4       	in	r0, 0x2d	; 45
    24c6:	07 fe       	sbrs	r0, 7
    24c8:	fd cf       	rjmp	.-6      	; 0x24c4 <RFM22SetUpRX(unsigned char, bool, bool)+0x56>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    24ca:	2a 9a       	sbi	0x05, 2	; 5

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
    24cc:	00 23       	and	r16, r16
    24ce:	11 f4       	brne	.+4      	; 0x24d4 <RFM22SetUpRX(unsigned char, bool, bool)+0x66>
    24d0:	90 e0       	ldi	r25, 0x00	; 0
    24d2:	01 c0       	rjmp	.+2      	; 0x24d6 <RFM22SetUpRX(unsigned char, bool, bool)+0x68>
    24d4:	90 e1       	ldi	r25, 0x10	; 16

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24d6:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24d8:	85 e8       	ldi	r24, 0x85	; 133
    24da:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24dc:	0d b4       	in	r0, 0x2d	; 45
    24de:	07 fe       	sbrs	r0, 7
    24e0:	fd cf       	rjmp	.-6      	; 0x24dc <RFM22SetUpRX(unsigned char, bool, bool)+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24e2:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24e4:	0d b4       	in	r0, 0x2d	; 45
    24e6:	07 fe       	sbrs	r0, 7
    24e8:	fd cf       	rjmp	.-6      	; 0x24e4 <RFM22SetUpRX(unsigned char, bool, bool)+0x76>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    24ea:	2a 9a       	sbi	0x05, 2	; 5
  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, (syncInt?0x80:0)); // enswdet: Enable Sync Word Detected.
    24ec:	ff 20       	and	r15, r15
    24ee:	11 f4       	brne	.+4      	; 0x24f4 <RFM22SetUpRX(unsigned char, bool, bool)+0x86>
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	01 c0       	rjmp	.+2      	; 0x24f6 <RFM22SetUpRX(unsigned char, bool, bool)+0x88>
    24f4:	90 e8       	ldi	r25, 0x80	; 128

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    24f6:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    24f8:	86 e8       	ldi	r24, 0x86	; 134
    24fa:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    24fc:	0d b4       	in	r0, 0x2d	; 45
    24fe:	07 fe       	sbrs	r0, 7
    2500:	fd cf       	rjmp	.-6      	; 0x24fc <RFM22SetUpRX(unsigned char, bool, bool)+0x8e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2502:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2504:	0d b4       	in	r0, 0x2d	; 45
    2506:	07 fe       	sbrs	r0, 7
    2508:	fd cf       	rjmp	.-6      	; 0x2504 <RFM22SetUpRX(unsigned char, bool, bool)+0x96>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    250a:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    250c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    250e:	83 e8       	ldi	r24, 0x83	; 131
    2510:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2512:	0d b4       	in	r0, 0x2d	; 45
    2514:	07 fe       	sbrs	r0, 7
    2516:	fd cf       	rjmp	.-6      	; 0x2512 <RFM22SetUpRX(unsigned char, bool, bool)+0xa4>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2518:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    251a:	0d b4       	in	r0, 0x2d	; 45
    251c:	07 fe       	sbrs	r0, 7
    251e:	fd cf       	rjmp	.-6      	; 0x251a <RFM22SetUpRX(unsigned char, bool, bool)+0xac>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2520:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2522:	0d b4       	in	r0, 0x2d	; 45
    2524:	07 fe       	sbrs	r0, 7
    2526:	fd cf       	rjmp	.-6      	; 0x2522 <RFM22SetUpRX(unsigned char, bool, bool)+0xb4>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    2528:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    252a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    252c:	87 e8       	ldi	r24, 0x87	; 135
    252e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2530:	0d b4       	in	r0, 0x2d	; 45
    2532:	07 fe       	sbrs	r0, 7
    2534:	fd cf       	rjmp	.-6      	; 0x2530 <RFM22SetUpRX(unsigned char, bool, bool)+0xc2>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2536:	85 e0       	ldi	r24, 0x05	; 5
    2538:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    253a:	0d b4       	in	r0, 0x2d	; 45
    253c:	07 fe       	sbrs	r0, 7
    253e:	fd cf       	rjmp	.-6      	; 0x253a <RFM22SetUpRX(unsigned char, bool, bool)+0xcc>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2540:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22ClearInterrupts();

  // Start listening.
  _RFM22ModeRX();
  
  if(neededEnable) { powerDownSPI(); }
    2542:	22 23       	and	r18, r18
    2544:	11 f0       	breq	.+4      	; 0x254a <RFM22SetUpRX(unsigned char, bool, bool)+0xdc>
    2546:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  }
    254a:	1f 91       	pop	r17
    254c:	0f 91       	pop	r16
    254e:	ff 90       	pop	r15
    2550:	08 95       	ret

00002552 <RFM22QueueCmdToFF(unsigned char*)>:

// Clears the RFM22 TX FIFO and queues up ready to send via the TXFIFO the 0xff-terminated bytes starting at bptr.
// This routine does not change the command area.
// This uses an efficient burst write.
// For DEBUG can abort after (over-)filling the 64-byte FIFO at no extra cost with a check before spinning waiting for SPI byte to be sent.
void RFM22QueueCmdToFF(uint8_t *bptr)
    2552:	cf 93       	push	r28
    2554:	df 93       	push	r29
    2556:	ec 01       	movw	r28, r24
  {
#if 0 && defined(DEBUG)
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); } 
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
    2558:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    255c:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    255e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2560:	88 e8       	ldi	r24, 0x88	; 136
    2562:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2564:	0d b4       	in	r0, 0x2d	; 45
    2566:	07 fe       	sbrs	r0, 7
    2568:	fd cf       	rjmp	.-6      	; 0x2564 <RFM22QueueCmdToFF(unsigned char*)+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    256e:	0d b4       	in	r0, 0x2d	; 45
    2570:	07 fe       	sbrs	r0, 7
    2572:	fd cf       	rjmp	.-6      	; 0x256e <RFM22QueueCmdToFF(unsigned char*)+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2574:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2576:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2578:	88 e8       	ldi	r24, 0x88	; 136
    257a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    257c:	0d b4       	in	r0, 0x2d	; 45
    257e:	07 fe       	sbrs	r0, 7
    2580:	fd cf       	rjmp	.-6      	; 0x257c <RFM22QueueCmdToFF(unsigned char*)+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2582:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2584:	0d b4       	in	r0, 0x2d	; 45
    2586:	07 fe       	sbrs	r0, 7
    2588:	fd cf       	rjmp	.-6      	; 0x2584 <RFM22QueueCmdToFF(unsigned char*)+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    258a:	2a 9a       	sbi	0x05, 2	; 5
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); } 
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
  // Clear the TX FIFO.
  _RFM22ClearTXFIFO();
  _RFM22_SELECT();
    258c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    258e:	8f ef       	ldi	r24, 0xFF	; 255
    2590:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2592:	0d b4       	in	r0, 0x2d	; 45
    2594:	07 fe       	sbrs	r0, 7
    2596:	fd cf       	rjmp	.-6      	; 0x2592 <RFM22QueueCmdToFF(unsigned char*)+0x40>
    2598:	04 c0       	rjmp	.+8      	; 0x25a2 <RFM22QueueCmdToFF(unsigned char*)+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    259a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    259c:	0d b4       	in	r0, 0x2d	; 45
    259e:	07 fe       	sbrs	r0, 7
    25a0:	fd cf       	rjmp	.-6      	; 0x259c <RFM22QueueCmdToFF(unsigned char*)+0x4a>
    SPDR = val;
    if(--i < 0) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer unterminated"); panic(); }
    while (!(SPSR & _BV(SPIF))) { }
    }
#else
  while((uint8_t)0xff != (val = *bptr++)) { _RFM22_wr(val); }
    25a2:	89 91       	ld	r24, Y+
    25a4:	8f 3f       	cpi	r24, 0xFF	; 255
    25a6:	c9 f7       	brne	.-14     	; 0x259a <RFM22QueueCmdToFF(unsigned char*)+0x48>
#endif
  _RFM22_DESELECT();
    25a8:	2a 9a       	sbi	0x05, 2	; 5
  if(neededEnable) { powerDownSPI(); }
    25aa:	99 23       	and	r25, r25
    25ac:	11 f0       	breq	.+4      	; 0x25b2 <RFM22QueueCmdToFF(unsigned char*)+0x60>
    25ae:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  }
    25b2:	df 91       	pop	r29
    25b4:	cf 91       	pop	r28
    25b6:	08 95       	ret

000025b8 <RFM22RegisterBlockSetup(unsigned char const (*) [2])>:


// Configure the radio from a list of register/value pairs in readonly PROGMEM/Flash, terminating with an 0xff register value.
// NOTE: argument is not a pointer into SRAM, it is into PROGMEM!
// Could optimise case where multiple values are for successive RFM22 registers by using burst write.
void RFM22RegisterBlockSetup(const uint8_t registerValues[][2])
    25b8:	cf 93       	push	r28
    25ba:	df 93       	push	r29
    25bc:	ec 01       	movw	r28, r24
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    25be:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
  for( ; ; )
    {
    const uint8_t reg = pgm_read_byte(&(registerValues[0][0]));
    25c2:	fe 01       	movw	r30, r28
    25c4:	94 91       	lpm	r25, Z+
    const uint8_t val = pgm_read_byte(&(registerValues[0][1]));
    25c6:	21 96       	adiw	r28, 0x01	; 1
    25c8:	fe 01       	movw	r30, r28
    25ca:	24 91       	lpm	r18, Z+
    25cc:	21 97       	sbiw	r28, 0x01	; 1
    if(0xff == reg) { break; }
    25ce:	9f 3f       	cpi	r25, 0xFF	; 255
    25d0:	69 f0       	breq	.+26     	; 0x25ec <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x34>

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    25d2:	2a 98       	cbi	0x05, 2	; 5
  _RFM22_wr(addr | 0x80); // Force to write.
    25d4:	90 68       	ori	r25, 0x80	; 128

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    25d6:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25d8:	0d b4       	in	r0, 0x2d	; 45
    25da:	07 fe       	sbrs	r0, 7
    25dc:	fd cf       	rjmp	.-6      	; 0x25d8 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x20>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    25de:	2e bd       	out	0x2e, r18	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    25e0:	0d b4       	in	r0, 0x2d	; 45
    25e2:	07 fe       	sbrs	r0, 7
    25e4:	fd cf       	rjmp	.-6      	; 0x25e0 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x28>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    25e6:	2a 9a       	sbi	0x05, 2	; 5
    DEBUG_SERIAL_PRINT_FLASHSTRING(" = 0x");
    DEBUG_SERIAL_PRINTFMT(val, HEX);
    DEBUG_SERIAL_PRINTLN();
#endif
    _RFM22WriteReg8Bit(reg, val);
    ++registerValues;
    25e8:	22 96       	adiw	r28, 0x02	; 2
    25ea:	eb cf       	rjmp	.-42     	; 0x25c2 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0xa>
    }
  if(neededEnable) { powerDownSPI(); }
    25ec:	88 23       	and	r24, r24
    25ee:	11 f0       	breq	.+4      	; 0x25f4 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x3c>
    25f0:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  }
    25f4:	df 91       	pop	r29
    25f6:	cf 91       	pop	r28
    25f8:	08 95       	ret

000025fa <RFM22PowerOnInit()>:
void RFM22PowerOnInit()
  {
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22 reset...");
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
    25fa:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    25fe:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2600:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2602:	87 e8       	ldi	r24, 0x87	; 135
    2604:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2606:	0d b4       	in	r0, 0x2d	; 45
    2608:	07 fe       	sbrs	r0, 7
    260a:	fd cf       	rjmp	.-6      	; 0x2606 <RFM22PowerOnInit()+0xc>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    260c:	80 e8       	ldi	r24, 0x80	; 128
    260e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2610:	0d b4       	in	r0, 0x2d	; 45
    2612:	07 fe       	sbrs	r0, 7
    2614:	fd cf       	rjmp	.-6      	; 0x2610 <RFM22PowerOnInit()+0x16>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2616:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2618:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    261a:	87 e8       	ldi	r24, 0x87	; 135
    261c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    261e:	0d b4       	in	r0, 0x2d	; 45
    2620:	07 fe       	sbrs	r0, 7
    2622:	fd cf       	rjmp	.-6      	; 0x261e <RFM22PowerOnInit()+0x24>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2624:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2626:	0d b4       	in	r0, 0x2d	; 45
    2628:	07 fe       	sbrs	r0, 7
    262a:	fd cf       	rjmp	.-6      	; 0x2626 <RFM22PowerOnInit()+0x2c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    262c:	2a 9a       	sbi	0x05, 2	; 5
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22 reset...");
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL1, RFM22REG_OP_CTRL1_SWRES);
  _RFM22ModeStandby();
  if(neededEnable) { powerDownSPI(); }
    262e:	99 23       	and	r25, r25
    2630:	11 f0       	breq	.+4      	; 0x2636 <RFM22PowerOnInit()+0x3c>
    2632:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
    2636:	08 95       	ret

00002638 <RFM22ReadStatusBoth()>:
  }

// Read status (both registers) and clear interrupts.
// Status register 1 is returned in the top 8 bits, register 2 in the bottom 8 bits.
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
    2638:	0f 93       	push	r16
    263a:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    263c:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    2640:	98 2f       	mov	r25, r24

// Read from 16-bit big-endian register pair.
// The result has the first (lower-numbered) register in the most significant byte.
static uint16_t _RFM22ReadReg16Bit(const uint8_t addr)
{
  _RFM22_SELECT();
    2642:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2644:	83 e0       	ldi	r24, 0x03	; 3
    2646:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2648:	0d b4       	in	r0, 0x2d	; 45
    264a:	07 fe       	sbrs	r0, 7
    264c:	fd cf       	rjmp	.-6      	; 0x2648 <RFM22ReadStatusBoth()+0x10>
  return(SPDR);
    264e:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2650:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2652:	0d b4       	in	r0, 0x2d	; 45
    2654:	07 fe       	sbrs	r0, 7
    2656:	fd cf       	rjmp	.-6      	; 0x2652 <RFM22ReadStatusBoth()+0x1a>
  return(SPDR);
    2658:	0e b5       	in	r16, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    265a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    265c:	0d b4       	in	r0, 0x2d	; 45
    265e:	07 fe       	sbrs	r0, 7
    2660:	fd cf       	rjmp	.-6      	; 0x265c <RFM22ReadStatusBoth()+0x24>
  return(SPDR);
    2662:	1e b5       	in	r17, 0x2e	; 46
{
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  uint16_t result = ((uint16_t)_RFM22_io(0)) << 8;
  result |= ((uint16_t)_RFM22_io(0));
  _RFM22_DESELECT();
    2664:	2a 9a       	sbi	0x05, 2	; 5
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  const uint16_t result = _RFM22ReadReg16Bit(RFM22REG_INT_STATUS1);
  if(neededEnable) { powerDownSPI(); }
    2666:	99 23       	and	r25, r25
    2668:	11 f0       	breq	.+4      	; 0x266e <RFM22ReadStatusBoth()+0x36>
    266a:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
    266e:	90 2f       	mov	r25, r16
    2670:	80 e0       	ldi	r24, 0x00	; 0
    2672:	21 2f       	mov	r18, r17
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	28 2b       	or	r18, r24
    2678:	39 2b       	or	r19, r25
  return(result);
  }
    267a:	c9 01       	movw	r24, r18
    267c:	1f 91       	pop	r17
    267e:	0f 91       	pop	r16
    2680:	08 95       	ret

00002682 <RFM22ModeStandbyAndClearState()>:
// Enter standby mode (consume least possible power but retain register contents).
// FIFO state and pending interrupts are cleared.
// Typical consumption in standby 450nA (cf 15nA when shut down, 8.5mA TUNE, 18--80mA RX/TX).
void RFM22ModeStandbyAndClearState()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    2682:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    2686:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2688:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    268a:	87 e8       	ldi	r24, 0x87	; 135
    268c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    268e:	0d b4       	in	r0, 0x2d	; 45
    2690:	07 fe       	sbrs	r0, 7
    2692:	fd cf       	rjmp	.-6      	; 0x268e <RFM22ModeStandbyAndClearState()+0xc>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2694:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2696:	0d b4       	in	r0, 0x2d	; 45
    2698:	07 fe       	sbrs	r0, 7
    269a:	fd cf       	rjmp	.-6      	; 0x2696 <RFM22ModeStandbyAndClearState()+0x14>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    269c:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    269e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26a0:	88 e8       	ldi	r24, 0x88	; 136
    26a2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26a4:	0d b4       	in	r0, 0x2d	; 45
    26a6:	07 fe       	sbrs	r0, 7
    26a8:	fd cf       	rjmp	.-6      	; 0x26a4 <RFM22ModeStandbyAndClearState()+0x22>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26aa:	83 e0       	ldi	r24, 0x03	; 3
    26ac:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26ae:	0d b4       	in	r0, 0x2d	; 45
    26b0:	07 fe       	sbrs	r0, 7
    26b2:	fd cf       	rjmp	.-6      	; 0x26ae <RFM22ModeStandbyAndClearState()+0x2c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    26b4:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    26b6:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26b8:	88 e8       	ldi	r24, 0x88	; 136
    26ba:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26bc:	0d b4       	in	r0, 0x2d	; 45
    26be:	07 fe       	sbrs	r0, 7
    26c0:	fd cf       	rjmp	.-6      	; 0x26bc <RFM22ModeStandbyAndClearState()+0x3a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26c2:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26c4:	0d b4       	in	r0, 0x2d	; 45
    26c6:	07 fe       	sbrs	r0, 7
    26c8:	fd cf       	rjmp	.-6      	; 0x26c4 <RFM22ModeStandbyAndClearState()+0x42>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    26ca:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    26cc:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26ce:	85 e8       	ldi	r24, 0x85	; 133
    26d0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26d2:	0d b4       	in	r0, 0x2d	; 45
    26d4:	07 fe       	sbrs	r0, 7
    26d6:	fd cf       	rjmp	.-6      	; 0x26d2 <RFM22ModeStandbyAndClearState()+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26d8:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26da:	0d b4       	in	r0, 0x2d	; 45
    26dc:	07 fe       	sbrs	r0, 7
    26de:	fd cf       	rjmp	.-6      	; 0x26da <RFM22ModeStandbyAndClearState()+0x58>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26e0:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26e2:	0d b4       	in	r0, 0x2d	; 45
    26e4:	07 fe       	sbrs	r0, 7
    26e6:	fd cf       	rjmp	.-6      	; 0x26e2 <RFM22ModeStandbyAndClearState()+0x60>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    26e8:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    26ea:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26ec:	83 e8       	ldi	r24, 0x83	; 131
    26ee:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26f0:	0d b4       	in	r0, 0x2d	; 45
    26f2:	07 fe       	sbrs	r0, 7
    26f4:	fd cf       	rjmp	.-6      	; 0x26f0 <RFM22ModeStandbyAndClearState()+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26f6:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    26f8:	0d b4       	in	r0, 0x2d	; 45
    26fa:	07 fe       	sbrs	r0, 7
    26fc:	fd cf       	rjmp	.-6      	; 0x26f8 <RFM22ModeStandbyAndClearState()+0x76>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    26fe:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2700:	0d b4       	in	r0, 0x2d	; 45
    2702:	07 fe       	sbrs	r0, 7
    2704:	fd cf       	rjmp	.-6      	; 0x2700 <RFM22ModeStandbyAndClearState()+0x7e>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    2706:	2a 9a       	sbi	0x05, 2	; 5
//  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, 0); // TODO: combine in burst write with previous...
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();  
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)
  if(neededEnable) { powerDownSPI(); }
    2708:	99 23       	and	r25, r25
    270a:	11 f0       	breq	.+4      	; 0x2710 <RFM22ModeStandbyAndClearState()+0x8e>
    270c:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
    2710:	08 95       	ret

00002712 <RFM22TXFIFO()>:

// Transmit contents of on-chip TX FIFO: caller should revert to low-power standby mode (etc) if required.
// Returns true if packet apparently sent correctly/fully.
// Does not clear TX FIFO (so possible to re-send immediately).
// Note: Reliability possibly helped by early move to 'tune' mode to work other than with default (4MHz) lowish PICAXE clock speeds.
bool RFM22TXFIFO()
    2712:	ff 92       	push	r15
    2714:	0f 93       	push	r16
    2716:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    2718:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    271c:	f8 2e       	mov	r15, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    271e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2720:	85 e8       	ldi	r24, 0x85	; 133
    2722:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2724:	0d b4       	in	r0, 0x2d	; 45
    2726:	07 fe       	sbrs	r0, 7
    2728:	fd cf       	rjmp	.-6      	; 0x2724 <RFM22TXFIFO()+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    272a:	84 e0       	ldi	r24, 0x04	; 4
    272c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    272e:	0d b4       	in	r0, 0x2d	; 45
    2730:	07 fe       	sbrs	r0, 7
    2732:	fd cf       	rjmp	.-6      	; 0x272e <RFM22TXFIFO()+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2734:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    2736:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2738:	86 e8       	ldi	r24, 0x86	; 134
    273a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    273c:	0d b4       	in	r0, 0x2d	; 45
    273e:	07 fe       	sbrs	r0, 7
    2740:	fd cf       	rjmp	.-6      	; 0x273c <RFM22TXFIFO()+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2742:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2744:	0d b4       	in	r0, 0x2d	; 45
    2746:	07 fe       	sbrs	r0, 7
    2748:	fd cf       	rjmp	.-6      	; 0x2744 <RFM22TXFIFO()+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    274a:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    274c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    274e:	83 e8       	ldi	r24, 0x83	; 131
    2750:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2752:	0d b4       	in	r0, 0x2d	; 45
    2754:	07 fe       	sbrs	r0, 7
    2756:	fd cf       	rjmp	.-6      	; 0x2752 <RFM22TXFIFO()+0x40>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2758:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    275a:	0d b4       	in	r0, 0x2d	; 45
    275c:	07 fe       	sbrs	r0, 7
    275e:	fd cf       	rjmp	.-6      	; 0x275a <RFM22TXFIFO()+0x48>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2760:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2762:	0d b4       	in	r0, 0x2d	; 45
    2764:	07 fe       	sbrs	r0, 7
    2766:	fd cf       	rjmp	.-6      	; 0x2762 <RFM22TXFIFO()+0x50>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    2768:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    276a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    276c:	87 e8       	ldi	r24, 0x87	; 135
    276e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2770:	0d b4       	in	r0, 0x2d	; 45
    2772:	07 fe       	sbrs	r0, 7
    2774:	fd cf       	rjmp	.-6      	; 0x2770 <RFM22TXFIFO()+0x5e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    2776:	89 e0       	ldi	r24, 0x09	; 9
    2778:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    277a:	0d b4       	in	r0, 0x2d	; 45
    277c:	07 fe       	sbrs	r0, 7
    277e:	fd cf       	rjmp	.-6      	; 0x277a <RFM22TXFIFO()+0x68>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    2780:	2a 9a       	sbi	0x05, 2	; 5
    2782:	18 e0       	ldi	r17, 0x08	; 8

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2784:	03 e0       	ldi	r16, 0x03	; 3
    2786:	13 c0       	rjmp	.+38     	; 0x27ae <RFM22TXFIFO()+0x9c>
  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    2788:	80 e0       	ldi	r24, 0x00	; 0
    278a:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    278e:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    2790:	0e bd       	out	0x2e, r16	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    2792:	0d b4       	in	r0, 0x2d	; 45
    2794:	07 fe       	sbrs	r0, 7
    2796:	fd cf       	rjmp	.-6      	; 0x2792 <RFM22TXFIFO()+0x80>
  return(SPDR);
    2798:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    279a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    279c:	0d b4       	in	r0, 0x2d	; 45
    279e:	07 fe       	sbrs	r0, 7
    27a0:	fd cf       	rjmp	.-6      	; 0x279c <RFM22TXFIFO()+0x8a>
  return(SPDR);
    27a2:	8e b5       	in	r24, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    27a4:	2a 9a       	sbi	0x05, 2	; 5
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    27a6:	82 ff       	sbrs	r24, 2
    27a8:	02 c0       	rjmp	.+4      	; 0x27ae <RFM22TXFIFO()+0x9c>
    27aa:	11 e0       	ldi	r17, 0x01	; 1
    27ac:	03 c0       	rjmp	.+6      	; 0x27b4 <RFM22TXFIFO()+0xa2>
  _RFM22ModeTX(); // Enable TX mode and transmit TX FIFO contents.

  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    27ae:	11 50       	subi	r17, 0x01	; 1
    27b0:	58 f7       	brcc	.-42     	; 0x2788 <RFM22TXFIFO()+0x76>
    27b2:	10 e0       	ldi	r17, 0x00	; 0
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    }

  if(neededEnable) { powerDownSPI(); }
    27b4:	ff 20       	and	r15, r15
    27b6:	11 f0       	breq	.+4      	; 0x27bc <RFM22TXFIFO()+0xaa>
    27b8:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  return(result);
  }
    27bc:	81 2f       	mov	r24, r17
    27be:	1f 91       	pop	r17
    27c0:	0f 91       	pop	r16
    27c2:	ff 90       	pop	r15
    27c4:	08 95       	ret

000027c6 <RFM22CheckConnected()>:
  _RFM22ModeStandby();
  if(neededEnable) { powerDownSPI(); }
  }

// Returns true iff RFM22 (or RFM23) appears to be correctly connected.
bool RFM22CheckConnected()
    27c6:	0f 93       	push	r16
    27c8:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    27ca:	0e 94 56 10 	call	0x20ac	; 0x20ac <powerUpSPIIfDisabled()>
    27ce:	08 2f       	mov	r16, r24

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    27d0:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    27d2:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    27d4:	0d b4       	in	r0, 0x2d	; 45
    27d6:	07 fe       	sbrs	r0, 7
    27d8:	fd cf       	rjmp	.-6      	; 0x27d4 <RFM22CheckConnected()+0xe>
  return(SPDR);
    27da:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    27dc:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    27de:	0d b4       	in	r0, 0x2d	; 45
    27e0:	07 fe       	sbrs	r0, 7
    27e2:	fd cf       	rjmp	.-6      	; 0x27de <RFM22CheckConnected()+0x18>
  return(SPDR);
    27e4:	1e b5       	in	r17, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    27e6:	2a 9a       	sbi	0x05, 2	; 5
bool RFM22CheckConnected()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    27e8:	18 30       	cpi	r17, 0x08	; 8
    27ea:	a1 f4       	brne	.+40     	; 0x2814 <RFM22CheckConnected()+0x4e>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    27ec:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    27ee:	81 e0       	ldi	r24, 0x01	; 1
    27f0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    27f2:	0d b4       	in	r0, 0x2d	; 45
    27f4:	07 fe       	sbrs	r0, 7
    27f6:	fd cf       	rjmp	.-6      	; 0x27f2 <RFM22CheckConnected()+0x2c>
  return(SPDR);
    27f8:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    27fa:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    27fc:	0d b4       	in	r0, 0x2d	; 45
    27fe:	07 fe       	sbrs	r0, 7
    2800:	fd cf       	rjmp	.-6      	; 0x27fc <RFM22CheckConnected()+0x36>
  return(SPDR);
    2802:	1e b5       	in	r17, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    2804:	2a 9a       	sbi	0x05, 2	; 5
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    {
    const uint8_t rVersion = _RFM22ReadReg8Bit(1);
    if(RFM22_SUPPORTED_DEVICE_VERSION == rVersion)
    2806:	16 30       	cpi	r17, 0x06	; 6
    2808:	11 f4       	brne	.+4      	; 0x280e <RFM22CheckConnected()+0x48>
    280a:	11 e0       	ldi	r17, 0x01	; 1
    280c:	10 c0       	rjmp	.+32     	; 0x282e <RFM22CheckConnected()+0x68>
      { isOK = true; }
#if 1 && defined(DEBUG)
    else
      {
      DEBUG_SERIAL_PRINT_FLASHSTRING("RFM22 bad version: ");
    280e:	86 e7       	ldi	r24, 0x76	; 118
    2810:	91 e0       	ldi	r25, 0x01	; 1
    2812:	02 c0       	rjmp	.+4      	; 0x2818 <RFM22CheckConnected()+0x52>
#endif
    }
#if 1 && defined(DEBUG)
  else
    {
    DEBUG_SERIAL_PRINT_FLASHSTRING("RFM22 bad type: ");
    2814:	85 e6       	ldi	r24, 0x65	; 101
    2816:	91 e0       	ldi	r25, 0x01	; 1
    2818:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
    DEBUG_SERIAL_PRINTFMT(rType, HEX);
    281c:	81 2f       	mov	r24, r17
    281e:	90 e0       	ldi	r25, 0x00	; 0
    2820:	60 e1       	ldi	r22, 0x10	; 16
    2822:	70 e0       	ldi	r23, 0x00	; 0
    2824:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
    DEBUG_SERIAL_PRINTLN();
    2828:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
    282c:	10 e0       	ldi	r17, 0x00	; 0
    }
#endif
  if(neededEnable) { powerDownSPI(); }
    282e:	00 23       	and	r16, r16
    2830:	11 f0       	breq	.+4      	; 0x2836 <RFM22CheckConnected()+0x70>
    2832:	0e 94 3c 10 	call	0x2078	; 0x2078 <powerDownSPI()>
  return(isOK);
  }
    2836:	81 2f       	mov	r24, r17
    2838:	1f 91       	pop	r17
    283a:	0f 91       	pop	r16
    283c:	08 95       	ret

0000283e <eeprom_read_byte>:


/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
    283e:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    2840:	f9 99       	sbic	0x1f, 1	; 31
    2842:	fe cf       	rjmp	.-4      	; 0x2840 <eeprom_read_byte+0x2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2844:	32 bd       	out	0x22, r19	; 34
    2846:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2848:	f8 9a       	sbi	0x1f, 0	; 31
    284a:	80 b5       	in	r24, 0x20	; 32
    return __result;
}
    284c:	08 95       	ret

0000284e <eeprom_write_byte>:
}

/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
    284e:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    2850:	f9 99       	sbic	0x1f, 1	; 31
    2852:	fe cf       	rjmp	.-4      	; 0x2850 <eeprom_write_byte+0x2>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2854:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2856:	32 bd       	out	0x22, r19	; 34
    2858:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    285a:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    285c:	0f b6       	in	r0, 0x3f	; 63
    285e:	f8 94       	cli
    2860:	fa 9a       	sbi	0x1f, 2	; 31
    2862:	f9 9a       	sbi	0x1f, 1	; 31
    2864:	0f be       	out	0x3f, r0	; 63
}
    2866:	08 95       	ret

00002868 <getMinutesSinceMidnightLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    2868:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    286a:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    286c:	20 91 b3 01 	lds	r18, 0x01B3
    2870:	30 91 b4 01 	lds	r19, 0x01B4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2874:	8f bf       	out	0x3f, r24	; 63
  return(result);
  }
    2876:	c9 01       	movw	r24, r18
    2878:	08 95       	ret

0000287a <getMinutesLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    287a:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    287c:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    287e:	80 91 b3 01 	lds	r24, 0x01B3
    2882:	90 91 b4 01 	lds	r25, 0x01B4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2886:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    2888:	6c e3       	ldi	r22, 0x3C	; 60
    288a:	70 e0       	ldi	r23, 0x00	; 0
    288c:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
  return(result);
  }
#endif

// Get local time minutes from RTC [0,59].
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }
    2890:	08 95       	ret

00002892 <getHoursLT()>:
// Preserves interrupt state.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    2892:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2894:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    2896:	80 91 b3 01 	lds	r24, 0x01B3
    289a:	90 91 b4 01 	lds	r25, 0x01B4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    289e:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    28a0:	6c e3       	ldi	r22, 0x3C	; 60
    28a2:	70 e0       	ldi	r23, 0x00	; 0
    28a4:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    28a8:	86 2f       	mov	r24, r22

// Get local time minutes from RTC [0,59].
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }

// Get local time hours from RTC [0,23].
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }
    28aa:	08 95       	ret

000028ac <restoreRTC()>:

// Restore software RTC information from non-volatile (EEPROM) store, if possible.
// Returns true if the persisted data seemed valid and was restored, in full or part.
// To void on average using 15/2 minutes at each reset/restart,
// this starts the internal time a little over half way into the restored 15-minute slot.
bool restoreRTC()
    28ac:	1f 93       	push	r17
  {
  uint8_t persistedValue;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    28ae:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    28b0:	f8 94       	cli
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    28b2:	88 e0       	ldi	r24, 0x08	; 8
    28b4:	90 e0       	ldi	r25, 0x00	; 0
    28b6:	6f e1       	ldi	r22, 0x1F	; 31
    28b8:	74 e1       	ldi	r23, 0x14	; 20
    28ba:	0e 94 28 04 	call	0x850	; 0x850 <__eerd_word>
    {
    // Restore the persisted days, though ignore if apparently unset (all 1s).
    const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
    if(days != (uint16_t)~0U) { _daysSince1999LT = days; }
    28be:	2f ef       	ldi	r18, 0xFF	; 255
    28c0:	8f 3f       	cpi	r24, 0xFF	; 255
    28c2:	92 07       	cpc	r25, r18
    28c4:	21 f0       	breq	.+8      	; 0x28ce <restoreRTC()+0x22>
    28c6:	90 93 b6 01 	sts	0x01B6, r25
    28ca:	80 93 b5 01 	sts	0x01B5, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    28ce:	f9 99       	sbic	0x1f, 1	; 31
    28d0:	fe cf       	rjmp	.-4      	; 0x28ce <restoreRTC()+0x22>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    28d2:	8a e0       	ldi	r24, 0x0A	; 10
    28d4:	90 e0       	ldi	r25, 0x00	; 0
    28d6:	92 bd       	out	0x22, r25	; 34
    28d8:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    28da:	f8 9a       	sbi	0x1f, 0	; 31
    28dc:	60 b5       	in	r22, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    28de:	1f bf       	out	0x3f, r17	; 63
    // Now recover persisted HH:MM value.
    persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    }

  // Abort if value clearly invalid, eg likely an unprogrammed (0xff) byte.
  if(persistedValue >= (24 << 3)) { return(false); }
    28e0:	60 3c       	cpi	r22, 0xC0	; 192
    28e2:	90 f5       	brcc	.+100    	; 0x2948 <restoreRTC()+0x9c>

  uint_least16_t minutesSinceMidnight = (persistedValue >> 3) * 60;
    28e4:	86 2f       	mov	r24, r22
    28e6:	90 e0       	ldi	r25, 0x00	; 0
    28e8:	23 e0       	ldi	r18, 0x03	; 3
    28ea:	95 95       	asr	r25
    28ec:	87 95       	ror	r24
    28ee:	2a 95       	dec	r18
    28f0:	e1 f7       	brne	.-8      	; 0x28ea <restoreRTC()+0x3e>
    28f2:	2c e3       	ldi	r18, 0x3C	; 60
    28f4:	30 e0       	ldi	r19, 0x00	; 0
    28f6:	82 9f       	mul	r24, r18
    28f8:	a0 01       	movw	r20, r0
    28fa:	83 9f       	mul	r24, r19
    28fc:	50 0d       	add	r21, r0
    28fe:	92 9f       	mul	r25, r18
    2900:	50 0d       	add	r21, r0
    2902:	11 24       	eor	r1, r1
  minutesSinceMidnight += 8; // Start just over half-way into one quantum to minimise average time lost on restart.
    2904:	9a 01       	movw	r18, r20
    2906:	28 5f       	subi	r18, 0xF8	; 248
    2908:	3f 4f       	sbci	r19, 0xFF	; 255
  const uint8_t lowBits = persistedValue & 7; // Extract quarter-hour bits.
  switch(lowBits)
    290a:	86 2f       	mov	r24, r22
    290c:	87 70       	andi	r24, 0x07	; 7
    290e:	81 30       	cpi	r24, 0x01	; 1
    2910:	59 f0       	breq	.+22     	; 0x2928 <restoreRTC()+0x7c>
    2912:	81 30       	cpi	r24, 0x01	; 1
    2914:	28 f0       	brcs	.+10     	; 0x2920 <restoreRTC()+0x74>
    2916:	83 30       	cpi	r24, 0x03	; 3
    2918:	59 f0       	breq	.+22     	; 0x2930 <restoreRTC()+0x84>
    291a:	87 30       	cpi	r24, 0x07	; 7
    291c:	a9 f4       	brne	.+42     	; 0x2948 <restoreRTC()+0x9c>
    291e:	0b c0       	rjmp	.+22     	; 0x2936 <restoreRTC()+0x8a>
    {
    case 0: minutesSinceMidnight += 45; break;
    2920:	9a 01       	movw	r18, r20
    2922:	2b 5c       	subi	r18, 0xCB	; 203
    2924:	3f 4f       	sbci	r19, 0xFF	; 255
    2926:	07 c0       	rjmp	.+14     	; 0x2936 <restoreRTC()+0x8a>
    case 1: minutesSinceMidnight += 30; break;
    2928:	9a 01       	movw	r18, r20
    292a:	2a 5d       	subi	r18, 0xDA	; 218
    292c:	3f 4f       	sbci	r19, 0xFF	; 255
    292e:	03 c0       	rjmp	.+6      	; 0x2936 <restoreRTC()+0x8a>
    case 3: minutesSinceMidnight += 15; break;
    2930:	9a 01       	movw	r18, r20
    2932:	29 5e       	subi	r18, 0xE9	; 233
    2934:	3f 4f       	sbci	r19, 0xFF	; 255
    default: return(false); // Invalid bit pattern: abort.
    }

  // Set the hours and minutes (atomically).
  // Deliberately leave the seconds unset to avoid units becoming too synchronised with one another, increasing TX collisions, etc.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2936:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2938:	f8 94       	cli
    { _minutesSinceMidnightLT = minutesSinceMidnight; }
    293a:	30 93 b4 01 	sts	0x01B4, r19
    293e:	20 93 b3 01 	sts	0x01B3, r18
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2942:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    2944:	81 e0       	ldi	r24, 0x01	; 1
    2946:	01 c0       	rjmp	.+2      	; 0x294a <restoreRTC()+0x9e>

  return(true);
    2948:	80 e0       	ldi	r24, 0x00	; 0
  }
    294a:	1f 91       	pop	r17
    294c:	08 95       	ret

0000294e <persistRTC()>:
// but enough to help avoid the clock slipping too much during (say) a battery change.
// There is no point calling this more than (say) once per minute,
// though it will simply return relatively quickly from redundant calls.
// The RTC data is stored so as not to wear out AVR EEPROM for at least several years.
// IMPLEMENTATION OF THIS AND THE eeprom_smart_xxx_byte() ROUTINES IS CRITICAL TO PERFORMANCE AND LONGEVITY.
void persistRTC()
    294e:	1f 93       	push	r17
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2950:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2952:	f8 94       	cli
    {
    uint8_t quarterHours = (_minutesSinceMidnightLT / 15);
    2954:	80 91 b3 01 	lds	r24, 0x01B3
    2958:	90 91 b4 01 	lds	r25, 0x01B4
    295c:	6f e0       	ldi	r22, 0x0F	; 15
    295e:	70 e0       	ldi	r23, 0x00	; 0
    2960:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    uint8_t targetByte = (quarterHours << 1) & ~7U; // Bit pattern now hhhhh000 where hhhhh is whole hours [0,23].
    2964:	46 2f       	mov	r20, r22
    2966:	44 0f       	add	r20, r20
    2968:	48 7f       	andi	r20, 0xF8	; 248
    switch(quarterHours & 3)
    296a:	70 e0       	ldi	r23, 0x00	; 0
    296c:	63 70       	andi	r22, 0x03	; 3
    296e:	70 70       	andi	r23, 0x00	; 0
    2970:	61 30       	cpi	r22, 0x01	; 1
    2972:	71 05       	cpc	r23, r1
    2974:	39 f0       	breq	.+14     	; 0x2984 <persistRTC()+0x36>
    2976:	62 30       	cpi	r22, 0x02	; 2
    2978:	71 05       	cpc	r23, r1
    297a:	31 f0       	breq	.+12     	; 0x2988 <persistRTC()+0x3a>
    297c:	67 2b       	or	r22, r23
    297e:	29 f4       	brne	.+10     	; 0x298a <persistRTC()+0x3c>
      {
      case 0: targetByte |= 7; break;
    2980:	47 60       	ori	r20, 0x07	; 7
    2982:	03 c0       	rjmp	.+6      	; 0x298a <persistRTC()+0x3c>
      case 1: targetByte |= 3; break;
    2984:	43 60       	ori	r20, 0x03	; 3
    2986:	01 c0       	rjmp	.+2      	; 0x298a <persistRTC()+0x3c>
      case 2: targetByte |= 1; break;
    2988:	41 60       	ori	r20, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    298a:	f9 99       	sbic	0x1f, 1	; 31
    298c:	fe cf       	rjmp	.-4      	; 0x298a <persistRTC()+0x3c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    298e:	8a e0       	ldi	r24, 0x0A	; 10
    2990:	90 e0       	ldi	r25, 0x00	; 0
    2992:	92 bd       	out	0x22, r25	; 34
    2994:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2996:	f8 9a       	sbi	0x1f, 0	; 31
    2998:	80 b5       	in	r24, 0x20	; 32
      }

    // Update if target HH:MM not already correct.
    const uint8_t persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    if(persistedValue != targetByte)
    299a:	84 17       	cp	r24, r20
    299c:	91 f1       	breq	.+100    	; 0x2a02 <persistRTC()+0xb4>
      {
      // Where it is not possible to get the target value just by setting bits to 0,
      // eg for a new hour (ie completely different hour to that in EEPROM and on roll to new hour),
      // then do a full erase/write...
      //if((0 == quarterHours) || ((persistedValue & 0xf8) != (targetByte & 0xf8)))
      if(targetByte != (persistedValue & targetByte))
    299e:	24 2f       	mov	r18, r20
    29a0:	30 e0       	ldi	r19, 0x00	; 0
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	82 23       	and	r24, r18
    29a6:	93 23       	and	r25, r19
    29a8:	28 17       	cp	r18, r24
    29aa:	39 07       	cpc	r19, r25
    29ac:	71 f0       	breq	.+28     	; 0x29ca <persistRTC()+0x7c>
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    29ae:	f9 99       	sbic	0x1f, 1	; 31
    29b0:	fe cf       	rjmp	.-4      	; 0x29ae <persistRTC()+0x60>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    29b2:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    29b4:	8a e0       	ldi	r24, 0x0A	; 10
    29b6:	90 e0       	ldi	r25, 0x00	; 0
    29b8:	92 bd       	out	0x22, r25	; 34
    29ba:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    29bc:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    29be:	0f b6       	in	r0, 0x3f	; 63
    29c0:	f8 94       	cli
    29c2:	fa 9a       	sbi	0x1f, 2	; 31
    29c4:	f9 9a       	sbi	0x1f, 1	; 31
    29c6:	0f be       	out	0x3f, r0	; 63
    29c8:	05 c0       	rjmp	.+10     	; 0x29d4 <persistRTC()+0x86>
        { eeprom_write_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
      // Else do a write without erase, typically clearing the quarter bits one at a time...
      else
        { eeprom_smart_clear_bits((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
    29ca:	8a e0       	ldi	r24, 0x0A	; 10
    29cc:	90 e0       	ldi	r25, 0x00	; 0
    29ce:	64 2f       	mov	r22, r20
    29d0:	0e 94 54 08 	call	0x10a8	; 0x10a8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    29d4:	88 e0       	ldi	r24, 0x08	; 8
    29d6:	90 e0       	ldi	r25, 0x00	; 0
    29d8:	6f e1       	ldi	r22, 0x1F	; 31
    29da:	74 e1       	ldi	r23, 0x14	; 20
    29dc:	0e 94 28 04 	call	0x850	; 0x850 <__eerd_word>

      // Also persist the current days if not up to date.
      const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
      if(days != _daysSince1999LT) { eeprom_write_word((uint16_t*)EE_START_RTC_DAY_PERSIST, _daysSince1999LT); }
    29e0:	20 91 b5 01 	lds	r18, 0x01B5
    29e4:	30 91 b6 01 	lds	r19, 0x01B6
    29e8:	82 17       	cp	r24, r18
    29ea:	93 07       	cpc	r25, r19
    29ec:	51 f0       	breq	.+20     	; 0x2a02 <persistRTC()+0xb4>
    29ee:	60 91 b5 01 	lds	r22, 0x01B5
    29f2:	70 91 b6 01 	lds	r23, 0x01B6
    Write a word \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_word (uint16_t *__p, uint16_t __value)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    __eewr_word (__p, __value, eeprom_write_byte);
    29f6:	88 e0       	ldi	r24, 0x08	; 8
    29f8:	90 e0       	ldi	r25, 0x00	; 0
    29fa:	47 e2       	ldi	r20, 0x27	; 39
    29fc:	54 e1       	ldi	r21, 0x14	; 20
    29fe:	0e 94 3e 04 	call	0x87c	; 0x87c <__eewr_word>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2a02:	1f bf       	out	0x3f, r17	; 63
      }
    }
  }
    2a04:	1f 91       	pop	r17
    2a06:	08 95       	ret

00002a08 <setHoursMinutesLT(int, int)>:
// Will ignore attempts to set bad values and return false in that case.
// Returns true if all OK and the time has been set.
// Does not attempt to set seconds.
// Thread/interrupt safe, but do not call this from an ISR.
// Will persist time to survive reset as neceessary.
bool setHoursMinutesLT(int hours, int minutes)
    2a08:	1f 93       	push	r17
    2a0a:	ac 01       	movw	r20, r24
  {
  if((hours < 0) || (hours > 23) || (minutes < 0) || (minutes > 59)) { return(false); } // Invalid time.
    2a0c:	88 31       	cpi	r24, 0x18	; 24
    2a0e:	91 05       	cpc	r25, r1
    2a10:	10 f5       	brcc	.+68     	; 0x2a56 <setHoursMinutesLT(int, int)+0x4e>
    2a12:	77 fd       	sbrc	r23, 7
    2a14:	20 c0       	rjmp	.+64     	; 0x2a56 <setHoursMinutesLT(int, int)+0x4e>
    2a16:	6c 33       	cpi	r22, 0x3C	; 60
    2a18:	71 05       	cpc	r23, r1
    2a1a:	ec f4       	brge	.+58     	; 0x2a56 <setHoursMinutesLT(int, int)+0x4e>
  const uint_least16_t computedMinutesSinceMidnightLT = (uint_least16_t) ((60 * hours) + minutes);
    2a1c:	8c e3       	ldi	r24, 0x3C	; 60
    2a1e:	90 e0       	ldi	r25, 0x00	; 0
    2a20:	48 9f       	mul	r20, r24
    2a22:	90 01       	movw	r18, r0
    2a24:	49 9f       	mul	r20, r25
    2a26:	30 0d       	add	r19, r0
    2a28:	58 9f       	mul	r21, r24
    2a2a:	30 0d       	add	r19, r0
    2a2c:	11 24       	eor	r1, r1
    2a2e:	26 0f       	add	r18, r22
    2a30:	37 1f       	adc	r19, r23
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    2a32:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2a34:	f8 94       	cli
    {
    if(computedMinutesSinceMidnightLT != _minutesSinceMidnightLT)
    2a36:	80 91 b3 01 	lds	r24, 0x01B3
    2a3a:	90 91 b4 01 	lds	r25, 0x01B4
    2a3e:	28 17       	cp	r18, r24
    2a40:	39 07       	cpc	r19, r25
    2a42:	31 f0       	breq	.+12     	; 0x2a50 <setHoursMinutesLT(int, int)+0x48>
      {
      // If time has changed then store it locally and persist it if need be.
      _minutesSinceMidnightLT = computedMinutesSinceMidnightLT;
    2a44:	30 93 b4 01 	sts	0x01B4, r19
    2a48:	20 93 b3 01 	sts	0x01B3, r18
      persistRTC();
    2a4c:	0e 94 a7 14 	call	0x294e	; 0x294e <persistRTC()>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2a50:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    2a52:	81 e0       	ldi	r24, 0x01	; 1
    2a54:	01 c0       	rjmp	.+2      	; 0x2a58 <setHoursMinutesLT(int, int)+0x50>
      }
    }
  return(true); // Assume set and persisted OK.
    2a56:	80 e0       	ldi	r24, 0x00	; 0
  }
    2a58:	1f 91       	pop	r17
    2a5a:	08 95       	ret

00002a5c <getSimpleScheduleOn(unsigned char)>:
// Will usually include a pre-warm time before the actual time set.
// Note that unprogrammed EEPROM value will result in invalid time, ie schedule not set.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOn(const uint8_t which)
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(~0); } // Invalid schedule number.
    2a5c:	82 30       	cpi	r24, 0x02	; 2
    2a5e:	d0 f4       	brcc	.+52     	; 0x2a94 <getSimpleScheduleOn(unsigned char)+0x38>
  uint8_t startMM;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2a60:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2a62:	f8 94       	cli
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2a64:	f9 99       	sbic	0x1f, 1	; 31
    2a66:	fe cf       	rjmp	.-4      	; 0x2a64 <getSimpleScheduleOn(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2a68:	90 e0       	ldi	r25, 0x00	; 0
    2a6a:	0c 96       	adiw	r24, 0x0c	; 12
    2a6c:	92 bd       	out	0x22, r25	; 34
    2a6e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2a70:	f8 9a       	sbi	0x1f, 0	; 31
    2a72:	90 b5       	in	r25, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2a74:	2f bf       	out	0x3f, r18	; 63
    { startMM = eeprom_read_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
  if(startMM > MAX_COMPRESSED_MINS_AFTER_MIDNIGHT) { return(~0); } // No schedule set.
    2a76:	90 3f       	cpi	r25, 0xF0	; 240
    2a78:	68 f4       	brcc	.+26     	; 0x2a94 <getSimpleScheduleOn(unsigned char)+0x38>
  // Compute start time from stored shedule value.
  uint_least16_t startTime = SIMPLE_SCHEDULE_GRANULARITY_MINS * startMM;
    2a7a:	86 e0       	ldi	r24, 0x06	; 6
    2a7c:	98 9f       	mul	r25, r24
    2a7e:	c0 01       	movw	r24, r0
    2a80:	11 24       	eor	r1, r1
  const uint8_t windBackM = PREWARM_MINS; // Wind back start time by about 25% of full interval.
  if(windBackM > startTime) { startTime += MINS_PER_DAY; } // Allow for wrap-around at midnight.
    2a82:	8f 30       	cpi	r24, 0x0F	; 15
    2a84:	91 05       	cpc	r25, r1
    2a86:	10 f4       	brcc	.+4      	; 0x2a8c <getSimpleScheduleOn(unsigned char)+0x30>
    2a88:	80 56       	subi	r24, 0x60	; 96
    2a8a:	9a 4f       	sbci	r25, 0xFA	; 250
  startTime -= windBackM;
    2a8c:	9c 01       	movw	r18, r24
    2a8e:	2f 50       	subi	r18, 0x0F	; 15
    2a90:	30 40       	sbci	r19, 0x00	; 0
    2a92:	02 c0       	rjmp	.+4      	; 0x2a98 <getSimpleScheduleOn(unsigned char)+0x3c>
  return(startTime);
    2a94:	2f ef       	ldi	r18, 0xFF	; 255
    2a96:	3f ef       	ldi	r19, 0xFF	; 255
  }
    2a98:	c9 01       	movw	r24, r18
    2a9a:	08 95       	ret

00002a9c <clearSimpleSchedule(unsigned char)>:
  }

// Clear a simple schedule.
// There will be neither on nor off events from the selected simple schedule once this is called.
//   * which  schedule number, counting from 0
void clearSimpleSchedule(const uint8_t which)
    2a9c:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return; } // Invalid schedule number.
    2a9e:	82 30       	cpi	r24, 0x02	; 2
    2aa0:	38 f4       	brcc	.+14     	; 0x2ab0 <clearSimpleSchedule(unsigned char)+0x14>
  // Clear the schedule back to 'unprogrammed' values, minimising wear.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2aa2:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2aa4:	f8 94       	cli
    { eeprom_smart_erase_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
    2aa6:	90 e0       	ldi	r25, 0x00	; 0
    2aa8:	0c 96       	adiw	r24, 0x0c	; 12
    2aaa:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2aae:	1f bf       	out	0x3f, r17	; 63
  }
    2ab0:	1f 91       	pop	r17
    2ab2:	08 95       	ret

00002ab4 <setSimpleSchedule(unsigned int, unsigned char)>:
//   * startMinutesSinceMidnightLT  is start/on time in minutes after midnight [0,1439]
//   * which  schedule number, counting from 0
// Invalid parameters will be ignored and false returned,
// else this will return true and isSimpleScheduleSet() will return true after this.
// NOTE: over-use of this routine can prematurely wear out the EEPROM.
bool setSimpleSchedule(const uint_least16_t startMinutesSinceMidnightLT, const uint8_t which)
    2ab4:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(false); } // Invalid schedule number.
    2ab6:	62 30       	cpi	r22, 0x02	; 2
    2ab8:	98 f4       	brcc	.+38     	; 0x2ae0 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>
  if(startMinutesSinceMidnightLT >= MINS_PER_DAY) { return(false); } // Invalid time.
    2aba:	25 e0       	ldi	r18, 0x05	; 5
    2abc:	80 3a       	cpi	r24, 0xA0	; 160
    2abe:	92 07       	cpc	r25, r18
    2ac0:	78 f4       	brcc	.+30     	; 0x2ae0 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>

  // Set the schedule, minimising wear.
  const uint8_t startMM = startMinutesSinceMidnightLT / SIMPLE_SCHEDULE_GRANULARITY_MINS; // Round down...
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2ac2:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2ac4:	f8 94       	cli
    { eeprom_smart_update_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which), startMM); }
    2ac6:	26 2f       	mov	r18, r22
    2ac8:	30 e0       	ldi	r19, 0x00	; 0
    2aca:	66 e0       	ldi	r22, 0x06	; 6
    2acc:	70 e0       	ldi	r23, 0x00	; 0
    2ace:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    2ad2:	c9 01       	movw	r24, r18
    2ad4:	0c 96       	adiw	r24, 0x0c	; 12
    2ad6:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2ada:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    2adc:	81 e0       	ldi	r24, 0x01	; 1
    2ade:	01 c0       	rjmp	.+2      	; 0x2ae2 <setSimpleSchedule(unsigned int, unsigned char)+0x2e>
  return(true); // Assume EEPROM programmed OK...
    2ae0:	80 e0       	ldi	r24, 0x00	; 0
  }
    2ae2:	1f 91       	pop	r17
    2ae4:	08 95       	ret

00002ae6 <getSimpleScheduleOff(unsigned char)>:
  }

// Get the simple/primary schedule off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
// This is based on specifed start time and some element of the current eco/comfort bias.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOff(const uint8_t which)
    2ae6:	cf 93       	push	r28
    2ae8:	df 93       	push	r29
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
    2aea:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <getSimpleScheduleOn(unsigned char)>
    2aee:	ec 01       	movw	r28, r24
  if(startMins == (uint_least16_t)~0) { return(~0); }
    2af0:	8f ef       	ldi	r24, 0xFF	; 255
    2af2:	cf 3f       	cpi	r28, 0xFF	; 255
    2af4:	d8 07       	cpc	r29, r24
    2af6:	19 f4       	brne	.+6      	; 0x2afe <getSimpleScheduleOff(unsigned char)+0x18>
    2af8:	2f ef       	ldi	r18, 0xFF	; 255
    2afa:	3f ef       	ldi	r19, 0xFF	; 255
    2afc:	12 c0       	rjmp	.+36     	; 0x2b22 <getSimpleScheduleOff(unsigned char)+0x3c>
// Number of minutes of schedule on time to use.
// Will depend on eco bias.
// TODO: make gradual.
static inline uint8_t onTime()
  {
  const uint8_t lengthM = hasEcoBias() ? LEARNED_ON_PERIOD_M : LEARNED_ON_PERIOD_COMFORT_M;
    2afe:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
    2b02:	88 23       	and	r24, r24
    2b04:	11 f4       	brne	.+4      	; 0x2b0a <getSimpleScheduleOff(unsigned char)+0x24>
    2b06:	88 e7       	ldi	r24, 0x78	; 120
    2b08:	01 c0       	rjmp	.+2      	; 0x2b0c <getSimpleScheduleOff(unsigned char)+0x26>
    2b0a:	8c e3       	ldi	r24, 0x3C	; 60
uint_least16_t getSimpleScheduleOff(const uint8_t which)
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
  if(startMins == (uint_least16_t)~0) { return(~0); }
  // Compute end from start, allowing for wrap-around at midnight.
  uint_least16_t endTime = startMins + PREWARM_MINS + onTime();
    2b0c:	9e 01       	movw	r18, r28
    2b0e:	21 5f       	subi	r18, 0xF1	; 241
    2b10:	3f 4f       	sbci	r19, 0xFF	; 255
    2b12:	28 0f       	add	r18, r24
    2b14:	31 1d       	adc	r19, r1
  if(endTime >= MINS_PER_DAY) { endTime -= MINS_PER_DAY; } // Allow for wrap-around at midnight.
    2b16:	85 e0       	ldi	r24, 0x05	; 5
    2b18:	20 3a       	cpi	r18, 0xA0	; 160
    2b1a:	38 07       	cpc	r19, r24
    2b1c:	10 f0       	brcs	.+4      	; 0x2b22 <getSimpleScheduleOff(unsigned char)+0x3c>
    2b1e:	20 5a       	subi	r18, 0xA0	; 160
    2b20:	35 40       	sbci	r19, 0x05	; 5
  return(endTime);
  }
    2b22:	c9 01       	movw	r24, r18
    2b24:	df 91       	pop	r29
    2b26:	cf 91       	pop	r28
    2b28:	08 95       	ret

00002b2a <isAnyScheduleOnWARMNow()>:

// True iff any schedule is currently 'on'/'WARM' even when schedules overlap.
// May be relatively slow/expensive.
// Can be used to suppress all 'off' activity except for the final one.
// Can be used to suppress set-backs during on times.
bool isAnyScheduleOnWARMNow()
    2b2a:	0f 93       	push	r16
    2b2c:	1f 93       	push	r17
    2b2e:	cf 93       	push	r28
    2b30:	df 93       	push	r29
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();
    2b32:	0e 94 34 14 	call	0x2868	; 0x2868 <getMinutesSinceMidnightLT()>
    2b36:	8c 01       	movw	r16, r24

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    2b38:	80 e0       	ldi	r24, 0x00	; 0
    2b3a:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <getSimpleScheduleOn(unsigned char)>
    2b3e:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    2b40:	08 17       	cp	r16, r24
    2b42:	19 07       	cpc	r17, r25
    2b44:	68 f0       	brcs	.+26     	; 0x2b60 <isAnyScheduleOnWARMNow()+0x36>
    uint_least16_t e = getSimpleScheduleOff(which);
    2b46:	80 e0       	ldi	r24, 0x00	; 0
    2b48:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    2b4c:	8c 17       	cp	r24, r28
    2b4e:	9d 07       	cpc	r25, r29
    2b50:	20 f0       	brcs	.+8      	; 0x2b5a <isAnyScheduleOnWARMNow()+0x30>
    if(mm < e) { return(true); }
    2b52:	08 17       	cp	r16, r24
    2b54:	19 07       	cpc	r17, r25
    2b56:	20 f4       	brcc	.+8      	; 0x2b60 <isAnyScheduleOnWARMNow()+0x36>
    2b58:	17 c0       	rjmp	.+46     	; 0x2b88 <isAnyScheduleOnWARMNow()+0x5e>
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    uint_least16_t e = getSimpleScheduleOff(which);
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    2b5a:	80 56       	subi	r24, 0x60	; 96
    2b5c:	9a 4f       	sbci	r25, 0xFA	; 250
    2b5e:	f9 cf       	rjmp	.-14     	; 0x2b52 <isAnyScheduleOnWARMNow()+0x28>
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    2b60:	81 e0       	ldi	r24, 0x01	; 1
    2b62:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <getSimpleScheduleOn(unsigned char)>
    2b66:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    2b68:	08 17       	cp	r16, r24
    2b6a:	19 07       	cpc	r17, r25
    2b6c:	58 f0       	brcs	.+22     	; 0x2b84 <isAnyScheduleOnWARMNow()+0x5a>
    uint_least16_t e = getSimpleScheduleOff(which);
    2b6e:	81 e0       	ldi	r24, 0x01	; 1
    2b70:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    2b74:	8c 17       	cp	r24, r28
    2b76:	9d 07       	cpc	r25, r29
    2b78:	10 f4       	brcc	.+4      	; 0x2b7e <isAnyScheduleOnWARMNow()+0x54>
    2b7a:	80 56       	subi	r24, 0x60	; 96
    2b7c:	9a 4f       	sbci	r25, 0xFA	; 250
    if(mm < e) { return(true); }
    2b7e:	08 17       	cp	r16, r24
    2b80:	19 07       	cpc	r17, r25
    2b82:	10 f0       	brcs	.+4      	; 0x2b88 <isAnyScheduleOnWARMNow()+0x5e>
    2b84:	80 e0       	ldi	r24, 0x00	; 0
    2b86:	01 c0       	rjmp	.+2      	; 0x2b8a <isAnyScheduleOnWARMNow()+0x60>
// Can be used to suppress set-backs during on times.
bool isAnyScheduleOnWARMNow()
  {
  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    2b88:	81 e0       	ldi	r24, 0x01	; 1
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    if(mm < e) { return(true); }
    }

  return(false);
  }
    2b8a:	df 91       	pop	r29
    2b8c:	cf 91       	pop	r28
    2b8e:	1f 91       	pop	r17
    2b90:	0f 91       	pop	r16
    2b92:	08 95       	ret

00002b94 <_debug_serial_timestamp()>:


#ifdef DEBUG // Don't emit debug-support code unless in DEBUG.

// Print timestamp with no newline in format: MinutesSinceMidnight:Seconds:SubCycleTime
void _debug_serial_timestamp()
    2b94:	ff 92       	push	r15
    2b96:	0f 93       	push	r16
    2b98:	1f 93       	push	r17
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2b9a:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2b9e:	f8 2e       	mov	r15, r24
  // Grab time values ASAP, fastest-incrementing first.
  // TODO: could lock out interrupts to capture atomically.
  const uint8_t ss = getSubCycleTime();
    2ba0:	00 91 b2 00 	lds	r16, 0x00B2
  const uint8_t s = getSecondsLT();
    2ba4:	10 91 b2 01 	lds	r17, 0x01B2
  const uint16_t m = getMinutesSinceMidnightLT();
    2ba8:	0e 94 34 14 	call	0x2868	; 0x2868 <getMinutesSinceMidnightLT()>
    2bac:	bc 01       	movw	r22, r24
  Serial.print(m);
    2bae:	88 e1       	ldi	r24, 0x18	; 24
    2bb0:	93 e0       	ldi	r25, 0x03	; 3
    2bb2:	4a e0       	ldi	r20, 0x0A	; 10
    2bb4:	50 e0       	ldi	r21, 0x00	; 0
    2bb6:	0e 94 7e 2a 	call	0x54fc	; 0x54fc <Print::print(unsigned int, int)>
  Serial.print(':'); Serial.print(s);
    2bba:	88 e1       	ldi	r24, 0x18	; 24
    2bbc:	93 e0       	ldi	r25, 0x03	; 3
    2bbe:	6a e3       	ldi	r22, 0x3A	; 58
    2bc0:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    2bc4:	88 e1       	ldi	r24, 0x18	; 24
    2bc6:	93 e0       	ldi	r25, 0x03	; 3
    2bc8:	61 2f       	mov	r22, r17
    2bca:	4a e0       	ldi	r20, 0x0A	; 10
    2bcc:	50 e0       	ldi	r21, 0x00	; 0
    2bce:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
  Serial.print(':'); Serial.print(ss);
    2bd2:	88 e1       	ldi	r24, 0x18	; 24
    2bd4:	93 e0       	ldi	r25, 0x03	; 3
    2bd6:	6a e3       	ldi	r22, 0x3A	; 58
    2bd8:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    2bdc:	88 e1       	ldi	r24, 0x18	; 24
    2bde:	93 e0       	ldi	r25, 0x03	; 3
    2be0:	60 2f       	mov	r22, r16
    2be2:	4a e0       	ldi	r20, 0x0A	; 10
    2be4:	50 e0       	ldi	r21, 0x00	; 0
    2be6:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
  _flush();
    2bea:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2bee:	ff 20       	and	r15, r15
    2bf0:	11 f0       	breq	.+4      	; 0x2bf6 <_debug_serial_timestamp()+0x62>
    2bf2:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2bf6:	1f 91       	pop	r17
    2bf8:	0f 91       	pop	r16
    2bfa:	ff 90       	pop	r15
    2bfc:	08 95       	ret

00002bfe <serialPrintAndFlush(unsigned int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const unsigned u, const int fmt)
    2bfe:	ff 92       	push	r15
    2c00:	0f 93       	push	r16
    2c02:	1f 93       	push	r17
    2c04:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2c06:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2c0a:	f8 2e       	mov	r15, r24
  // Send the character.
  Serial.print(u);
    2c0c:	88 e1       	ldi	r24, 0x18	; 24
    2c0e:	93 e0       	ldi	r25, 0x03	; 3
    2c10:	b8 01       	movw	r22, r16
    2c12:	4a e0       	ldi	r20, 0x0A	; 10
    2c14:	50 e0       	ldi	r21, 0x00	; 0
    2c16:	0e 94 7e 2a 	call	0x54fc	; 0x54fc <Print::print(unsigned int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2c1a:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2c1e:	ff 20       	and	r15, r15
    2c20:	11 f0       	breq	.+4      	; 0x2c26 <serialPrintAndFlush(unsigned int, int)+0x28>
    2c22:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2c26:	1f 91       	pop	r17
    2c28:	0f 91       	pop	r16
    2c2a:	ff 90       	pop	r15
    2c2c:	08 95       	ret

00002c2e <serialPrintAndFlush(char)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) character to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char c)
    2c2e:	0f 93       	push	r16
    2c30:	1f 93       	push	r17
    2c32:	18 2f       	mov	r17, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2c34:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2c38:	08 2f       	mov	r16, r24
  // Send the character.
  Serial.print(c);
    2c3a:	88 e1       	ldi	r24, 0x18	; 24
    2c3c:	93 e0       	ldi	r25, 0x03	; 3
    2c3e:	61 2f       	mov	r22, r17
    2c40:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2c44:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2c48:	00 23       	and	r16, r16
    2c4a:	11 f0       	breq	.+4      	; 0x2c50 <serialPrintAndFlush(char)+0x22>
    2c4c:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2c50:	1f 91       	pop	r17
    2c52:	0f 91       	pop	r16
    2c54:	08 95       	ret

00002c56 <serialPrintlnAndFlush()>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write line-end to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush()
    2c56:	1f 93       	push	r17
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2c58:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2c5c:	18 2f       	mov	r17, r24
  // Send the text.
  Serial.println();
    2c5e:	88 e1       	ldi	r24, 0x18	; 24
    2c60:	93 e0       	ldi	r25, 0x03	; 3
    2c62:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2c66:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2c6a:	11 23       	and	r17, r17
    2c6c:	11 f0       	breq	.+4      	; 0x2c72 <serialPrintlnAndFlush()+0x1c>
    2c6e:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2c72:	1f 91       	pop	r17
    2c74:	08 95       	ret

00002c76 <serialPrintAndFlush(int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const int i, const int fmt)
    2c76:	ff 92       	push	r15
    2c78:	0f 93       	push	r16
    2c7a:	1f 93       	push	r17
    2c7c:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2c7e:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2c82:	f8 2e       	mov	r15, r24
  // Send the character.
  Serial.print(i);
    2c84:	88 e1       	ldi	r24, 0x18	; 24
    2c86:	93 e0       	ldi	r25, 0x03	; 3
    2c88:	b8 01       	movw	r22, r16
    2c8a:	4a e0       	ldi	r20, 0x0A	; 10
    2c8c:	50 e0       	ldi	r21, 0x00	; 0
    2c8e:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2c92:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2c96:	ff 20       	and	r15, r15
    2c98:	11 f0       	breq	.+4      	; 0x2c9e <serialPrintAndFlush(int, int)+0x28>
    2c9a:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2c9e:	1f 91       	pop	r17
    2ca0:	0f 91       	pop	r16
    2ca2:	ff 90       	pop	r15
    2ca4:	08 95       	ret

00002ca6 <serialPrintAndFlush(char const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (read-only) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char * const text)
    2ca6:	ff 92       	push	r15
    2ca8:	0f 93       	push	r16
    2caa:	1f 93       	push	r17
    2cac:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2cae:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2cb2:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    2cb4:	88 e1       	ldi	r24, 0x18	; 24
    2cb6:	93 e0       	ldi	r25, 0x03	; 3
    2cb8:	b8 01       	movw	r22, r16
    2cba:	0e 94 f4 2a 	call	0x55e8	; 0x55e8 <Print::print(char const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2cbe:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2cc2:	ff 20       	and	r15, r15
    2cc4:	11 f0       	breq	.+4      	; 0x2cca <serialPrintAndFlush(char const*)+0x24>
    2cc6:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2cca:	1f 91       	pop	r17
    2ccc:	0f 91       	pop	r16
    2cce:	ff 90       	pop	r15
    2cd0:	08 95       	ret

00002cd2 <serialPrintAndFlush(__FlashStringHelper const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(__FlashStringHelper const * const text)
    2cd2:	ff 92       	push	r15
    2cd4:	0f 93       	push	r16
    2cd6:	1f 93       	push	r17
    2cd8:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2cda:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2cde:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    2ce0:	88 e1       	ldi	r24, 0x18	; 24
    2ce2:	93 e0       	ldi	r25, 0x03	; 3
    2ce4:	b8 01       	movw	r22, r16
    2ce6:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2cea:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2cee:	ff 20       	and	r15, r15
    2cf0:	11 f0       	breq	.+4      	; 0x2cf6 <serialPrintAndFlush(__FlashStringHelper const*)+0x24>
    2cf2:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2cf6:	1f 91       	pop	r17
    2cf8:	0f 91       	pop	r16
    2cfa:	ff 90       	pop	r15
    2cfc:	08 95       	ret

00002cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>:
// Flush to use for all serialPrintXXX() and DEBUG_PRINTXXX routines.
#define _flush() flushSerialSCTSensitive()

// Write a single (Flash-resident) string to serial followed by line-end and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush(__FlashStringHelper const * const line)
    2cfe:	ff 92       	push	r15
    2d00:	0f 93       	push	r16
    2d02:	1f 93       	push	r17
    2d04:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    2d06:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    2d0a:	f8 2e       	mov	r15, r24
  // Send the line of text followed by line end.
  Serial.println(line);
    2d0c:	88 e1       	ldi	r24, 0x18	; 24
    2d0e:	93 e0       	ldi	r25, 0x03	; 3
    2d10:	b8 01       	movw	r22, r16
    2d12:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    2d16:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    2d1a:	ff 20       	and	r15, r15
    2d1c:	11 f0       	breq	.+4      	; 0x2d22 <serialPrintlnAndFlush(__FlashStringHelper const*)+0x24>
    2d1e:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    2d22:	1f 91       	pop	r17
    2d24:	0f 91       	pop	r16
    2d26:	ff 90       	pop	r15
    2d28:	08 95       	ret

00002d2a <getTemperatureC16()>:

  return(t16);
  }

// Return previously-read (with readTemperatureC16()) temperature; very fast.
int getTemperatureC16() { return(temp16); }
    2d2a:	80 91 b7 01 	lds	r24, 0x01B7
    2d2e:	90 91 b8 01 	lds	r25, 0x01B8
    2d32:	08 95       	ret

00002d34 <readTemperatureC16()>:
// This may consume significant power and time.
// Probably no need to do this more than (say) once per minute.
// The first read will initialise the device as necessary and leave it in a low-power mode afterwards.
// This will simulate a zero temperature in case of detected error talking to the sensor as fail-safe for this use.
// Check for errors at certain critical places, not everywhere.
int readTemperatureC16()
    2d34:	0f 93       	push	r16
    2d36:	1f 93       	push	r17
    2d38:	cf 93       	push	r28
    2d3a:	df 93       	push	r29
#ifdef FAKE_TMP102
  temp16 = 17 * 16;
  return(temp16); // FAKE IT!
#endif

  const bool neededPowerUp = powerUpTWIIfDisabled();
    2d3c:	0e 94 95 10 	call	0x212a	; 0x212a <powerUpTWIIfDisabled()>
    2d40:	08 2f       	mov	r16, r24
  DEBUG_SERIAL_PRINT(neededPowerUp);
  DEBUG_SERIAL_PRINTLN();
#endif

  // Force start of new one-shot temperature measurement/conversion to complete.
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2d42:	86 e1       	ldi	r24, 0x16	; 22
    2d44:	92 e0       	ldi	r25, 0x02	; 2
    2d46:	68 e4       	ldi	r22, 0x48	; 72
    2d48:	70 e0       	ldi	r23, 0x00	; 0
    2d4a:	0e 94 09 23 	call	0x4612	; 0x4612 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2d4e:	86 e1       	ldi	r24, 0x16	; 22
    2d50:	92 e0       	ldi	r25, 0x02	; 2
    2d52:	61 e0       	ldi	r22, 0x01	; 1
    2d54:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1); // Clear OS bit.
    2d58:	86 e1       	ldi	r24, 0x16	; 22
    2d5a:	92 e0       	ldi	r25, 0x02	; 2
    2d5c:	61 e3       	ldi	r22, 0x31	; 49
    2d5e:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
  //Wire.write((byte) TMP102_CTRL_B2);
  Wire.endTransmission();
    2d62:	86 e1       	ldi	r24, 0x16	; 22
    2d64:	92 e0       	ldi	r25, 0x02	; 2
    2d66:	0e 94 ce 23 	call	0x479c	; 0x479c <TwoWire::endTransmission()>
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2d6a:	86 e1       	ldi	r24, 0x16	; 22
    2d6c:	92 e0       	ldi	r25, 0x02	; 2
    2d6e:	68 e4       	ldi	r22, 0x48	; 72
    2d70:	70 e0       	ldi	r23, 0x00	; 0
    2d72:	0e 94 09 23 	call	0x4612	; 0x4612 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2d76:	86 e1       	ldi	r24, 0x16	; 22
    2d78:	92 e0       	ldi	r25, 0x02	; 2
    2d7a:	61 e0       	ldi	r22, 0x01	; 1
    2d7c:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
    void onRequest( void (*)(void) );
  
    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
    2d80:	86 e1       	ldi	r24, 0x16	; 22
    2d82:	92 e0       	ldi	r25, 0x02	; 2
    2d84:	61 eb       	ldi	r22, 0xB1	; 177
    2d86:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1 | TMP102_CTRL_B1_OS); // Start one-shot conversion.
  //Wire.write((byte) TMP102_CTRL_B2);
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2d8a:	86 e1       	ldi	r24, 0x16	; 22
    2d8c:	92 e0       	ldi	r25, 0x02	; 2
    2d8e:	0e 94 ce 23 	call	0x479c	; 0x479c <TwoWire::endTransmission()>
    2d92:	88 23       	and	r24, r24
    2d94:	09 f0       	breq	.+2      	; 0x2d98 <readTemperatureC16()+0x64>
    2d96:	4d c0       	rjmp	.+154    	; 0x2e32 <readTemperatureC16()+0xfe>

  // Wait for temperature measurement/conversion to complete, in low-power sleep mode for the bulk of the time.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2d98:	86 e1       	ldi	r24, 0x16	; 22
    2d9a:	92 e0       	ldi	r25, 0x02	; 2
    2d9c:	68 e4       	ldi	r22, 0x48	; 72
    2d9e:	70 e0       	ldi	r23, 0x00	; 0
    2da0:	0e 94 09 23 	call	0x4612	; 0x4612 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    2da4:	86 e1       	ldi	r24, 0x16	; 22
    2da6:	92 e0       	ldi	r25, 0x02	; 2
    2da8:	61 e0       	ldi	r22, 0x01	; 1
    2daa:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2dae:	86 e1       	ldi	r24, 0x16	; 22
    2db0:	92 e0       	ldi	r25, 0x02	; 2
    2db2:	0e 94 ce 23 	call	0x479c	; 0x479c <TwoWire::endTransmission()>
    2db6:	88 23       	and	r24, r24
    2db8:	e1 f5       	brne	.+120    	; 0x2e32 <readTemperatureC16()+0xfe>
    2dba:	c8 e0       	ldi	r28, 0x08	; 8
    2dbc:	d0 e0       	ldi	r29, 0x00	; 0
    2dbe:	16 c0       	rjmp	.+44     	; 0x2dec <readTemperatureC16()+0xb8>
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    {
    if(i <= 0) { temp16 = 0; return(0); } // Exit if error.
    2dc0:	1c 16       	cp	r1, r28
    2dc2:	1d 06       	cpc	r1, r29
    2dc4:	b4 f5       	brge	.+108    	; 0x2e32 <readTemperatureC16()+0xfe>
    if(Wire.requestFrom(TMP102_I2C_ADDR, 1) != 1) { temp16 = 0; return(0); } // Exit if error.
    2dc6:	86 e1       	ldi	r24, 0x16	; 22
    2dc8:	92 e0       	ldi	r25, 0x02	; 2
    2dca:	68 e4       	ldi	r22, 0x48	; 72
    2dcc:	70 e0       	ldi	r23, 0x00	; 0
    2dce:	41 e0       	ldi	r20, 0x01	; 1
    2dd0:	50 e0       	ldi	r21, 0x00	; 0
    2dd2:	0e 94 df 23 	call	0x47be	; 0x47be <TwoWire::requestFrom(int, int)>
    2dd6:	81 30       	cpi	r24, 0x01	; 1
    2dd8:	61 f5       	brne	.+88     	; 0x2e32 <readTemperatureC16()+0xfe>
    const byte b1 = Wire.read();
    2dda:	86 e1       	ldi	r24, 0x16	; 22
    2ddc:	92 e0       	ldi	r25, 0x02	; 2
    2dde:	0e 94 1c 23 	call	0x4638	; 0x4638 <TwoWire::read()>
    if(b1 & TMP102_CTRL_B1_OS) { break; } // Conversion completed.
    2de2:	87 fd       	sbrc	r24, 7
    2de4:	05 c0       	rjmp	.+10     	; 0x2df0 <readTemperatureC16()+0xbc>
    nap(WDTO_15MS); // One or two of these naps should allow typical ~26ms conversion to complete...
    2de6:	80 e0       	ldi	r24, 0x00	; 0
    2de8:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    2dec:	21 97       	sbiw	r28, 0x01	; 1
    2dee:	41 f7       	brne	.-48     	; 0x2dc0 <readTemperatureC16()+0x8c>

  // Fetch temperature.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 fetching temperature...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    2df0:	86 e1       	ldi	r24, 0x16	; 22
    2df2:	92 e0       	ldi	r25, 0x02	; 2
    2df4:	68 e4       	ldi	r22, 0x48	; 72
    2df6:	70 e0       	ldi	r23, 0x00	; 0
    2df8:	0e 94 09 23 	call	0x4612	; 0x4612 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_TEMP); // Select temperature register (set ptr to 0).
    2dfc:	86 e1       	ldi	r24, 0x16	; 22
    2dfe:	92 e0       	ldi	r25, 0x02	; 2
    2e00:	60 e0       	ldi	r22, 0x00	; 0
    2e02:	0e 94 8b 23 	call	0x4716	; 0x4716 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2e06:	86 e1       	ldi	r24, 0x16	; 22
    2e08:	92 e0       	ldi	r25, 0x02	; 2
    2e0a:	0e 94 ce 23 	call	0x479c	; 0x479c <TwoWire::endTransmission()>
    2e0e:	88 23       	and	r24, r24
    2e10:	81 f4       	brne	.+32     	; 0x2e32 <readTemperatureC16()+0xfe>
  if(Wire.requestFrom(TMP102_I2C_ADDR, 2) != 2)  { temp16 = 0; return(0); }
    2e12:	86 e1       	ldi	r24, 0x16	; 22
    2e14:	92 e0       	ldi	r25, 0x02	; 2
    2e16:	68 e4       	ldi	r22, 0x48	; 72
    2e18:	70 e0       	ldi	r23, 0x00	; 0
    2e1a:	42 e0       	ldi	r20, 0x02	; 2
    2e1c:	50 e0       	ldi	r21, 0x00	; 0
    2e1e:	0e 94 df 23 	call	0x47be	; 0x47be <TwoWire::requestFrom(int, int)>
    2e22:	82 30       	cpi	r24, 0x02	; 2
    2e24:	31 f4       	brne	.+12     	; 0x2e32 <readTemperatureC16()+0xfe>
  if(Wire.endTransmission()) { temp16 = 0; return(0); } // Exit if error.
    2e26:	86 e1       	ldi	r24, 0x16	; 22
    2e28:	92 e0       	ldi	r25, 0x02	; 2
    2e2a:	0e 94 ce 23 	call	0x479c	; 0x479c <TwoWire::endTransmission()>
    2e2e:	88 23       	and	r24, r24
    2e30:	39 f0       	breq	.+14     	; 0x2e40 <readTemperatureC16()+0x10c>
    2e32:	10 92 b8 01 	sts	0x01B8, r1
    2e36:	10 92 b7 01 	sts	0x01B7, r1
    2e3a:	c0 e0       	ldi	r28, 0x00	; 0
    2e3c:	d0 e0       	ldi	r29, 0x00	; 0
    2e3e:	2a c0       	rjmp	.+84     	; 0x2e94 <readTemperatureC16()+0x160>

  const byte b1 = Wire.read(); // MSByte, should be signed whole degrees C.
    2e40:	86 e1       	ldi	r24, 0x16	; 22
    2e42:	92 e0       	ldi	r25, 0x02	; 2
    2e44:	0e 94 1c 23 	call	0x4638	; 0x4638 <TwoWire::read()>
    2e48:	18 2f       	mov	r17, r24
  const uint8_t b2 = Wire.read(); // Avoid sign extension...
    2e4a:	86 e1       	ldi	r24, 0x16	; 22
    2e4c:	92 e0       	ldi	r25, 0x02	; 2
    2e4e:	0e 94 1c 23 	call	0x4638	; 0x4638 <TwoWire::read()>

  // Builds 12-bit value (assumes not in extended mode) and sign-extends if necessary for sub-zero temps.
  const int t16 = (b1 << 4) | (b2 >> 4) | ((b1 & 0x80) ? 0xf000 : 0);
    2e52:	17 fd       	sbrc	r17, 7
    2e54:	03 c0       	rjmp	.+6      	; 0x2e5c <readTemperatureC16()+0x128>
    2e56:	20 e0       	ldi	r18, 0x00	; 0
    2e58:	30 e0       	ldi	r19, 0x00	; 0
    2e5a:	02 c0       	rjmp	.+4      	; 0x2e60 <readTemperatureC16()+0x12c>
    2e5c:	20 e0       	ldi	r18, 0x00	; 0
    2e5e:	30 ef       	ldi	r19, 0xF0	; 240
    2e60:	c8 2f       	mov	r28, r24
    2e62:	d0 e0       	ldi	r29, 0x00	; 0
    2e64:	54 e0       	ldi	r21, 0x04	; 4
    2e66:	d5 95       	asr	r29
    2e68:	c7 95       	ror	r28
    2e6a:	5a 95       	dec	r21
    2e6c:	e1 f7       	brne	.-8      	; 0x2e66 <readTemperatureC16()+0x132>
    2e6e:	81 2f       	mov	r24, r17
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	44 e0       	ldi	r20, 0x04	; 4
    2e74:	88 0f       	add	r24, r24
    2e76:	99 1f       	adc	r25, r25
    2e78:	4a 95       	dec	r20
    2e7a:	e1 f7       	brne	.-8      	; 0x2e74 <readTemperatureC16()+0x140>
    2e7c:	c8 2b       	or	r28, r24
    2e7e:	d9 2b       	or	r29, r25
    2e80:	c2 2b       	or	r28, r18
    2e82:	d3 2b       	or	r29, r19

  // Store the result for access at any time.
  temp16 = t16;
    2e84:	d0 93 b8 01 	sts	0x01B8, r29
    2e88:	c0 93 b7 01 	sts	0x01B7, r28
  DEBUG_SERIAL_PRINT_FLASHSTRING("C / ");
  DEBUG_SERIAL_PRINT(temp16);
  DEBUG_SERIAL_PRINTLN();
#endif

  if(neededPowerUp) { powerDownTWI(); }
    2e8c:	00 23       	and	r16, r16
    2e8e:	11 f0       	breq	.+4      	; 0x2e94 <readTemperatureC16()+0x160>
    2e90:	0e 94 84 0f 	call	0x1f08	; 0x1f08 <powerDownTWI()>

  return(t16);
  }
    2e94:	ce 01       	movw	r24, r28
    2e96:	df 91       	pop	r29
    2e98:	cf 91       	pop	r28
    2e9a:	1f 91       	pop	r17
    2e9c:	0f 91       	pop	r16
    2e9e:	08 95       	ret

00002ea0 <inWarmModeDebounced()>:
// If true then is in WARM (or BAKE) mode; defaults to (starts as) false/FROST.
static bool isWarmMode;
// If true then is in WARM (or BAKE) mode, but 'debounced' to avoid accidental operation.
static bool isWarmModeDebounced;
// If true then the unit is in 'warm' (heating) mode, else 'frost' protection mode.
bool inWarmModeDebounced() { return(isWarmModeDebounced); }
    2ea0:	80 91 c3 01 	lds	r24, 0x01C3
    2ea4:	08 95       	ret

00002ea6 <inBakeModeDebounced()>:
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
    2ea6:	80 91 c3 01 	lds	r24, 0x01C3
    2eaa:	88 23       	and	r24, r24
    2eac:	21 f0       	breq	.+8      	; 0x2eb6 <inBakeModeDebounced()+0x10>
    2eae:	80 91 c5 01 	lds	r24, 0x01C5
    2eb2:	81 11       	cpse	r24, r1
    2eb4:	81 e0       	ldi	r24, 0x01	; 1
    2eb6:	08 95       	ret

00002eb8 <cancelBake()>:
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    2eb8:	10 92 c5 01 	sts	0x01C5, r1
    2ebc:	08 95       	ret

00002ebe <isCLIActive()>:

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }

// Returns true if the CLI is active, at least intermittently.
bool isCLIActive() { return(0 != CLITimeoutM); }
    2ebe:	80 91 04 01 	lds	r24, 0x0104
    2ec2:	81 11       	cpse	r24, r1
    2ec4:	81 e0       	ldi	r24, 0x01	; 1
    2ec6:	08 95       	ret

00002ec8 <Serial_print_space()>:
    }
  }


// Prints a single space to Serial (which must be up and running).
static void Serial_print_space() { Serial.print(' '); }
    2ec8:	88 e1       	ldi	r24, 0x18	; 24
    2eca:	93 e0       	ldi	r25, 0x03	; 3
    2ecc:	60 e2       	ldi	r22, 0x20	; 32
    2ece:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    2ed2:	08 95       	ret

00002ed4 <InvalidIgnored()>:
  Serial.println();
  }

// Prints warning to serial (that must be up and running) that invalid (CLI) input has been ignored.
// Probably should not be inlined, to avoid creating duplicate strings in Flash.
static void InvalidIgnored() { Serial.println(F("Invalid, ignored.")); }
    2ed4:	88 e1       	ldi	r24, 0x18	; 24
    2ed6:	93 e0       	ldi	r25, 0x03	; 3
    2ed8:	69 e9       	ldi	r22, 0x99	; 153
    2eda:	74 e0       	ldi	r23, 0x04	; 4
    2edc:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
    2ee0:	08 95       	ret

00002ee2 <printCLILine(char, __FlashStringHelper const*)>:
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
  Serial.println(description);
  }
// Efficiently print a single line given a single-char syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of a minor cycle to avoid overrun risk.
static void printCLILine(char syntax, __FlashStringHelper const *description)
    2ee2:	1f 93       	push	r17
    2ee4:	cf 93       	push	r28
    2ee6:	df 93       	push	r29
    2ee8:	28 2f       	mov	r18, r24
    2eea:	eb 01       	movw	r28, r22
  {
  Serial.print(syntax);
    2eec:	88 e1       	ldi	r24, 0x18	; 24
    2eee:	93 e0       	ldi	r25, 0x03	; 3
    2ef0:	62 2f       	mov	r22, r18
    2ef2:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  Serial.flush();
    2ef6:	88 e1       	ldi	r24, 0x18	; 24
    2ef8:	93 e0       	ldi	r25, 0x03	; 3
    2efa:	0e 94 b1 28 	call	0x5162	; 0x5162 <HardwareSerial::flush()>
  if(getSubCycleTime() >= STOP_PRINTING_DESCRIPTION_AT) { Serial.println(); return; }
    2efe:	80 91 b2 00 	lds	r24, 0x00B2
    2f02:	80 3e       	cpi	r24, 0xE0	; 224
    2f04:	10 f4       	brcc	.+4      	; 0x2f0a <printCLILine(char, __FlashStringHelper const*)+0x28>
    2f06:	19 e0       	ldi	r17, 0x09	; 9
    2f08:	07 c0       	rjmp	.+14     	; 0x2f18 <printCLILine(char, __FlashStringHelper const*)+0x36>
    2f0a:	88 e1       	ldi	r24, 0x18	; 24
    2f0c:	93 e0       	ldi	r25, 0x03	; 3
    2f0e:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    2f12:	09 c0       	rjmp	.+18     	; 0x2f26 <printCLILine(char, __FlashStringHelper const*)+0x44>
  for(int8_t padding = SYNTAX_COL_WIDTH - 1; --padding >= 0; ) { Serial_print_space(); }
    2f14:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    2f18:	11 50       	subi	r17, 0x01	; 1
    2f1a:	e0 f7       	brcc	.-8      	; 0x2f14 <printCLILine(char, __FlashStringHelper const*)+0x32>
  Serial.println(description);
    2f1c:	88 e1       	ldi	r24, 0x18	; 24
    2f1e:	93 e0       	ldi	r25, 0x03	; 3
    2f20:	be 01       	movw	r22, r28
    2f22:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
  }
    2f26:	df 91       	pop	r29
    2f28:	cf 91       	pop	r28
    2f2a:	1f 91       	pop	r17
    2f2c:	08 95       	ret

00002f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>:

#define SYNTAX_COL_WIDTH 10 // Width of 'syntax' column; strictly positive.
#define STOP_PRINTING_DESCRIPTION_AT (GSCT_MAX-(GSCT_MAX/8)) // Time into minor cycle after which the description should be skipped.
// Efficiently print a single line given the syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of a minor cycle to avoid overrun risk.
static void printCLILine(__FlashStringHelper const *syntax, __FlashStringHelper const *description)
    2f2e:	ef 92       	push	r14
    2f30:	ff 92       	push	r15
    2f32:	1f 93       	push	r17
    2f34:	cf 93       	push	r28
    2f36:	df 93       	push	r29
    2f38:	ec 01       	movw	r28, r24
    2f3a:	7b 01       	movw	r14, r22
  {
  Serial.print(syntax);
    2f3c:	88 e1       	ldi	r24, 0x18	; 24
    2f3e:	93 e0       	ldi	r25, 0x03	; 3
    2f40:	be 01       	movw	r22, r28
    2f42:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
  Serial.flush();
    2f46:	88 e1       	ldi	r24, 0x18	; 24
    2f48:	93 e0       	ldi	r25, 0x03	; 3
    2f4a:	0e 94 b1 28 	call	0x5162	; 0x5162 <HardwareSerial::flush()>
  if(getSubCycleTime() >= STOP_PRINTING_DESCRIPTION_AT) { Serial.println(); return; }
    2f4e:	80 91 b2 00 	lds	r24, 0x00B2
    2f52:	80 3e       	cpi	r24, 0xE0	; 224
    2f54:	28 f0       	brcs	.+10     	; 0x2f60 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x32>
    2f56:	88 e1       	ldi	r24, 0x18	; 24
    2f58:	93 e0       	ldi	r25, 0x03	; 3
    2f5a:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    2f5e:	10 c0       	rjmp	.+32     	; 0x2f80 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x52>
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
    2f60:	ce 01       	movw	r24, r28
    2f62:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <strlen_P>
    2f66:	1a e0       	ldi	r17, 0x0A	; 10
    2f68:	18 1b       	sub	r17, r24
    2f6a:	02 c0       	rjmp	.+4      	; 0x2f70 <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x42>
    2f6c:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    2f70:	11 50       	subi	r17, 0x01	; 1
    2f72:	17 ff       	sbrs	r17, 7
    2f74:	fb cf       	rjmp	.-10     	; 0x2f6c <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)+0x3e>
  Serial.println(description);
    2f76:	88 e1       	ldi	r24, 0x18	; 24
    2f78:	93 e0       	ldi	r25, 0x03	; 3
    2f7a:	b7 01       	movw	r22, r14
    2f7c:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
  }
    2f80:	df 91       	pop	r29
    2f82:	cf 91       	pop	r28
    2f84:	1f 91       	pop	r17
    2f86:	ff 90       	pop	r15
    2f88:	ef 90       	pop	r14
    2f8a:	08 95       	ret

00002f8c <dumpCLIUsage()>:
  Serial.println(description);
  }

// Dump some brief CLI usage instructions to serial TX, which must be up and running.
// If this gets too big there is a risk of overrunning and missing the next tick...
static void dumpCLIUsage()
    2f8c:	0f 93       	push	r16
    2f8e:	1f 93       	push	r17
  {
  Serial.println();
    2f90:	08 e1       	ldi	r16, 0x18	; 24
    2f92:	13 e0       	ldi	r17, 0x03	; 3
    2f94:	c8 01       	movw	r24, r16
    2f96:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
  Serial.println(F("CLI usage:"));
    2f9a:	c8 01       	movw	r24, r16
    2f9c:	6e e8       	ldi	r22, 0x8E	; 142
    2f9e:	74 e0       	ldi	r23, 0x04	; 4
    2fa0:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
  printCLILine('?', F("this help"));
    2fa4:	8f e3       	ldi	r24, 0x3F	; 63
    2fa6:	64 e8       	ldi	r22, 0x84	; 132
    2fa8:	74 e0       	ldi	r23, 0x04	; 4
    2faa:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
#ifdef ENABLE_BOILER_HUB
  printCLILine(F("C M"), F("Central hub: minimum M mins on, 0 disabled"));
    2fae:	80 e8       	ldi	r24, 0x80	; 128
    2fb0:	94 e0       	ldi	r25, 0x04	; 4
    2fb2:	65 e5       	ldi	r22, 0x55	; 85
    2fb4:	74 e0       	ldi	r23, 0x04	; 4
    2fb6:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#endif
  printCLILine(F("D N"), F("Dump stats set N"));
    2fba:	81 e5       	ldi	r24, 0x51	; 81
    2fbc:	94 e0       	ldi	r25, 0x04	; 4
    2fbe:	60 e4       	ldi	r22, 0x40	; 64
    2fc0:	74 e0       	ldi	r23, 0x04	; 4
    2fc2:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('E', F("Exit CLI"));
    2fc6:	85 e4       	ldi	r24, 0x45	; 69
    2fc8:	67 e3       	ldi	r22, 0x37	; 55
    2fca:	74 e0       	ldi	r23, 0x04	; 4
    2fcc:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine('F', F("Frost"));
    2fd0:	86 e4       	ldi	r24, 0x46	; 70
    2fd2:	61 e3       	ldi	r22, 0x31	; 49
    2fd4:	74 e0       	ldi	r23, 0x04	; 4
    2fd6:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
#ifdef SETTABLE_TARGET_TEMPERATURES
  printCLILine(F("F CC"), F("set Frost temp CC"));
    2fda:	8c e2       	ldi	r24, 0x2C	; 44
    2fdc:	94 e0       	ldi	r25, 0x04	; 4
    2fde:	6a e1       	ldi	r22, 0x1A	; 26
    2fe0:	74 e0       	ldi	r23, 0x04	; 4
    2fe2:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#endif
#if defined(USE_MODULE_FHT8VSIMPLE) && defined(LOCAL_TRV)
  printCLILine('H', F("clear wireless FHT8V House codes"));
    2fe6:	88 e4       	ldi	r24, 0x48	; 72
    2fe8:	69 ef       	ldi	r22, 0xF9	; 249
    2fea:	73 e0       	ldi	r23, 0x03	; 3
    2fec:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine(F("H H1 H2"), F("set wireless FHT8V House codes 1&2"));
    2ff0:	81 ef       	ldi	r24, 0xF1	; 241
    2ff2:	93 e0       	ldi	r25, 0x03	; 3
    2ff4:	6e ec       	ldi	r22, 0xCE	; 206
    2ff6:	73 e0       	ldi	r23, 0x03	; 3
    2ff8:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#endif
  printCLILine('L', F("Learn to warm every 24h from now, clear if in frost mode, schedule 0"));
    2ffc:	8c e4       	ldi	r24, 0x4C	; 76
    2ffe:	69 e8       	ldi	r22, 0x89	; 137
    3000:	73 e0       	ldi	r23, 0x03	; 3
    3002:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine(F("L S"), F("Learn to warm every 24h from now, or clear if in frost mode, schedule S"));
    3006:	85 e8       	ldi	r24, 0x85	; 133
    3008:	93 e0       	ldi	r25, 0x03	; 3
    300a:	6d e3       	ldi	r22, 0x3D	; 61
    300c:	73 e0       	ldi	r23, 0x03	; 3
    300e:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(F("P HH MM"), F("Program: warm daily starting at HH MM schedule 0"));
    3012:	85 e3       	ldi	r24, 0x35	; 53
    3014:	93 e0       	ldi	r25, 0x03	; 3
    3016:	64 e0       	ldi	r22, 0x04	; 4
    3018:	73 e0       	ldi	r23, 0x03	; 3
    301a:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(F("P HH MM S"), F("Program: warm daily starting at HH MM schedule S"));
    301e:	8a ef       	ldi	r24, 0xFA	; 250
    3020:	92 e0       	ldi	r25, 0x02	; 2
    3022:	69 ec       	ldi	r22, 0xC9	; 201
    3024:	72 e0       	ldi	r23, 0x02	; 2
    3026:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('O', F("use default Open %"));
    302a:	8f e4       	ldi	r24, 0x4F	; 79
    302c:	66 eb       	ldi	r22, 0xB6	; 182
    302e:	72 e0       	ldi	r23, 0x02	; 2
    3030:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine(F("O PP"), F("minimum % for valve to be considered Open"));
    3034:	81 eb       	ldi	r24, 0xB1	; 177
    3036:	92 e0       	ldi	r25, 0x02	; 2
    3038:	67 e8       	ldi	r22, 0x87	; 135
    303a:	72 e0       	ldi	r23, 0x02	; 2
    303c:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#ifdef SUPPORT_BAKE
  printCLILine('Q', F("Quick Heat (BAKE)"));
    3040:	81 e5       	ldi	r24, 0x51	; 81
    3042:	65 e7       	ldi	r22, 0x75	; 117
    3044:	72 e0       	ldi	r23, 0x02	; 2
    3046:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
#endif
  printCLILine(F("R N"), F("dump Raw stats set N"));
    304a:	81 e7       	ldi	r24, 0x71	; 113
    304c:	92 e0       	ldi	r25, 0x02	; 2
    304e:	6c e5       	ldi	r22, 0x5C	; 92
    3050:	72 e0       	ldi	r23, 0x02	; 2
    3052:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('S', F("show Status and smart warming for next 24h"));
    3056:	83 e5       	ldi	r24, 0x53	; 83
    3058:	61 e3       	ldi	r22, 0x31	; 49
    305a:	72 e0       	ldi	r23, 0x02	; 2
    305c:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine(F("T HH MM"), F("set 24h Time"));
    3060:	89 e2       	ldi	r24, 0x29	; 41
    3062:	92 e0       	ldi	r25, 0x02	; 2
    3064:	6c e1       	ldi	r22, 0x1C	; 28
    3066:	72 e0       	ldi	r23, 0x02	; 2
    3068:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine('W', F("Warm"));
    306c:	87 e5       	ldi	r24, 0x57	; 87
    306e:	67 e1       	ldi	r22, 0x17	; 23
    3070:	72 e0       	ldi	r23, 0x02	; 2
    3072:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  printCLILine('V', F("Build/board revision/Version/date/time"));
    3076:	86 e5       	ldi	r24, 0x56	; 86
    3078:	60 ef       	ldi	r22, 0xF0	; 240
    307a:	71 e0       	ldi	r23, 0x01	; 1
    307c:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
#ifdef SETTABLE_TARGET_TEMPERATURES
  printCLILine(F("W CC"), F("set Warm temp CC"));
    3080:	8b ee       	ldi	r24, 0xEB	; 235
    3082:	91 e0       	ldi	r25, 0x01	; 1
    3084:	6a ed       	ldi	r22, 0xDA	; 218
    3086:	71 e0       	ldi	r23, 0x01	; 1
    3088:	0e 94 97 17 	call	0x2f2e	; 0x2f2e <printCLILine(__FlashStringHelper const*, __FlashStringHelper const*)>
#endif
  printCLILine('Z', F("Zap stats"));
    308c:	8a e5       	ldi	r24, 0x5A	; 90
    308e:	60 ed       	ldi	r22, 0xD0	; 208
    3090:	71 e0       	ldi	r23, 0x01	; 1
    3092:	0e 94 71 17 	call	0x2ee2	; 0x2ee2 <printCLILine(char, __FlashStringHelper const*)>
  Serial.println();
    3096:	c8 01       	movw	r24, r16
    3098:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
  }
    309c:	1f 91       	pop	r17
    309e:	0f 91       	pop	r16
    30a0:	08 95       	ret

000030a2 <handleLEARN(unsigned char)>:
#ifdef LEARN_BUTTON_AVAILABLE
// Handle learn button(s).
// First/primary button is 0, second is 1, etc.
// In simple mode: if in frost mode clear simple schedule else set repeat for every 24h from now.
// May be called from pushbutton or CLI UI components.
static void handleLEARN(const uint8_t which)
    30a2:	1f 93       	push	r17
    30a4:	18 2f       	mov	r17, r24
  {
  // Set simple schedule starting every 24h from a little before now and running for an hour or so.  
  if(isWarmModeDebounced) { setSimpleSchedule(getMinutesSinceMidnightLT(), which); }
    30a6:	80 91 c3 01 	lds	r24, 0x01C3
    30aa:	88 23       	and	r24, r24
    30ac:	31 f0       	breq	.+12     	; 0x30ba <handleLEARN(unsigned char)+0x18>
    30ae:	0e 94 34 14 	call	0x2868	; 0x2868 <getMinutesSinceMidnightLT()>
    30b2:	61 2f       	mov	r22, r17
    30b4:	0e 94 5a 15 	call	0x2ab4	; 0x2ab4 <setSimpleSchedule(unsigned int, unsigned char)>
    30b8:	03 c0       	rjmp	.+6      	; 0x30c0 <handleLEARN(unsigned char)+0x1e>
  // Clear simple schedule.
  else { clearSimpleSchedule(which); }
    30ba:	81 2f       	mov	r24, r17
    30bc:	0e 94 4e 15 	call	0x2a9c	; 0x2a9c <clearSimpleSchedule(unsigned char)>
  }
    30c0:	1f 91       	pop	r17
    30c2:	08 95       	ret

000030c4 <serialStatusReport()>:

'HC' introduces the optional FHT8V house codes section, if supported and codes are set.
eg 'HC99 99'
HChc1 hc2 are the house codes 1 and 2 for an FHT8V valve.
*/
void serialStatusReport()
    30c4:	df 92       	push	r13
    30c6:	ef 92       	push	r14
    30c8:	ff 92       	push	r15
    30ca:	0f 93       	push	r16
    30cc:	1f 93       	push	r17
    30ce:	cf 93       	push	r28
    30d0:	df 93       	push	r29
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    30d2:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    30d6:	d8 2e       	mov	r13, r24

  // Aim to overlap CPU usage with characters being TXed for throughput determined primarily by output size and baud.

  Serial.print('=');
    30d8:	88 e1       	ldi	r24, 0x18	; 24
    30da:	93 e0       	ldi	r25, 0x03	; 3
    30dc:	6d e3       	ldi	r22, 0x3D	; 61
    30de:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
#ifdef SUPPORT_BAKE
  Serial.print(inWarmModeDebounced() ? (inBakeModeDebounced() ? 'B' : 'W') : 'F');
    30e2:	80 91 c3 01 	lds	r24, 0x01C3
    30e6:	88 23       	and	r24, r24
    30e8:	11 f4       	brne	.+4      	; 0x30ee <serialStatusReport()+0x2a>
    30ea:	66 e4       	ldi	r22, 0x46	; 70
    30ec:	07 c0       	rjmp	.+14     	; 0x30fc <serialStatusReport()+0x38>
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
    30ee:	80 91 c5 01 	lds	r24, 0x01C5
    30f2:	88 23       	and	r24, r24
    30f4:	11 f4       	brne	.+4      	; 0x30fa <serialStatusReport()+0x36>
    30f6:	67 e5       	ldi	r22, 0x57	; 87
    30f8:	01 c0       	rjmp	.+2      	; 0x30fc <serialStatusReport()+0x38>
    30fa:	62 e4       	ldi	r22, 0x42	; 66

  // Aim to overlap CPU usage with characters being TXed for throughput determined primarily by output size and baud.

  Serial.print('=');
#ifdef SUPPORT_BAKE
  Serial.print(inWarmModeDebounced() ? (inBakeModeDebounced() ? 'B' : 'W') : 'F');
    30fc:	88 e1       	ldi	r24, 0x18	; 24
    30fe:	93 e0       	ldi	r25, 0x03	; 3
    3100:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
#else
  Serial.print(inWarmModeDebounced() ? 'W' : 'F');
#endif
  Serial.print(getTRVPercentOpen()); Serial.print('%'); // Target valve position.
    3104:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    3108:	68 2f       	mov	r22, r24
    310a:	88 e1       	ldi	r24, 0x18	; 24
    310c:	93 e0       	ldi	r25, 0x03	; 3
    310e:	4a e0       	ldi	r20, 0x0A	; 10
    3110:	50 e0       	ldi	r21, 0x00	; 0
    3112:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    3116:	88 e1       	ldi	r24, 0x18	; 24
    3118:	93 e0       	ldi	r25, 0x03	; 3
    311a:	65 e2       	ldi	r22, 0x25	; 37
    311c:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  const int temp = getTemperatureC16();
    3120:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <getTemperatureC16()>
    3124:	8c 01       	movw	r16, r24
  Serial.print('@'); Serial.print(temp >> 4); Serial.print('C'); // Unrounded whole degrees C.
    3126:	88 e1       	ldi	r24, 0x18	; 24
    3128:	93 e0       	ldi	r25, 0x03	; 3
    312a:	60 e4       	ldi	r22, 0x40	; 64
    312c:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    3130:	b8 01       	movw	r22, r16
    3132:	84 e0       	ldi	r24, 0x04	; 4
    3134:	75 95       	asr	r23
    3136:	67 95       	ror	r22
    3138:	8a 95       	dec	r24
    313a:	e1 f7       	brne	.-8      	; 0x3134 <serialStatusReport()+0x70>
    313c:	88 e1       	ldi	r24, 0x18	; 24
    313e:	93 e0       	ldi	r25, 0x03	; 3
    3140:	4a e0       	ldi	r20, 0x0A	; 10
    3142:	50 e0       	ldi	r21, 0x00	; 0
    3144:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    3148:	88 e1       	ldi	r24, 0x18	; 24
    314a:	93 e0       	ldi	r25, 0x03	; 3
    314c:	63 e4       	ldi	r22, 0x43	; 67
    314e:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
      Serial.print(temp & 0xf, HEX); // Show 16ths in hex.
    3152:	0f 70       	andi	r16, 0x0F	; 15
    3154:	10 70       	andi	r17, 0x00	; 0
    3156:	88 e1       	ldi	r24, 0x18	; 24
    3158:	93 e0       	ldi	r25, 0x03	; 3
    315a:	b8 01       	movw	r22, r16
    315c:	40 e1       	ldi	r20, 0x10	; 16
    315e:	50 e0       	ldi	r21, 0x00	; 0
    3160:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>

  Serial.print(';'); // End of initial section.
    3164:	88 e1       	ldi	r24, 0x18	; 24
    3166:	93 e0       	ldi	r25, 0x03	; 3
    3168:	6b e3       	ldi	r22, 0x3B	; 59
    316a:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  const uint_least8_t hh = getHoursLT();
    316e:	0e 94 49 14 	call	0x2892	; 0x2892 <getHoursLT()>
    3172:	e8 2e       	mov	r14, r24
  const uint_least8_t mm = getMinutesLT();
    3174:	0e 94 3d 14 	call	0x287a	; 0x287a <getMinutesLT()>
    3178:	18 2f       	mov	r17, r24
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);
    317a:	88 e1       	ldi	r24, 0x18	; 24
    317c:	93 e0       	ldi	r25, 0x03	; 3
    317e:	64 e5       	ldi	r22, 0x54	; 84
    3180:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    3184:	88 e1       	ldi	r24, 0x18	; 24
    3186:	93 e0       	ldi	r25, 0x03	; 3
    3188:	6e 2d       	mov	r22, r14
    318a:	4a e0       	ldi	r20, 0x0A	; 10
    318c:	50 e0       	ldi	r21, 0x00	; 0
    318e:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    3192:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    3196:	88 e1       	ldi	r24, 0x18	; 24
    3198:	93 e0       	ldi	r25, 0x03	; 3
    319a:	61 2f       	mov	r22, r17
    319c:	4a e0       	ldi	r20, 0x0A	; 10
    319e:	50 e0       	ldi	r21, 0x00	; 0
    31a0:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    31a4:	ff 24       	eor	r15, r15

  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    {
    Serial_print_space();
    31a6:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    uint_least16_t startMinutesSinceMidnightLT = getSimpleScheduleOn(scheduleNumber);
    31aa:	8f 2d       	mov	r24, r15
    31ac:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <getSimpleScheduleOn(unsigned char)>
    31b0:	fc 01       	movw	r30, r24
    const bool invalidStartTime = startMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int startH = invalidStartTime ? 255 : (startMinutesSinceMidnightLT / 60);
    31b2:	85 e0       	ldi	r24, 0x05	; 5
    31b4:	e0 3a       	cpi	r30, 0xA0	; 160
    31b6:	f8 07       	cpc	r31, r24
    31b8:	28 f0       	brcs	.+10     	; 0x31c4 <serialStatusReport()+0x100>
    31ba:	00 e0       	ldi	r16, 0x00	; 0
    31bc:	10 e0       	ldi	r17, 0x00	; 0
    31be:	cf ef       	ldi	r28, 0xFF	; 255
    31c0:	d0 e0       	ldi	r29, 0x00	; 0
    31c2:	0c c0       	rjmp	.+24     	; 0x31dc <serialStatusReport()+0x118>
    31c4:	cf 01       	movw	r24, r30
    31c6:	6c e3       	ldi	r22, 0x3C	; 60
    31c8:	70 e0       	ldi	r23, 0x00	; 0
    31ca:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    31ce:	eb 01       	movw	r28, r22
    const int startM = invalidStartTime ? 0 : (startMinutesSinceMidnightLT % 60);
    31d0:	cf 01       	movw	r24, r30
    31d2:	6c e3       	ldi	r22, 0x3C	; 60
    31d4:	70 e0       	ldi	r23, 0x00	; 0
    31d6:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    31da:	8c 01       	movw	r16, r24
    Serial.print('W'); Serial.print(startH); Serial_print_space(); Serial.print(startM);
    31dc:	88 e1       	ldi	r24, 0x18	; 24
    31de:	93 e0       	ldi	r25, 0x03	; 3
    31e0:	67 e5       	ldi	r22, 0x57	; 87
    31e2:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    31e6:	88 e1       	ldi	r24, 0x18	; 24
    31e8:	93 e0       	ldi	r25, 0x03	; 3
    31ea:	be 01       	movw	r22, r28
    31ec:	4a e0       	ldi	r20, 0x0A	; 10
    31ee:	50 e0       	ldi	r21, 0x00	; 0
    31f0:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    31f4:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    31f8:	88 e1       	ldi	r24, 0x18	; 24
    31fa:	93 e0       	ldi	r25, 0x03	; 3
    31fc:	b8 01       	movw	r22, r16
    31fe:	4a e0       	ldi	r20, 0x0A	; 10
    3200:	50 e0       	ldi	r21, 0x00	; 0
    3202:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    Serial_print_space();
    3206:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    uint_least16_t endMinutesSinceMidnightLT = getSimpleScheduleOff(scheduleNumber);
    320a:	8f 2d       	mov	r24, r15
    320c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <getSimpleScheduleOff(unsigned char)>
    3210:	fc 01       	movw	r30, r24
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    3212:	85 e0       	ldi	r24, 0x05	; 5
    3214:	e0 3a       	cpi	r30, 0xA0	; 160
    3216:	f8 07       	cpc	r31, r24
    3218:	28 f0       	brcs	.+10     	; 0x3224 <serialStatusReport()+0x160>
    321a:	00 e0       	ldi	r16, 0x00	; 0
    321c:	10 e0       	ldi	r17, 0x00	; 0
    321e:	cf ef       	ldi	r28, 0xFF	; 255
    3220:	d0 e0       	ldi	r29, 0x00	; 0
    3222:	0c c0       	rjmp	.+24     	; 0x323c <serialStatusReport()+0x178>
    3224:	cf 01       	movw	r24, r30
    3226:	6c e3       	ldi	r22, 0x3C	; 60
    3228:	70 e0       	ldi	r23, 0x00	; 0
    322a:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    322e:	eb 01       	movw	r28, r22
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    3230:	cf 01       	movw	r24, r30
    3232:	6c e3       	ldi	r22, 0x3C	; 60
    3234:	70 e0       	ldi	r23, 0x00	; 0
    3236:	0e 94 8e 2c 	call	0x591c	; 0x591c <__udivmodhi4>
    323a:	8c 01       	movw	r16, r24
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    323c:	88 e1       	ldi	r24, 0x18	; 24
    323e:	93 e0       	ldi	r25, 0x03	; 3
    3240:	66 e4       	ldi	r22, 0x46	; 70
    3242:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    3246:	88 e1       	ldi	r24, 0x18	; 24
    3248:	93 e0       	ldi	r25, 0x03	; 3
    324a:	be 01       	movw	r22, r28
    324c:	4a e0       	ldi	r20, 0x0A	; 10
    324e:	50 e0       	ldi	r21, 0x00	; 0
    3250:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    3254:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    3258:	88 e1       	ldi	r24, 0x18	; 24
    325a:	93 e0       	ldi	r25, 0x03	; 3
    325c:	b8 01       	movw	r22, r16
    325e:	4a e0       	ldi	r20, 0x0A	; 10
    3260:	50 e0       	ldi	r21, 0x00	; 0
    3262:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
  const uint_least8_t hh = getHoursLT();
  const uint_least8_t mm = getMinutesLT();
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);

  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    3266:	f3 94       	inc	r15
    3268:	82 e0       	ldi	r24, 0x02	; 2
    326a:	f8 16       	cp	r15, r24
    326c:	09 f0       	breq	.+2      	; 0x3270 <serialStatusReport()+0x1ac>
    326e:	9b cf       	rjmp	.-202    	; 0x31a6 <serialStatusReport()+0xe2>
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    }
  if(isAnyScheduleOnWARMNow()) { Serial.print('*'); } // Indicate at least one schedule should be on now.
    3270:	0e 94 95 15 	call	0x2b2a	; 0x2b2a <isAnyScheduleOnWARMNow()>
    3274:	88 23       	and	r24, r24
    3276:	29 f0       	breq	.+10     	; 0x3282 <serialStatusReport()+0x1be>
    3278:	88 e1       	ldi	r24, 0x18	; 24
    327a:	93 e0       	ldi	r25, 0x03	; 3
    327c:	6a e2       	ldi	r22, 0x2A	; 42
    327e:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>

#ifdef SETTABLE_TARGET_TEMPERATURES // Show thresholds and current target since no longer so easily deduced.
  Serial.print(';'); // Terminate previous section.
    3282:	88 e1       	ldi	r24, 0x18	; 24
    3284:	93 e0       	ldi	r25, 0x03	; 3
    3286:	6b e3       	ldi	r22, 0x3B	; 59
    3288:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  Serial.print('S'); // Current settable temperature target, and FROST and WARM settings.
    328c:	88 e1       	ldi	r24, 0x18	; 24
    328e:	93 e0       	ldi	r25, 0x03	; 3
    3290:	63 e5       	ldi	r22, 0x53	; 83
    3292:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  Serial.print(getTargetTempC());
    3296:	0e 94 94 04 	call	0x928	; 0x928 <getTargetTempC()>
    329a:	68 2f       	mov	r22, r24
    329c:	88 e1       	ldi	r24, 0x18	; 24
    329e:	93 e0       	ldi	r25, 0x03	; 3
    32a0:	4a e0       	ldi	r20, 0x0A	; 10
    32a2:	50 e0       	ldi	r21, 0x00	; 0
    32a4:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
  Serial_print_space();
    32a8:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
  Serial.print(getFROSTTargetC());
    32ac:	0e 94 97 04 	call	0x92e	; 0x92e <getFROSTTargetC()>
    32b0:	68 2f       	mov	r22, r24
    32b2:	88 e1       	ldi	r24, 0x18	; 24
    32b4:	93 e0       	ldi	r25, 0x03	; 3
    32b6:	4a e0       	ldi	r20, 0x0A	; 10
    32b8:	50 e0       	ldi	r21, 0x00	; 0
    32ba:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
  Serial_print_space();
    32be:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
  Serial.print(getWARMTargetC());
    32c2:	0e 94 a6 04 	call	0x94c	; 0x94c <getWARMTargetC()>
    32c6:	68 2f       	mov	r22, r24
    32c8:	88 e1       	ldi	r24, 0x18	; 24
    32ca:	93 e0       	ldi	r25, 0x03	; 3
    32cc:	4a e0       	ldi	r20, 0x0A	; 10
    32ce:	50 e0       	ldi	r21, 0x00	; 0
    32d0:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
  Serial_print_space();
    32d4:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
  // Show bias.
  Serial.print(hasEcoBias() ? 'e' : 'c'); // Show eco/comfort bias.
    32d8:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
    32dc:	88 23       	and	r24, r24
    32de:	11 f4       	brne	.+4      	; 0x32e4 <serialStatusReport()+0x220>
    32e0:	63 e6       	ldi	r22, 0x63	; 99
    32e2:	01 c0       	rjmp	.+2      	; 0x32e6 <serialStatusReport()+0x222>
    32e4:	65 e6       	ldi	r22, 0x65	; 101
    32e6:	88 e1       	ldi	r24, 0x18	; 24
    32e8:	93 e0       	ldi	r25, 0x03	; 3
    32ea:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  // Show warming predictions.
  Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f');
    32ee:	8e 2d       	mov	r24, r14
    32f0:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <shouldBeWarmedAtHour(unsigned char)>
    32f4:	88 23       	and	r24, r24
    32f6:	11 f4       	brne	.+4      	; 0x32fc <serialStatusReport()+0x238>
    32f8:	66 e6       	ldi	r22, 0x66	; 102
    32fa:	01 c0       	rjmp	.+2      	; 0x32fe <serialStatusReport()+0x23a>
    32fc:	67 e7       	ldi	r22, 0x77	; 119
    32fe:	88 e1       	ldi	r24, 0x18	; 24
    3300:	93 e0       	ldi	r25, 0x03	; 3
    3302:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  Serial.print(shouldBeWarmedAtHour(hh < 23 ? (hh+1) : 0) ? 'w' : 'f');
    3306:	86 e1       	ldi	r24, 0x16	; 22
    3308:	8e 15       	cp	r24, r14
    330a:	10 f4       	brcc	.+4      	; 0x3310 <serialStatusReport()+0x24c>
    330c:	80 e0       	ldi	r24, 0x00	; 0
    330e:	02 c0       	rjmp	.+4      	; 0x3314 <serialStatusReport()+0x250>
    3310:	8e 2d       	mov	r24, r14
    3312:	8f 5f       	subi	r24, 0xFF	; 255
    3314:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <shouldBeWarmedAtHour(unsigned char)>
    3318:	88 23       	and	r24, r24
    331a:	11 f4       	brne	.+4      	; 0x3320 <serialStatusReport()+0x25c>
    331c:	66 e6       	ldi	r22, 0x66	; 102
    331e:	01 c0       	rjmp	.+2      	; 0x3322 <serialStatusReport()+0x25e>
    3320:	67 e7       	ldi	r22, 0x77	; 119
    3322:	88 e1       	ldi	r24, 0x18	; 24
    3324:	93 e0       	ldi	r25, 0x03	; 3
    3326:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  // Show occupancy if known.
  if(isLikelyOccupied()) { Serial.print(isLikelyRecentlyOccupied() ? 'O' : 'o'); } // Show room occupied and how recently.
    332a:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <isLikelyOccupied()>
    332e:	88 23       	and	r24, r24
    3330:	59 f0       	breq	.+22     	; 0x3348 <serialStatusReport()+0x284>
    3332:	0e 94 e6 04 	call	0x9cc	; 0x9cc <isLikelyRecentlyOccupied()>
    3336:	88 23       	and	r24, r24
    3338:	11 f4       	brne	.+4      	; 0x333e <serialStatusReport()+0x27a>
    333a:	6f e6       	ldi	r22, 0x6F	; 111
    333c:	01 c0       	rjmp	.+2      	; 0x3340 <serialStatusReport()+0x27c>
    333e:	6f e4       	ldi	r22, 0x4F	; 79
    3340:	88 e1       	ldi	r24, 0x18	; 24
    3342:	93 e0       	ldi	r25, 0x03	; 3
    3344:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
#endif

#if defined(ENABLE_BOILER_HUB)
  // Print optional hub boiler-on-time section if apparently set (non-zero) and thus in hub mode.
  const uint8_t boilerOnMinutes = getMinBoilerOnMinutes();
    3348:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    334c:	18 2f       	mov	r17, r24
  if(boilerOnMinutes != 0)
    334e:	88 23       	and	r24, r24
    3350:	89 f0       	breq	.+34     	; 0x3374 <serialStatusReport()+0x2b0>
    {
    Serial.print(';'); // Terminate previous section.
    3352:	88 e1       	ldi	r24, 0x18	; 24
    3354:	93 e0       	ldi	r25, 0x03	; 3
    3356:	6b e3       	ldi	r22, 0x3B	; 59
    3358:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    Serial.print('C'); // Indicate central hub mode available.
    335c:	88 e1       	ldi	r24, 0x18	; 24
    335e:	93 e0       	ldi	r25, 0x03	; 3
    3360:	63 e4       	ldi	r22, 0x43	; 67
    3362:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    Serial.print(boilerOnMinutes); // Show min 'on' time, or zero if disabled.
    3366:	88 e1       	ldi	r24, 0x18	; 24
    3368:	93 e0       	ldi	r25, 0x03	; 3
    336a:	61 2f       	mov	r22, r17
    336c:	4a e0       	ldi	r20, 0x0A	; 10
    336e:	50 e0       	ldi	r21, 0x00	; 0
    3370:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    }
#endif

#if defined(USE_MODULE_FHT8VSIMPLE)
  // Print optional house code section if codes set.
  const uint8_t hc1 = FHT8VGetHC1();
    3374:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    3378:	18 2f       	mov	r17, r24
  if(hc1 != 255)
    337a:	8f 3f       	cpi	r24, 0xFF	; 255
    337c:	41 f1       	breq	.+80     	; 0x33ce <serialStatusReport()+0x30a>
    {
    Serial.print(';'); // Terminate previous section.
    337e:	88 e1       	ldi	r24, 0x18	; 24
    3380:	93 e0       	ldi	r25, 0x03	; 3
    3382:	6b e3       	ldi	r22, 0x3B	; 59
    3384:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    Serial.print(F("HC"));
    3388:	88 e1       	ldi	r24, 0x18	; 24
    338a:	93 e0       	ldi	r25, 0x03	; 3
    338c:	6b ea       	ldi	r22, 0xAB	; 171
    338e:	74 e0       	ldi	r23, 0x04	; 4
    3390:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
    Serial.print(hc1);
    3394:	88 e1       	ldi	r24, 0x18	; 24
    3396:	93 e0       	ldi	r25, 0x03	; 3
    3398:	61 2f       	mov	r22, r17
    339a:	4a e0       	ldi	r20, 0x0A	; 10
    339c:	50 e0       	ldi	r21, 0x00	; 0
    339e:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    Serial_print_space();
    33a2:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
    Serial.print(FHT8VGetHC2());
    33a6:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    33aa:	68 2f       	mov	r22, r24
    33ac:	88 e1       	ldi	r24, 0x18	; 24
    33ae:	93 e0       	ldi	r25, 0x03	; 3
    33b0:	4a e0       	ldi	r20, 0x0A	; 10
    33b2:	50 e0       	ldi	r21, 0x00	; 0
    33b4:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    if(!isSyncedWithFHT8V())
    33b8:	0e 94 63 09 	call	0x12c6	; 0x12c6 <isSyncedWithFHT8V()>
    33bc:	88 23       	and	r24, r24
    33be:	39 f4       	brne	.+14     	; 0x33ce <serialStatusReport()+0x30a>
      {
      Serial_print_space();
    33c0:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
      Serial.print('s'); // Indicate syncing with trailing lower-case 's' in field...
    33c4:	88 e1       	ldi	r24, 0x18	; 24
    33c6:	93 e0       	ldi	r25, 0x03	; 3
    33c8:	63 e7       	ldi	r22, 0x73	; 115
    33ca:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
      }
    }
#endif

  // Print optional min-valve-percentage open section if not at default value.
  const uint8_t minValvePcOpen = getMinValvePcReallyOpen();
    33ce:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    33d2:	18 2f       	mov	r17, r24
  if(DEFAULT_MIN_VALVE_PC_REALLY_OPEN != minValvePcOpen)
    33d4:	8a 30       	cpi	r24, 0x0A	; 10
    33d6:	89 f0       	breq	.+34     	; 0x33fa <serialStatusReport()+0x336>
    {
    Serial.print(';'); // Terminate previous section.
    33d8:	88 e1       	ldi	r24, 0x18	; 24
    33da:	93 e0       	ldi	r25, 0x03	; 3
    33dc:	6b e3       	ldi	r22, 0x3B	; 59
    33de:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    Serial.print('O');
    33e2:	88 e1       	ldi	r24, 0x18	; 24
    33e4:	93 e0       	ldi	r25, 0x03	; 3
    33e6:	6f e4       	ldi	r22, 0x4F	; 79
    33e8:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    Serial.print(minValvePcOpen);
    33ec:	88 e1       	ldi	r24, 0x18	; 24
    33ee:	93 e0       	ldi	r25, 0x03	; 3
    33f0:	61 2f       	mov	r22, r17
    33f2:	4a e0       	ldi	r20, 0x0A	; 10
    33f4:	50 e0       	ldi	r21, 0x00	; 0
    33f6:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    }

  // Terminate line.
  Serial.println();
    33fa:	88 e1       	ldi	r24, 0x18	; 24
    33fc:	93 e0       	ldi	r25, 0x03	; 3
    33fe:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>

  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  flushSerialSCTSensitive();
    3402:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    3406:	dd 20       	and	r13, r13
    3408:	11 f0       	breq	.+4      	; 0x340e <serialStatusReport()+0x34a>
    340a:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  }
    340e:	df 91       	pop	r29
    3410:	cf 91       	pop	r28
    3412:	1f 91       	pop	r17
    3414:	0f 91       	pop	r16
    3416:	ff 90       	pop	r15
    3418:	ef 90       	pop	r14
    341a:	df 90       	pop	r13
    341c:	08 95       	ret

0000341e <pollCLI(unsigned char)>:
#endif
// Used to poll user side for CLI input until specified sub-cycle time.
// A period of less than (say) 500ms will be difficult for direct human response on a raw terminal.
// A period of less than (say) 100ms is not recommended to avoid possibility of overrun on long interactions.
// NOT RENTRANT (eg uses static state for speed and code space).
void pollCLI(const uint8_t maxSCT)
    341e:	bf 92       	push	r11
    3420:	cf 92       	push	r12
    3422:	df 92       	push	r13
    3424:	ef 92       	push	r14
    3426:	ff 92       	push	r15
    3428:	0f 93       	push	r16
    342a:	1f 93       	push	r17
    342c:	df 93       	push	r29
    342e:	cf 93       	push	r28
    3430:	00 d0       	rcall	.+0      	; 0x3432 <pollCLI(unsigned char)+0x14>
    3432:	00 d0       	rcall	.+0      	; 0x3434 <pollCLI(unsigned char)+0x16>
    3434:	00 d0       	rcall	.+0      	; 0x3436 <pollCLI(unsigned char)+0x18>
    3436:	cd b7       	in	r28, 0x3d	; 61
    3438:	de b7       	in	r29, 0x3e	; 62
  {
  // Compute safe limit time given granularity of sleep and buffer fill.
  const uint8_t targetMaxSCT = (maxSCT <= MIN_POLL_SCT) ? ((uint8_t) 0) : ((uint8_t) (maxSCT - 1 - MIN_POLL_SCT));
    343a:	83 30       	cpi	r24, 0x03	; 3
    343c:	10 f4       	brcc	.+4      	; 0x3442 <pollCLI(unsigned char)+0x24>
    343e:	00 e0       	ldi	r16, 0x00	; 0
    3440:	02 c0       	rjmp	.+4      	; 0x3446 <pollCLI(unsigned char)+0x28>
    3442:	08 2f       	mov	r16, r24
    3444:	03 50       	subi	r16, 0x03	; 3
  if(getSubCycleTime() >= targetMaxSCT) { return; } // Too short to try.
    3446:	80 91 b2 00 	lds	r24, 0x00B2
    344a:	80 17       	cp	r24, r16
    344c:	08 f0       	brcs	.+2      	; 0x3450 <pollCLI(unsigned char)+0x32>
    344e:	d4 c2       	rjmp	.+1448   	; 0x39f8 <pollCLI(unsigned char)+0x5da>

  const bool neededWaking = powerUpSerialIfDisabled();
    3450:	0e 94 4c 11 	call	0x2298	; 0x2298 <powerUpSerialIfDisabled()>
    3454:	b8 2e       	mov	r11, r24
    3456:	04 c0       	rjmp	.+8      	; 0x3460 <pollCLI(unsigned char)+0x42>

  // Purge any stray pending input, such as a trailing LF from previous input.
  while(Serial.available() > 0) { Serial.read(); }
    3458:	88 e1       	ldi	r24, 0x18	; 24
    345a:	93 e0       	ldi	r25, 0x03	; 3
    345c:	0e 94 88 28 	call	0x5110	; 0x5110 <HardwareSerial::read()>
    3460:	88 e1       	ldi	r24, 0x18	; 24
    3462:	93 e0       	ldi	r25, 0x03	; 3
    3464:	0e 94 57 28 	call	0x50ae	; 0x50ae <HardwareSerial::available()>
    3468:	18 16       	cp	r1, r24
    346a:	19 06       	cpc	r1, r25
    346c:	ac f3       	brlt	.-22     	; 0x3458 <pollCLI(unsigned char)+0x3a>

  // Generate and flush prompt character to the user, after a CRLF to reduce ambiguity.
  Serial.println();
    346e:	88 e1       	ldi	r24, 0x18	; 24
    3470:	93 e0       	ldi	r25, 0x03	; 3
    3472:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
  Serial.print(CLIPromptChar);
    3476:	88 e1       	ldi	r24, 0x18	; 24
    3478:	93 e0       	ldi	r25, 0x03	; 3
    347a:	6e e3       	ldi	r22, 0x3E	; 62
    347c:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
  // Idle a short while to try to save energy, waiting for serial TX end and possible RX response start.
  flushSerialSCTSensitive();
    3480:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>
    3484:	10 e0       	ldi	r17, 0x00	; 0
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    {
    // Read next character if immediately available.
    if(Serial.available() > 0)
    3486:	88 e1       	ldi	r24, 0x18	; 24
    3488:	93 e0       	ldi	r25, 0x03	; 3
    348a:	0e 94 57 28 	call	0x50ae	; 0x50ae <HardwareSerial::available()>
    348e:	18 16       	cp	r1, r24
    3490:	19 06       	cpc	r1, r25
    3492:	8c f4       	brge	.+34     	; 0x34b6 <pollCLI(unsigned char)+0x98>
      {
      const int ic = Serial.read();
    3494:	88 e1       	ldi	r24, 0x18	; 24
    3496:	93 e0       	ldi	r25, 0x03	; 3
    3498:	0e 94 88 28 	call	0x5110	; 0x5110 <HardwareSerial::read()>
      if(('\r' == ic) || ('\n' == ic)) { break; } // Stop at CR, eg from CRLF, or LF.
    349c:	8d 30       	cpi	r24, 0x0D	; 13
    349e:	91 05       	cpc	r25, r1
    34a0:	c1 f0       	breq	.+48     	; 0x34d2 <pollCLI(unsigned char)+0xb4>
    34a2:	8a 30       	cpi	r24, 0x0A	; 10
    34a4:	91 05       	cpc	r25, r1
    34a6:	a9 f0       	breq	.+42     	; 0x34d2 <pollCLI(unsigned char)+0xb4>
      buf[n++] = (char) ic;
    34a8:	e1 2f       	mov	r30, r17
    34aa:	f0 e0       	ldi	r31, 0x00	; 0
    34ac:	e7 54       	subi	r30, 0x47	; 71
    34ae:	fe 4f       	sbci	r31, 0xFE	; 254
    34b0:	80 83       	st	Z, r24
    34b2:	1f 5f       	subi	r17, 0xFF	; 255
    34b4:	0b c0       	rjmp	.+22     	; 0x34cc <pollCLI(unsigned char)+0xae>
      continue;
      }
    // Quit WITHOUT PROCESSING THE POSSIBLY-INCOMPLETE INPUT if time limit is hit (or very close).
    const uint8_t sct = getSubCycleTime();
    34b6:	80 91 b2 00 	lds	r24, 0x00B2
    if(sct >= targetMaxSCT)
    34ba:	80 17       	cp	r24, r16
    34bc:	08 f0       	brcs	.+2      	; 0x34c0 <pollCLI(unsigned char)+0xa2>
    34be:	7a c2       	rjmp	.+1268   	; 0x39b4 <pollCLI(unsigned char)+0x596>
    34c0:	81 e0       	ldi	r24, 0x01	; 1
    34c2:	0e 94 7b 0e 	call	0x1cf6	; 0x1cf6 <idleCPU(signed char)>
    34c6:	81 e0       	ldi	r24, 0x01	; 1
    34c8:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
  // Read a line up to a terminating CR, either on its own or as part of CRLF.
  // (Note that command content and timing may be useful to fold into PRNG entropy pool.)
  static char buf[MAXIMUM_CLI_RESPONSE_CHARS+1]; // Note: static state, efficient for small command lines.  Space for terminating '\0'.
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    34cc:	19 30       	cpi	r17, 0x09	; 9
    34ce:	d8 f2       	brcs	.-74     	; 0x3486 <pollCLI(unsigned char)+0x68>
    34d0:	03 c0       	rjmp	.+6      	; 0x34d8 <pollCLI(unsigned char)+0xba>
#else
    burnHundredsOfCyclesProductivelyAndPoll(); // Use time time to poll for I/O, etc.
#endif
    }

  if(n > 0)
    34d2:	11 23       	and	r17, r17
    34d4:	09 f4       	brne	.+2      	; 0x34d8 <pollCLI(unsigned char)+0xba>
    34d6:	6e c2       	rjmp	.+1244   	; 0x39b4 <pollCLI(unsigned char)+0x596>
    {
    // Restart the CLI timer on receipt of plausible (ASCII) input (cf noise from UART floating or starting up),
    // Else print a very brief low-CPU-cost help message and give up as efficiently and safely and quickly as possible.
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    34d8:	80 91 b9 01 	lds	r24, 0x01B9
    34dc:	8f 53       	subi	r24, 0x3F	; 63
    34de:	8c 33       	cpi	r24, 0x3C	; 60
    34e0:	08 f0       	brcs	.+2      	; 0x34e4 <pollCLI(unsigned char)+0xc6>
    34e2:	43 c0       	rjmp	.+134    	; 0x356a <pollCLI(unsigned char)+0x14c>
// Starts up with full value to allow easy set of time, etc, without specially activating CLI.
#define CLI_DEFAULT_TIMEOUT_M 2
static uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    34e4:	82 e0       	ldi	r24, 0x02	; 2
    34e6:	80 93 04 01 	sts	0x0104, r24
      if(neededWaking) { powerDownSerial(); }
      return;
      }

    // Null-terminate the command line.
    buf[n] = '\0';
    34ea:	e1 2f       	mov	r30, r17
    34ec:	f0 e0       	ldi	r31, 0x00	; 0
    34ee:	e7 54       	subi	r30, 0x47	; 71
    34f0:	fe 4f       	sbci	r31, 0xFE	; 254
    34f2:	10 82       	st	Z, r1

    // Force to upper-case and echo the line received.
    strupr(buf);
    34f4:	89 eb       	ldi	r24, 0xB9	; 185
    34f6:	91 e0       	ldi	r25, 0x01	; 1
    34f8:	0e 94 1e 04 	call	0x83c	; 0x83c <strupr>
    Serial.println(buf);
    34fc:	88 e1       	ldi	r24, 0x18	; 24
    34fe:	93 e0       	ldi	r25, 0x03	; 3
    3500:	69 eb       	ldi	r22, 0xB9	; 185
    3502:	71 e0       	ldi	r23, 0x01	; 1
    3504:	0e 94 f7 2a 	call	0x55ee	; 0x55ee <Print::println(char const*)>

    // Process the input received, with action based on the first char...
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
    3508:	80 91 b9 01 	lds	r24, 0x01B9
    350c:	80 35       	cpi	r24, 0x50	; 80
    350e:	09 f4       	brne	.+2      	; 0x3512 <pollCLI(unsigned char)+0xf4>
    3510:	50 c1       	rjmp	.+672    	; 0x37b2 <pollCLI(unsigned char)+0x394>
    3512:	81 35       	cpi	r24, 0x51	; 81
    3514:	b4 f4       	brge	.+44     	; 0x3542 <pollCLI(unsigned char)+0x124>
    3516:	86 34       	cpi	r24, 0x46	; 70
    3518:	09 f4       	brne	.+2      	; 0x351c <pollCLI(unsigned char)+0xfe>
    351a:	d3 c0       	rjmp	.+422    	; 0x36c2 <pollCLI(unsigned char)+0x2a4>
    351c:	87 34       	cpi	r24, 0x47	; 71
    351e:	44 f4       	brge	.+16     	; 0x3530 <pollCLI(unsigned char)+0x112>
    3520:	84 34       	cpi	r24, 0x44	; 68
    3522:	09 f4       	brne	.+2      	; 0x3526 <pollCLI(unsigned char)+0x108>
    3524:	65 c0       	rjmp	.+202    	; 0x35f0 <pollCLI(unsigned char)+0x1d2>
    3526:	85 34       	cpi	r24, 0x45	; 69
    3528:	e4 f5       	brge	.+120    	; 0x35a2 <pollCLI(unsigned char)+0x184>
    352a:	83 34       	cpi	r24, 0x43	; 67
    352c:	19 f5       	brne	.+70     	; 0x3574 <pollCLI(unsigned char)+0x156>
    352e:	25 c0       	rjmp	.+74     	; 0x357a <pollCLI(unsigned char)+0x15c>
    3530:	8c 34       	cpi	r24, 0x4C	; 76
    3532:	09 f4       	brne	.+2      	; 0x3536 <pollCLI(unsigned char)+0x118>
    3534:	16 c1       	rjmp	.+556    	; 0x3762 <pollCLI(unsigned char)+0x344>
    3536:	8f 34       	cpi	r24, 0x4F	; 79
    3538:	09 f4       	brne	.+2      	; 0x353c <pollCLI(unsigned char)+0x11e>
    353a:	27 c1       	rjmp	.+590    	; 0x378a <pollCLI(unsigned char)+0x36c>
    353c:	88 34       	cpi	r24, 0x48	; 72
    353e:	d1 f4       	brne	.+52     	; 0x3574 <pollCLI(unsigned char)+0x156>
    3540:	d4 c0       	rjmp	.+424    	; 0x36ea <pollCLI(unsigned char)+0x2cc>
    3542:	84 35       	cpi	r24, 0x54	; 84
    3544:	09 f4       	brne	.+2      	; 0x3548 <pollCLI(unsigned char)+0x12a>
    3546:	bf c1       	rjmp	.+894    	; 0x38c6 <pollCLI(unsigned char)+0x4a8>
    3548:	85 35       	cpi	r24, 0x55	; 85
    354a:	34 f4       	brge	.+12     	; 0x3558 <pollCLI(unsigned char)+0x13a>
    354c:	82 35       	cpi	r24, 0x52	; 82
    354e:	61 f1       	breq	.+88     	; 0x35a8 <pollCLI(unsigned char)+0x18a>
    3550:	83 35       	cpi	r24, 0x53	; 83
    3552:	0c f0       	brlt	.+2      	; 0x3556 <pollCLI(unsigned char)+0x138>
    3554:	78 c1       	rjmp	.+752    	; 0x3846 <pollCLI(unsigned char)+0x428>
    3556:	70 c1       	rjmp	.+736    	; 0x3838 <pollCLI(unsigned char)+0x41a>
    3558:	87 35       	cpi	r24, 0x57	; 87
    355a:	09 f4       	brne	.+2      	; 0x355e <pollCLI(unsigned char)+0x140>
    355c:	e0 c1       	rjmp	.+960    	; 0x391e <pollCLI(unsigned char)+0x500>
    355e:	8a 35       	cpi	r24, 0x5A	; 90
    3560:	09 f4       	brne	.+2      	; 0x3564 <pollCLI(unsigned char)+0x146>
    3562:	f6 c1       	rjmp	.+1004   	; 0x3950 <pollCLI(unsigned char)+0x532>
    3564:	86 35       	cpi	r24, 0x56	; 86
    3566:	31 f4       	brne	.+12     	; 0x3574 <pollCLI(unsigned char)+0x156>
    3568:	d7 c1       	rjmp	.+942    	; 0x3918 <pollCLI(unsigned char)+0x4fa>
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    else
      {
      Serial.println(F("? for CLI help"));
    356a:	88 e1       	ldi	r24, 0x18	; 24
    356c:	93 e0       	ldi	r25, 0x03	; 3
    356e:	61 ec       	ldi	r22, 0xC1	; 193
    3570:	71 e0       	ldi	r23, 0x01	; 1
    3572:	1d c2       	rjmp	.+1082   	; 0x39ae <pollCLI(unsigned char)+0x590>
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
      {
      // Explicit request for help, or unrecognised first character.
      // Avoid showing status as may already be rather a lot of output.
      default: case '?': { dumpCLIUsage(); showStatus = false; break; }
    3574:	0e 94 c6 17 	call	0x2f8c	; 0x2f8c <dumpCLIUsage()>
    3578:	16 c2       	rjmp	.+1068   	; 0x39a6 <pollCLI(unsigned char)+0x588>
      case 'C':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "C 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    357a:	13 30       	cpi	r17, 0x03	; 3
    357c:	08 f4       	brcc	.+2      	; 0x3580 <pollCLI(unsigned char)+0x162>
    357e:	39 c2       	rjmp	.+1138   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    3580:	8b eb       	ldi	r24, 0xBB	; 187
    3582:	91 e0       	ldi	r25, 0x01	; 1
    3584:	60 e0       	ldi	r22, 0x00	; 0
    3586:	71 e0       	ldi	r23, 0x01	; 1
    3588:	ae 01       	movw	r20, r28
    358a:	4f 5f       	subi	r20, 0xFF	; 255
    358c:	5f 4f       	sbci	r21, 0xFF	; 255
    358e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    3592:	00 97       	sbiw	r24, 0x00	; 0
    3594:	09 f4       	brne	.+2      	; 0x3598 <pollCLI(unsigned char)+0x17a>
    3596:	2d c2       	rjmp	.+1114   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
          {
          const uint8_t m = (uint8_t) atoi(tok1);
    3598:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
          setMinBoilerOnMinutes(m);
    359c:	0e 94 0e 06 	call	0xc1c	; 0xc1c <setMinBoilerOnMinutes(unsigned char)>
    35a0:	28 c2       	rjmp	.+1104   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
        break;
        }
#endif

      // Exit/deactivate CLI immediately.
      case 'E': { CLITimeoutM = 0; break; }
    35a2:	10 92 04 01 	sts	0x0104, r1
    35a6:	25 c2       	rjmp	.+1098   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
      case 'R':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "R 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    35a8:	13 30       	cpi	r17, 0x03	; 3
    35aa:	08 f4       	brcc	.+2      	; 0x35ae <pollCLI(unsigned char)+0x190>
    35ac:	22 c2       	rjmp	.+1092   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    35ae:	8b eb       	ldi	r24, 0xBB	; 187
    35b0:	91 e0       	ldi	r25, 0x01	; 1
    35b2:	60 e0       	ldi	r22, 0x00	; 0
    35b4:	71 e0       	ldi	r23, 0x01	; 1
    35b6:	ae 01       	movw	r20, r28
    35b8:	4f 5f       	subi	r20, 0xFF	; 255
    35ba:	5f 4f       	sbci	r21, 0xFF	; 255
    35bc:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    35c0:	00 97       	sbiw	r24, 0x00	; 0
    35c2:	09 f4       	brne	.+2      	; 0x35c6 <pollCLI(unsigned char)+0x1a8>
    35c4:	16 c2       	rjmp	.+1068   	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
    35c6:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    35ca:	08 2f       	mov	r16, r24
    35cc:	10 e0       	ldi	r17, 0x00	; 0
          for(uint8_t hh = 0; hh < 24; ++hh)
            { Serial.print(getByHourStat(hh, setN)); Serial_print_space(); }
    35ce:	81 2f       	mov	r24, r17
    35d0:	60 2f       	mov	r22, r16
    35d2:	0e 94 69 05 	call	0xad2	; 0xad2 <getByHourStat(unsigned char, unsigned char)>
    35d6:	68 2f       	mov	r22, r24
    35d8:	88 e1       	ldi	r24, 0x18	; 24
    35da:	93 e0       	ldi	r25, 0x03	; 3
    35dc:	4a e0       	ldi	r20, 0x0A	; 10
    35de:	50 e0       	ldi	r21, 0x00	; 0
    35e0:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
    35e4:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "R 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
          for(uint8_t hh = 0; hh < 24; ++hh)
    35e8:	1f 5f       	subi	r17, 0xFF	; 255
    35ea:	18 31       	cpi	r17, 0x18	; 24
    35ec:	81 f7       	brne	.-32     	; 0x35ce <pollCLI(unsigned char)+0x1b0>
    35ee:	66 c1       	rjmp	.+716    	; 0x38bc <pollCLI(unsigned char)+0x49e>
      case 'D':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "D 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    35f0:	13 30       	cpi	r17, 0x03	; 3
    35f2:	08 f4       	brcc	.+2      	; 0x35f6 <pollCLI(unsigned char)+0x1d8>
    35f4:	d8 c1       	rjmp	.+944    	; 0x39a6 <pollCLI(unsigned char)+0x588>
    35f6:	8b eb       	ldi	r24, 0xBB	; 187
    35f8:	91 e0       	ldi	r25, 0x01	; 1
    35fa:	60 e0       	ldi	r22, 0x00	; 0
    35fc:	71 e0       	ldi	r23, 0x01	; 1
    35fe:	ae 01       	movw	r20, r28
    3600:	4f 5f       	subi	r20, 0xFF	; 255
    3602:	5f 4f       	sbci	r21, 0xFF	; 255
    3604:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    3608:	00 97       	sbiw	r24, 0x00	; 0
    360a:	09 f4       	brne	.+2      	; 0x360e <pollCLI(unsigned char)+0x1f0>
    360c:	cc c1       	rjmp	.+920    	; 0x39a6 <pollCLI(unsigned char)+0x588>
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
    360e:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    3612:	08 2f       	mov	r16, r24
          const uint8_t thisHH = getHoursLT();
    3614:	0e 94 49 14 	call	0x2892	; 0x2892 <getHoursLT()>
          const uint8_t lastHH = (thisHH > 0) ? (thisHH-1) : 23;
    3618:	88 23       	and	r24, r24
    361a:	19 f4       	brne	.+6      	; 0x3622 <pollCLI(unsigned char)+0x204>
    361c:	f7 e1       	ldi	r31, 0x17	; 23
    361e:	ff 2e       	mov	r15, r31
    3620:	02 c0       	rjmp	.+4      	; 0x3626 <pollCLI(unsigned char)+0x208>
    3622:	f8 2e       	mov	r15, r24
    3624:	fa 94       	dec	r15
    3626:	10 e0       	ldi	r17, 0x00	; 0
          for(uint8_t hh = 0; hh < 24; ++hh)
            {
            const uint8_t statRaw = getByHourStat(hh, setN);
    3628:	81 2f       	mov	r24, r17
    362a:	60 2f       	mov	r22, r16
    362c:	0e 94 69 05 	call	0xad2	; 0xad2 <getByHourStat(unsigned char, unsigned char)>
    3630:	68 2f       	mov	r22, r24
            // For unset stat show '-'...
            if(STATS_UNSET_BYTE == statRaw) { Serial.print('-'); }
    3632:	8f 3f       	cpi	r24, 0xFF	; 255
    3634:	21 f4       	brne	.+8      	; 0x363e <pollCLI(unsigned char)+0x220>
    3636:	88 e1       	ldi	r24, 0x18	; 24
    3638:	93 e0       	ldi	r25, 0x03	; 3
    363a:	6d e2       	ldi	r22, 0x2D	; 45
    363c:	1b c0       	rjmp	.+54     	; 0x3674 <pollCLI(unsigned char)+0x256>
            // ...else print more human-friendly version of stat.
            else switch(setN) // Relationship between stats set and type should probably be centralised to avoid getting out of sync with usage.
    363e:	04 30       	cpi	r16, 0x04	; 4
    3640:	18 f4       	brcc	.+6      	; 0x3648 <pollCLI(unsigned char)+0x22a>
    3642:	02 30       	cpi	r16, 0x02	; 2
    3644:	d0 f4       	brcc	.+52     	; 0x367a <pollCLI(unsigned char)+0x25c>
    3646:	03 c0       	rjmp	.+6      	; 0x364e <pollCLI(unsigned char)+0x230>
    3648:	04 30       	cpi	r16, 0x04	; 4
    364a:	49 f5       	brne	.+82     	; 0x369e <pollCLI(unsigned char)+0x280>
    364c:	22 c0       	rjmp	.+68     	; 0x3692 <pollCLI(unsigned char)+0x274>
              {
              case 0: case 1: { Serial.print((expandTempC16(statRaw)+8) >> 4); Serial.print('C'); break; } // Uncompanded temperature, rounded.
    364e:	0e 94 a8 05 	call	0xb50	; 0xb50 <expandTempC16(unsigned char)>
    3652:	bc 01       	movw	r22, r24
    3654:	68 5f       	subi	r22, 0xF8	; 248
    3656:	7f 4f       	sbci	r23, 0xFF	; 255
    3658:	e4 e0       	ldi	r30, 0x04	; 4
    365a:	75 95       	asr	r23
    365c:	67 95       	ror	r22
    365e:	ea 95       	dec	r30
    3660:	e1 f7       	brne	.-8      	; 0x365a <pollCLI(unsigned char)+0x23c>
    3662:	88 e1       	ldi	r24, 0x18	; 24
    3664:	93 e0       	ldi	r25, 0x03	; 3
    3666:	4a e0       	ldi	r20, 0x0A	; 10
    3668:	50 e0       	ldi	r21, 0x00	; 0
    366a:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    366e:	88 e1       	ldi	r24, 0x18	; 24
    3670:	93 e0       	ldi	r25, 0x03	; 3
    3672:	63 e4       	ldi	r22, 0x43	; 67
    3674:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
    3678:	12 c0       	rjmp	.+36     	; 0x369e <pollCLI(unsigned char)+0x280>
              case 2: case 3: { Serial.print(((int)statRaw) << 2); break; } // Uncompressed ambient light level.
    367a:	70 e0       	ldi	r23, 0x00	; 0
    367c:	66 0f       	add	r22, r22
    367e:	77 1f       	adc	r23, r23
    3680:	66 0f       	add	r22, r22
    3682:	77 1f       	adc	r23, r23
    3684:	88 e1       	ldi	r24, 0x18	; 24
    3686:	93 e0       	ldi	r25, 0x03	; 3
    3688:	4a e0       	ldi	r20, 0x0A	; 10
    368a:	50 e0       	ldi	r21, 0x00	; 0
    368c:	0e 94 e1 2a 	call	0x55c2	; 0x55c2 <Print::print(int, int)>
    3690:	06 c0       	rjmp	.+12     	; 0x369e <pollCLI(unsigned char)+0x280>
              case 4: { Serial.print(statRaw, HEX); break; } // Warm mode usage over week.
    3692:	88 e1       	ldi	r24, 0x18	; 24
    3694:	93 e0       	ldi	r25, 0x03	; 3
    3696:	40 e1       	ldi	r20, 0x10	; 16
    3698:	50 e0       	ldi	r21, 0x00	; 0
    369a:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
              }
            if(hh == lastHH) { Serial.print('<'); } // Highlight most recent stat in this set.
    369e:	1f 15       	cp	r17, r15
    36a0:	29 f4       	brne	.+10     	; 0x36ac <pollCLI(unsigned char)+0x28e>
    36a2:	88 e1       	ldi	r24, 0x18	; 24
    36a4:	93 e0       	ldi	r25, 0x03	; 3
    36a6:	6c e3       	ldi	r22, 0x3C	; 60
    36a8:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
            Serial_print_space();
    36ac:	0e 94 64 17 	call	0x2ec8	; 0x2ec8 <Serial_print_space()>
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
          const uint8_t thisHH = getHoursLT();
          const uint8_t lastHH = (thisHH > 0) ? (thisHH-1) : 23;
          for(uint8_t hh = 0; hh < 24; ++hh)
    36b0:	1f 5f       	subi	r17, 0xFF	; 255
    36b2:	18 31       	cpi	r17, 0x18	; 24
    36b4:	09 f0       	breq	.+2      	; 0x36b8 <pollCLI(unsigned char)+0x29a>
    36b6:	b8 cf       	rjmp	.-144    	; 0x3628 <pollCLI(unsigned char)+0x20a>
              case 4: { Serial.print(statRaw, HEX); break; } // Warm mode usage over week.
              }
            if(hh == lastHH) { Serial.print('<'); } // Highlight most recent stat in this set.
            Serial_print_space();
            }
          Serial.println();
    36b8:	88 e1       	ldi	r24, 0x18	; 24
    36ba:	93 e0       	ldi	r25, 0x03	; 3
    36bc:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    36c0:	72 c1       	rjmp	.+740    	; 0x39a6 <pollCLI(unsigned char)+0x588>
      case 'F':
        {
#ifdef SETTABLE_TARGET_TEMPERATURES
        char *last; // Used by strtok_r().
        char *tok1;
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    36c2:	13 30       	cpi	r17, 0x03	; 3
    36c4:	08 f4       	brcc	.+2      	; 0x36c8 <pollCLI(unsigned char)+0x2aa>
    36c6:	81 c1       	rjmp	.+770    	; 0x39ca <pollCLI(unsigned char)+0x5ac>
    36c8:	8b eb       	ldi	r24, 0xBB	; 187
    36ca:	91 e0       	ldi	r25, 0x01	; 1
    36cc:	60 e0       	ldi	r22, 0x00	; 0
    36ce:	71 e0       	ldi	r23, 0x01	; 1
    36d0:	ae 01       	movw	r20, r28
    36d2:	4f 5f       	subi	r20, 0xFF	; 255
    36d4:	5f 4f       	sbci	r21, 0xFF	; 255
    36d6:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    36da:	00 97       	sbiw	r24, 0x00	; 0
    36dc:	09 f4       	brne	.+2      	; 0x36e0 <pollCLI(unsigned char)+0x2c2>
    36de:	75 c1       	rjmp	.+746    	; 0x39ca <pollCLI(unsigned char)+0x5ac>
          {
          const uint8_t tempC = (uint8_t) atoi(tok1);
    36e0:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
          if(!setFROSTTargetC(tempC)) { InvalidIgnored(); }
    36e4:	0e 94 30 06 	call	0xc60	; 0xc60 <setFROSTTargetC(unsigned char)>
    36e8:	2d c1       	rjmp	.+602    	; 0x3944 <pollCLI(unsigned char)+0x526>
      case 'H':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "H 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    36ea:	15 30       	cpi	r17, 0x05	; 5
    36ec:	08 f4       	brcc	.+2      	; 0x36f0 <pollCLI(unsigned char)+0x2d2>
    36ee:	72 c1       	rjmp	.+740    	; 0x39d4 <pollCLI(unsigned char)+0x5b6>
    36f0:	8b eb       	ldi	r24, 0xBB	; 187
    36f2:	91 e0       	ldi	r25, 0x01	; 1
    36f4:	60 e0       	ldi	r22, 0x00	; 0
    36f6:	71 e0       	ldi	r23, 0x01	; 1
    36f8:	ae 01       	movw	r20, r28
    36fa:	4f 5f       	subi	r20, 0xFF	; 255
    36fc:	5f 4f       	sbci	r21, 0xFF	; 255
    36fe:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    3702:	7c 01       	movw	r14, r24
    3704:	00 97       	sbiw	r24, 0x00	; 0
    3706:	09 f4       	brne	.+2      	; 0x370a <pollCLI(unsigned char)+0x2ec>
    3708:	65 c1       	rjmp	.+714    	; 0x39d4 <pollCLI(unsigned char)+0x5b6>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    370a:	80 e0       	ldi	r24, 0x00	; 0
    370c:	90 e0       	ldi	r25, 0x00	; 0
    370e:	60 e0       	ldi	r22, 0x00	; 0
    3710:	71 e0       	ldi	r23, 0x01	; 1
    3712:	ae 01       	movw	r20, r28
    3714:	4f 5f       	subi	r20, 0xFF	; 255
    3716:	5f 4f       	sbci	r21, 0xFF	; 255
    3718:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    371c:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    371e:	00 97       	sbiw	r24, 0x00	; 0
    3720:	09 f4       	brne	.+2      	; 0x3724 <pollCLI(unsigned char)+0x306>
    3722:	67 c1       	rjmp	.+718    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
            {
            const int hc1 = atoi(tok1);
    3724:	c7 01       	movw	r24, r14
    3726:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    372a:	7c 01       	movw	r14, r24
            const int hc2 = atoi(tok2);
    372c:	c8 01       	movw	r24, r16
    372e:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    3732:	8c 01       	movw	r16, r24
            if((hc1 < 0) || (hc1 > 99) || (hc2 < 0) || (hc2 > 99)) { InvalidIgnored(); }
    3734:	24 e6       	ldi	r18, 0x64	; 100
    3736:	e2 16       	cp	r14, r18
    3738:	f1 04       	cpc	r15, r1
    373a:	08 f0       	brcs	.+2      	; 0x373e <pollCLI(unsigned char)+0x320>
    373c:	06 c1       	rjmp	.+524    	; 0x394a <pollCLI(unsigned char)+0x52c>
    373e:	97 fd       	sbrc	r25, 7
    3740:	04 c1       	rjmp	.+520    	; 0x394a <pollCLI(unsigned char)+0x52c>
    3742:	84 36       	cpi	r24, 0x64	; 100
    3744:	91 05       	cpc	r25, r1
    3746:	0c f0       	brlt	.+2      	; 0x374a <pollCLI(unsigned char)+0x32c>
    3748:	00 c1       	rjmp	.+512    	; 0x394a <pollCLI(unsigned char)+0x52c>
            else
              {
              FHT8VSetHC1(hc1);
    374a:	8e 2d       	mov	r24, r14
    374c:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <FHT8VSetHC1(unsigned char)>
              FHT8VSetHC2(hc2);
    3750:	80 2f       	mov	r24, r16
    3752:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <FHT8VSetHC2(unsigned char)>
    3756:	02 c0       	rjmp	.+4      	; 0x375c <pollCLI(unsigned char)+0x33e>
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
          {
          FHT8VClearHC();
    3758:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <FHT8VClearHC()>
          FHT8VSyncAndTXReset(); // Force into unsynchronized state.
    375c:	0e 94 6f 09 	call	0x12de	; 0x12de <FHT8VSyncAndTXReset()>
    3760:	48 c1       	rjmp	.+656    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
        int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "L 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    3762:	13 30       	cpi	r17, 0x03	; 3
    3764:	08 f4       	brcc	.+2      	; 0x3768 <pollCLI(unsigned char)+0x34a>
    3766:	39 c1       	rjmp	.+626    	; 0x39da <pollCLI(unsigned char)+0x5bc>
    3768:	8b eb       	ldi	r24, 0xBB	; 187
    376a:	91 e0       	ldi	r25, 0x01	; 1
    376c:	60 e0       	ldi	r22, 0x00	; 0
    376e:	71 e0       	ldi	r23, 0x01	; 1
    3770:	ae 01       	movw	r20, r28
    3772:	4f 5f       	subi	r20, 0xFF	; 255
    3774:	5f 4f       	sbci	r21, 0xFF	; 255
    3776:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    377a:	00 97       	sbiw	r24, 0x00	; 0
    377c:	09 f4       	brne	.+2      	; 0x3780 <pollCLI(unsigned char)+0x362>
    377e:	2d c1       	rjmp	.+602    	; 0x39da <pollCLI(unsigned char)+0x5bc>
          {
          s = atoi(tok1);
    3780:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
          }
//#endif
        handleLEARN((uint8_t) s); break;
    3784:	0e 94 51 18 	call	0x30a2	; 0x30a2 <handleLEARN(unsigned char)>
    3788:	34 c1       	rjmp	.+616    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
      case 'O':
        {
        uint8_t minPcOpen = 0; // Will clear override and use default threshold.
        char *last; // Used by strtok_r().
        char *tok1;
        if((n > 1) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    378a:	12 30       	cpi	r17, 0x02	; 2
    378c:	08 f4       	brcc	.+2      	; 0x3790 <pollCLI(unsigned char)+0x372>
    378e:	28 c1       	rjmp	.+592    	; 0x39e0 <pollCLI(unsigned char)+0x5c2>
    3790:	8b eb       	ldi	r24, 0xBB	; 187
    3792:	91 e0       	ldi	r25, 0x01	; 1
    3794:	60 e0       	ldi	r22, 0x00	; 0
    3796:	71 e0       	ldi	r23, 0x01	; 1
    3798:	ae 01       	movw	r20, r28
    379a:	4f 5f       	subi	r20, 0xFF	; 255
    379c:	5f 4f       	sbci	r21, 0xFF	; 255
    379e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    37a2:	00 97       	sbiw	r24, 0x00	; 0
    37a4:	09 f4       	brne	.+2      	; 0x37a8 <pollCLI(unsigned char)+0x38a>
    37a6:	1c c1       	rjmp	.+568    	; 0x39e0 <pollCLI(unsigned char)+0x5c2>
          { minPcOpen = (uint8_t) atoi(tok1); }
    37a8:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
        setMinValvePcReallyOpen(minPcOpen);
    37ac:	0e 94 fe 05 	call	0xbfc	; 0xbfc <setMinValvePcReallyOpen(unsigned char)>
    37b0:	20 c1       	rjmp	.+576    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
      case 'P':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "P 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    37b2:	15 30       	cpi	r17, 0x05	; 5
    37b4:	08 f4       	brcc	.+2      	; 0x37b8 <pollCLI(unsigned char)+0x39a>
    37b6:	1d c1       	rjmp	.+570    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    37b8:	8b eb       	ldi	r24, 0xBB	; 187
    37ba:	91 e0       	ldi	r25, 0x01	; 1
    37bc:	60 e0       	ldi	r22, 0x00	; 0
    37be:	71 e0       	ldi	r23, 0x01	; 1
    37c0:	6e 01       	movw	r12, r28
    37c2:	08 94       	sec
    37c4:	c1 1c       	adc	r12, r1
    37c6:	d1 1c       	adc	r13, r1
    37c8:	a6 01       	movw	r20, r12
    37ca:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    37ce:	7c 01       	movw	r14, r24
    37d0:	00 97       	sbiw	r24, 0x00	; 0
    37d2:	09 f4       	brne	.+2      	; 0x37d6 <pollCLI(unsigned char)+0x3b8>
    37d4:	0e c1       	rjmp	.+540    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    37d6:	80 e0       	ldi	r24, 0x00	; 0
    37d8:	90 e0       	ldi	r25, 0x00	; 0
    37da:	60 e0       	ldi	r22, 0x00	; 0
    37dc:	71 e0       	ldi	r23, 0x01	; 1
    37de:	a6 01       	movw	r20, r12
    37e0:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    37e4:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    37e6:	00 97       	sbiw	r24, 0x00	; 0
    37e8:	09 f4       	brne	.+2      	; 0x37ec <pollCLI(unsigned char)+0x3ce>
    37ea:	03 c1       	rjmp	.+518    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
            {
            const int hh = atoi(tok1);
    37ec:	c7 01       	movw	r24, r14
    37ee:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    37f2:	7c 01       	movw	r14, r24
            const int mm = atoi(tok2);
    37f4:	c8 01       	movw	r24, r16
    37f6:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    37fa:	8c 01       	movw	r16, r24
            int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1         
            char *tok3 = strtok_r(NULL, " ", &last);
    37fc:	80 e0       	ldi	r24, 0x00	; 0
    37fe:	90 e0       	ldi	r25, 0x00	; 0
    3800:	60 e0       	ldi	r22, 0x00	; 0
    3802:	71 e0       	ldi	r23, 0x01	; 1
    3804:	a6 01       	movw	r20, r12
    3806:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
            if(NULL != tok3)
    380a:	00 97       	sbiw	r24, 0x00	; 0
    380c:	19 f4       	brne	.+6      	; 0x3814 <pollCLI(unsigned char)+0x3f6>
    380e:	60 e0       	ldi	r22, 0x00	; 0
    3810:	70 e0       	ldi	r23, 0x00	; 0
    3812:	03 c0       	rjmp	.+6      	; 0x381a <pollCLI(unsigned char)+0x3fc>
              {
              s = atoi(tok3);
    3814:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    3818:	bc 01       	movw	r22, r24
              }
//#endif
            // Does not fully validate user inputs (eg for -ve values), but cannot set impossible values.
            if(!setSimpleSchedule((uint_least16_t) ((60 * hh) + mm), (uint8_t)s)) { InvalidIgnored(); }
    381a:	8c e3       	ldi	r24, 0x3C	; 60
    381c:	90 e0       	ldi	r25, 0x00	; 0
    381e:	9c 01       	movw	r18, r24
    3820:	e2 9e       	mul	r14, r18
    3822:	c0 01       	movw	r24, r0
    3824:	e3 9e       	mul	r14, r19
    3826:	90 0d       	add	r25, r0
    3828:	f2 9e       	mul	r15, r18
    382a:	90 0d       	add	r25, r0
    382c:	11 24       	eor	r1, r1
    382e:	80 0f       	add	r24, r16
    3830:	91 1f       	adc	r25, r17
    3832:	0e 94 5a 15 	call	0x2ab4	; 0x2ab4 <setSimpleSchedule(unsigned int, unsigned char)>
    3836:	86 c0       	rjmp	.+268    	; 0x3944 <pollCLI(unsigned char)+0x526>
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
    3838:	81 e0       	ldi	r24, 0x01	; 1
    383a:	80 93 c4 01 	sts	0x01C4, r24
    383e:	8e e1       	ldi	r24, 0x1E	; 30
    3840:	80 93 c5 01 	sts	0x01C5, r24
    3844:	d6 c0       	rjmp	.+428    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
#endif

      // Status line and smart/scheduled warming prediction request.
      case 'S':
        {
        Serial.print(F("Reset count: "));
    3846:	88 e1       	ldi	r24, 0x18	; 24
    3848:	93 e0       	ldi	r25, 0x03	; 3
    384a:	63 eb       	ldi	r22, 0xB3	; 179
    384c:	71 e0       	ldi	r23, 0x01	; 1
    384e:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    3852:	f9 99       	sbic	0x1f, 1	; 31
    3854:	fe cf       	rjmp	.-4      	; 0x3852 <pollCLI(unsigned char)+0x434>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    3856:	86 e0       	ldi	r24, 0x06	; 6
    3858:	90 e0       	ldi	r25, 0x00	; 0
    385a:	92 bd       	out	0x22, r25	; 34
    385c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    385e:	f8 9a       	sbi	0x1f, 0	; 31
    3860:	60 b5       	in	r22, 0x20	; 32
        const uint8_t resetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
        Serial.print(resetCount);
    3862:	88 e1       	ldi	r24, 0x18	; 24
    3864:	93 e0       	ldi	r25, 0x03	; 3
    3866:	4a e0       	ldi	r20, 0x0A	; 10
    3868:	50 e0       	ldi	r21, 0x00	; 0
    386a:	0e 94 8f 2a 	call	0x551e	; 0x551e <Print::print(unsigned char, int)>
        Serial.println();
    386e:	88 e1       	ldi	r24, 0x18	; 24
    3870:	93 e0       	ldi	r25, 0x03	; 3
    3872:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
        uint_least8_t hh = getHoursLT();
    3876:	0e 94 49 14 	call	0x2892	; 0x2892 <getHoursLT()>
    387a:	f8 2e       	mov	r15, r24
        Serial.print(F("Smart warming: "));
    387c:	88 e1       	ldi	r24, 0x18	; 24
    387e:	93 e0       	ldi	r25, 0x03	; 3
    3880:	63 ea       	ldi	r22, 0xA3	; 163
    3882:	71 e0       	ldi	r23, 0x01	; 1
    3884:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
    3888:	08 e1       	ldi	r16, 0x18	; 24
    388a:	10 e0       	ldi	r17, 0x00	; 0
    388c:	11 c0       	rjmp	.+34     	; 0x38b0 <pollCLI(unsigned char)+0x492>
        for(int i = 24; --i >= 0; )
          {
          Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f'); // TODO: show 'W' for scheduled WARM mode.
    388e:	8f 2d       	mov	r24, r15
    3890:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <shouldBeWarmedAtHour(unsigned char)>
    3894:	88 23       	and	r24, r24
    3896:	11 f4       	brne	.+4      	; 0x389c <pollCLI(unsigned char)+0x47e>
    3898:	66 e6       	ldi	r22, 0x66	; 102
    389a:	01 c0       	rjmp	.+2      	; 0x389e <pollCLI(unsigned char)+0x480>
    389c:	67 e7       	ldi	r22, 0x77	; 119
    389e:	88 e1       	ldi	r24, 0x18	; 24
    38a0:	93 e0       	ldi	r25, 0x03	; 3
    38a2:	0e 94 b3 29 	call	0x5366	; 0x5366 <Print::print(char)>
          if(++hh > 23) { hh = 0; }
    38a6:	f3 94       	inc	r15
    38a8:	37 e1       	ldi	r19, 0x17	; 23
    38aa:	3f 15       	cp	r19, r15
    38ac:	08 f4       	brcc	.+2      	; 0x38b0 <pollCLI(unsigned char)+0x492>
    38ae:	ff 24       	eor	r15, r15
        const uint8_t resetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
        Serial.print(resetCount);
        Serial.println();
        uint_least8_t hh = getHoursLT();
        Serial.print(F("Smart warming: "));
        for(int i = 24; --i >= 0; )
    38b0:	01 50       	subi	r16, 0x01	; 1
    38b2:	10 40       	sbci	r17, 0x00	; 0
    38b4:	8f ef       	ldi	r24, 0xFF	; 255
    38b6:	0f 3f       	cpi	r16, 0xFF	; 255
    38b8:	18 07       	cpc	r17, r24
    38ba:	49 f7       	brne	.-46     	; 0x388e <pollCLI(unsigned char)+0x470>
          {
          Serial.print(shouldBeWarmedAtHour(hh) ? 'w' : 'f'); // TODO: show 'W' for scheduled WARM mode.
          if(++hh > 23) { hh = 0; }
          }
        Serial.println();
    38bc:	88 e1       	ldi	r24, 0x18	; 24
    38be:	93 e0       	ldi	r25, 0x03	; 3
    38c0:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    38c4:	96 c0       	rjmp	.+300    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
      case 'T':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "T 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    38c6:	15 30       	cpi	r17, 0x05	; 5
    38c8:	08 f4       	brcc	.+2      	; 0x38cc <pollCLI(unsigned char)+0x4ae>
    38ca:	93 c0       	rjmp	.+294    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    38cc:	8b eb       	ldi	r24, 0xBB	; 187
    38ce:	91 e0       	ldi	r25, 0x01	; 1
    38d0:	60 e0       	ldi	r22, 0x00	; 0
    38d2:	71 e0       	ldi	r23, 0x01	; 1
    38d4:	7e 01       	movw	r14, r28
    38d6:	08 94       	sec
    38d8:	e1 1c       	adc	r14, r1
    38da:	f1 1c       	adc	r15, r1
    38dc:	a7 01       	movw	r20, r14
    38de:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    38e2:	8c 01       	movw	r16, r24
    38e4:	00 97       	sbiw	r24, 0x00	; 0
    38e6:	09 f4       	brne	.+2      	; 0x38ea <pollCLI(unsigned char)+0x4cc>
    38e8:	84 c0       	rjmp	.+264    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    38ea:	80 e0       	ldi	r24, 0x00	; 0
    38ec:	90 e0       	ldi	r25, 0x00	; 0
    38ee:	60 e0       	ldi	r22, 0x00	; 0
    38f0:	71 e0       	ldi	r23, 0x01	; 1
    38f2:	a7 01       	movw	r20, r14
    38f4:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    38f8:	7c 01       	movw	r14, r24
          if(NULL != tok2)
    38fa:	00 97       	sbiw	r24, 0x00	; 0
    38fc:	09 f4       	brne	.+2      	; 0x3900 <pollCLI(unsigned char)+0x4e2>
    38fe:	79 c0       	rjmp	.+242    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
            {
            const int hh = atoi(tok1);
    3900:	c8 01       	movw	r24, r16
    3902:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    3906:	8c 01       	movw	r16, r24
            const int mm = atoi(tok2);
    3908:	c7 01       	movw	r24, r14
    390a:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
    390e:	bc 01       	movw	r22, r24
            // TODO: zap collected stats if time change too large (eg >> 1h).
            if(!setHoursMinutesLT(hh, mm)) { InvalidIgnored(); }
    3910:	c8 01       	movw	r24, r16
    3912:	0e 94 04 15 	call	0x2a08	; 0x2a08 <setHoursMinutesLT(int, int)>
    3916:	16 c0       	rjmp	.+44     	; 0x3944 <pollCLI(unsigned char)+0x526>
        }

      // Version information printed as one line to serial, machine- and human- parseable.
      case 'V':
        {
        serialPrintlnBuildVersion();
    3918:	0e 94 f4 20 	call	0x41e8	; 0x41e8 <serialPrintlnBuildVersion()>
    391c:	6a c0       	rjmp	.+212    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
      case 'W':
        {
#ifdef SETTABLE_TARGET_TEMPERATURES
        char *last; // Used by strtok_r().
        char *tok1;
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    391e:	13 30       	cpi	r17, 0x03	; 3
    3920:	08 f4       	brcc	.+2      	; 0x3924 <pollCLI(unsigned char)+0x506>
    3922:	60 c0       	rjmp	.+192    	; 0x39e4 <pollCLI(unsigned char)+0x5c6>
    3924:	8b eb       	ldi	r24, 0xBB	; 187
    3926:	91 e0       	ldi	r25, 0x01	; 1
    3928:	60 e0       	ldi	r22, 0x00	; 0
    392a:	71 e0       	ldi	r23, 0x01	; 1
    392c:	ae 01       	movw	r20, r28
    392e:	4f 5f       	subi	r20, 0xFF	; 255
    3930:	5f 4f       	sbci	r21, 0xFF	; 255
    3932:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <strtok_r>
    3936:	00 97       	sbiw	r24, 0x00	; 0
    3938:	09 f4       	brne	.+2      	; 0x393c <pollCLI(unsigned char)+0x51e>
    393a:	54 c0       	rjmp	.+168    	; 0x39e4 <pollCLI(unsigned char)+0x5c6>
          {
          const uint8_t tempC = (uint8_t) atoi(tok1);
    393c:	0e 94 c5 03 	call	0x78a	; 0x78a <atoi>
          if(!setWARMTargetC(tempC)) { InvalidIgnored(); }
    3940:	0e 94 15 06 	call	0xc2a	; 0xc2a <setWARMTargetC(unsigned char)>
    3944:	88 23       	and	r24, r24
    3946:	09 f0       	breq	.+2      	; 0x394a <pollCLI(unsigned char)+0x52c>
    3948:	54 c0       	rjmp	.+168    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    394a:	0e 94 6a 17 	call	0x2ed4	; 0x2ed4 <InvalidIgnored()>
    394e:	51 c0       	rjmp	.+162    	; 0x39f2 <pollCLI(unsigned char)+0x5d4>

      // Zap/erase learned statistics.
      case 'Z':
        {
        // Try to avoid causing an overrun if near the end of the minor cycle (even allowing for the warning message if unfinished!).
        if(zapStats((uint16_t) fnmax(1, ((int)msRemainingThisBasicCycle()/2) - 20)))
    3950:	81 e0       	ldi	r24, 0x01	; 1
    3952:	90 e0       	ldi	r25, 0x00	; 0
    3954:	9c 83       	std	Y+4, r25	; 0x04
    3956:	8b 83       	std	Y+3, r24	; 0x03
    3958:	80 91 b2 00 	lds	r24, 0x00B2
    395c:	2f ef       	ldi	r18, 0xFF	; 255
    395e:	30 e0       	ldi	r19, 0x00	; 0
    3960:	28 1b       	sub	r18, r24
    3962:	31 09       	sbc	r19, r1
    3964:	c9 01       	movw	r24, r18
    3966:	43 e0       	ldi	r20, 0x03	; 3
    3968:	88 0f       	add	r24, r24
    396a:	99 1f       	adc	r25, r25
    396c:	4a 95       	dec	r20
    396e:	e1 f7       	brne	.-8      	; 0x3968 <pollCLI(unsigned char)+0x54a>
    3970:	82 1b       	sub	r24, r18
    3972:	93 0b       	sbc	r25, r19
    3974:	95 95       	asr	r25
    3976:	87 95       	ror	r24
    3978:	44 97       	sbiw	r24, 0x14	; 20
    397a:	9e 83       	std	Y+6, r25	; 0x06
    397c:	8d 83       	std	Y+5, r24	; 0x05
    397e:	81 30       	cpi	r24, 0x01	; 1
    3980:	91 05       	cpc	r25, r1
    3982:	14 f4       	brge	.+4      	; 0x3988 <pollCLI(unsigned char)+0x56a>
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	90 e0       	ldi	r25, 0x00	; 0
    3988:	0e 94 e2 05 	call	0xbc4	; 0xbc4 <zapStats(unsigned int)>
    398c:	88 23       	and	r24, r24
    398e:	29 f0       	breq	.+10     	; 0x399a <pollCLI(unsigned char)+0x57c>
          { Serial.println(F("Zapped.")); }
    3990:	88 e1       	ldi	r24, 0x18	; 24
    3992:	93 e0       	ldi	r25, 0x03	; 3
    3994:	6b e9       	ldi	r22, 0x9B	; 155
    3996:	71 e0       	ldi	r23, 0x01	; 1
    3998:	04 c0       	rjmp	.+8      	; 0x39a2 <pollCLI(unsigned char)+0x584>
        else
          { Serial.println(F("Not finished.")); }
    399a:	88 e1       	ldi	r24, 0x18	; 24
    399c:	93 e0       	ldi	r25, 0x03	; 3
    399e:	6d e8       	ldi	r22, 0x8D	; 141
    39a0:	71 e0       	ldi	r23, 0x01	; 1
    39a2:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    // Else show ack of command received.
    else { Serial.println(F("OK")); }
    39a6:	88 e1       	ldi	r24, 0x18	; 24
    39a8:	93 e0       	ldi	r25, 0x03	; 3
    39aa:	6a e8       	ldi	r22, 0x8A	; 138
    39ac:	71 e0       	ldi	r23, 0x01	; 1
    39ae:	0e 94 db 29 	call	0x53b6	; 0x53b6 <Print::println(__FlashStringHelper const*)>
    39b2:	04 c0       	rjmp	.+8      	; 0x39bc <pollCLI(unsigned char)+0x59e>
    }
  else { Serial.println(); } // Terminate empty CLI input line after timeout.
    39b4:	88 e1       	ldi	r24, 0x18	; 24
    39b6:	93 e0       	ldi	r25, 0x03	; 3
    39b8:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();
    39bc:	0e 94 34 11 	call	0x2268	; 0x2268 <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    39c0:	bb 20       	and	r11, r11
    39c2:	d1 f0       	breq	.+52     	; 0x39f8 <pollCLI(unsigned char)+0x5da>
    39c4:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
    39c8:	17 c0       	rjmp	.+46     	; 0x39f8 <pollCLI(unsigned char)+0x5da>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    39ca:	10 92 c4 01 	sts	0x01C4, r1
  isWarmModeDebounced = warm;
    39ce:	10 92 c3 01 	sts	0x01C3, r1
    39d2:	0d c0       	rjmp	.+26     	; 0x39ee <pollCLI(unsigned char)+0x5d0>
              FHT8VSetHC2(hc2);
              FHT8VSyncAndTXReset(); // Force re-sync with FHT8V valve.
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
    39d4:	12 30       	cpi	r17, 0x02	; 2
    39d6:	68 f4       	brcc	.+26     	; 0x39f2 <pollCLI(unsigned char)+0x5d4>
    39d8:	bf ce       	rjmp	.-642    	; 0x3758 <pollCLI(unsigned char)+0x33a>
    39da:	80 e0       	ldi	r24, 0x00	; 0
    39dc:	90 e0       	ldi	r25, 0x00	; 0
    39de:	d2 ce       	rjmp	.-604    	; 0x3784 <pollCLI(unsigned char)+0x366>
    39e0:	80 e0       	ldi	r24, 0x00	; 0
    39e2:	e4 ce       	rjmp	.-568    	; 0x37ac <pollCLI(unsigned char)+0x38e>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    39e4:	81 e0       	ldi	r24, 0x01	; 1
    39e6:	80 93 c4 01 	sts	0x01C4, r24
  isWarmModeDebounced = warm;
    39ea:	80 93 c3 01 	sts	0x01C3, r24
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    39ee:	10 92 c5 01 	sts	0x01C5, r1
        break;
        }
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    39f2:	0e 94 62 18 	call	0x30c4	; 0x30c4 <serialStatusReport()>
    39f6:	e2 cf       	rjmp	.-60     	; 0x39bc <pollCLI(unsigned char)+0x59e>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();

  if(neededWaking) { powerDownSerial(); }
  }
    39f8:	26 96       	adiw	r28, 0x06	; 6
    39fa:	0f b6       	in	r0, 0x3f	; 63
    39fc:	f8 94       	cli
    39fe:	de bf       	out	0x3e, r29	; 62
    3a00:	0f be       	out	0x3f, r0	; 63
    3a02:	cd bf       	out	0x3d, r28	; 61
    3a04:	cf 91       	pop	r28
    3a06:	df 91       	pop	r29
    3a08:	1f 91       	pop	r17
    3a0a:	0f 91       	pop	r16
    3a0c:	ff 90       	pop	r15
    3a0e:	ef 90       	pop	r14
    3a10:	df 90       	pop	r13
    3a12:	cf 90       	pop	r12
    3a14:	bf 90       	pop	r11
    3a16:	08 95       	ret

00003a18 <checkUserSchedule()>:
  return(statusChanged);
  }


// Check/apply the user's schedule, at least once each minute, and act on any timed events.
void checkUserSchedule()
    3a18:	0f 93       	push	r16
    3a1a:	1f 93       	push	r17
    3a1c:	cf 93       	push	r28
    3a1e:	df 93       	push	r29
  {
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();
    3a20:	0e 94 34 14 	call	0x2868	; 0x2868 <getMinutesSinceMidnightLT()>
    3a24:	ec 01       	movw	r28, r24
    3a26:	10 e0       	ldi	r17, 0x00	; 0

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3a28:	01 e0       	ldi	r16, 0x01	; 1
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    // Check if now is the simple scheduled off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
    // Programmed off/frost takes priority over on/warm if same to bias towards energy-saving.
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
    3a2a:	0e 94 95 15 	call	0x2b2a	; 0x2b2a <isAnyScheduleOnWARMNow()>
    3a2e:	88 23       	and	r24, r24
    3a30:	c9 f4       	brne	.+50     	; 0x3a64 <checkUserSchedule()+0x4c>
    3a32:	81 2f       	mov	r24, r17
    3a34:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <getSimpleScheduleOff(unsigned char)>
    3a38:	c8 17       	cp	r28, r24
    3a3a:	d9 07       	cpc	r29, r25
    3a3c:	99 f4       	brne	.+38     	; 0x3a64 <checkUserSchedule()+0x4c>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3a3e:	10 92 c4 01 	sts	0x01C4, r1
  isWarmModeDebounced = warm;
    3a42:	10 92 c3 01 	sts	0x01C3, r1
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3a46:	10 92 c5 01 	sts	0x01C5, r1
    3a4a:	08 c0       	rjmp	.+16     	; 0x3a5c <checkUserSchedule()+0x44>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3a4c:	00 93 c4 01 	sts	0x01C4, r16
  isWarmModeDebounced = warm;
    3a50:	00 93 c3 01 	sts	0x01C3, r16
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3a54:	10 92 c5 01 	sts	0x01C5, r1
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
      {
      setWarmMode(true);
      // In addition to forcing WARM mode, weakly inhibit any setbacks, etc, for a while.
      markAsPossiblyOccupied();
    3a58:	0e 94 30 07 	call	0xe60	; 0xe60 <markAsPossiblyOccupied()>
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();

  // Check all available schedules.
  // FIXME: probably will NOT work as expected for overlapping schedules (ie will got to FROST at end of first one).
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    3a5c:	1f 5f       	subi	r17, 0xFF	; 255
    3a5e:	12 30       	cpi	r17, 0x02	; 2
    3a60:	21 f7       	brne	.-56     	; 0x3a2a <checkUserSchedule()+0x12>
    3a62:	07 c0       	rjmp	.+14     	; 0x3a72 <checkUserSchedule()+0x5a>
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
       (msm == getSimpleScheduleOff(which)))
      { setWarmMode(false); }
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
    3a64:	81 2f       	mov	r24, r17
    3a66:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <getSimpleScheduleOn(unsigned char)>
    3a6a:	c8 17       	cp	r28, r24
    3a6c:	d9 07       	cpc	r29, r25
    3a6e:	b1 f7       	brne	.-20     	; 0x3a5c <checkUserSchedule()+0x44>
    3a70:	ed cf       	rjmp	.-38     	; 0x3a4c <checkUserSchedule()+0x34>
      setWarmMode(true);
      // In addition to forcing WARM mode, weakly inhibit any setbacks, etc, for a while.
      markAsPossiblyOccupied();
      }
    }
  }
    3a72:	df 91       	pop	r29
    3a74:	cf 91       	pop	r28
    3a76:	1f 91       	pop	r17
    3a78:	0f 91       	pop	r16
    3a7a:	08 95       	ret

00003a7c <offPause()>:
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    3a7c:	83 e0       	ldi	r24, 0x03	; 3
    3a7e:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>

// Pause between flashes to allow them to be distinguished (>100ms); was mediumPause() for PICAXE V0.09 impl.
static void inline offPause()
  {
  bigPause(); // 120ms, was V0.09 144ms mediumPause() for PICAXE V0.09 impl.
  pollIO(); // Slip in an I/O poll.
    3a82:	80 e0       	ldi	r24, 0x00	; 0
    3a84:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
  }
    3a88:	08 95       	ret

00003a8a <markUIControlUsed()>:
bool isCLIActive() { return(0 != CLITimeoutM); }

// Record local manual operation of a UI control, eg not remote or via CLI.
void markUIControlUsed()
  {
  statusChange = true; // Note a user interaction with the system.
    3a8a:	81 e0       	ldi	r24, 0x01	; 1
    3a8c:	80 93 c8 01 	sts	0x01C8, r24
  uiTimeoutM = 2; // Ensure that UI controls are kept 'warm' for a little while.
    3a90:	82 e0       	ldi	r24, 0x02	; 2
    3a92:	80 93 c6 01 	sts	0x01C6, r24
// Starts up with full value to allow easy set of time, etc, without specially activating CLI.
#define CLI_DEFAULT_TIMEOUT_M 2
static uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
static void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    3a96:	80 93 04 01 	sts	0x0104, r24
  statusChange = true; // Note a user interaction with the system.
  uiTimeoutM = 2; // Ensure that UI controls are kept 'warm' for a little while.
  // Make CLI active for a while.
  resetCLIActiveTimer();
  // User operation of controls locally is strong indication of presence.
  markAsOccupied();
    3a9a:	0e 94 ee 04 	call	0x9dc	; 0x9dc <markAsOccupied()>
  }
    3a9e:	08 95       	ret

00003aa0 <tickUI(unsigned char)>:
// Should never be skipped, so as to allow the UI to remain responsive.
// Runs in 350ms or less; usually takes only a few milliseconds or microseconds.
// Returns true iff the user interacted with the system, and maybe caused a status change.
// NOTE: since this is on the minimum idle-loop code path, minimise CPU cycles, esp in frost mode.
// Also re-activates CLI on main button push.
bool tickUI(const uint_fast8_t sec)
    3aa0:	1f 93       	push	r17
  {
  const bool sec0 = (0 == sec);

  // Perform any once-per-minute operations.
  if(sec0)
    3aa2:	88 23       	and	r24, r24
    3aa4:	a9 f4       	brne	.+42     	; 0x3ad0 <tickUI(unsigned char)+0x30>
    {
#ifdef SUPPORT_BAKE
    // Run down BAKE mode timer if need be, one tick per minute.
    if(bakeCountdownM > 0) { --bakeCountdownM; }
    3aa6:	80 91 c5 01 	lds	r24, 0x01C5
    3aaa:	88 23       	and	r24, r24
    3aac:	19 f0       	breq	.+6      	; 0x3ab4 <tickUI(unsigned char)+0x14>
    3aae:	81 50       	subi	r24, 0x01	; 1
    3ab0:	80 93 c5 01 	sts	0x01C5, r24
#endif

    // Run down UI iteraction timer if need be, one tick per minute.
    if(uiTimeoutM > 0) { --uiTimeoutM; }
    3ab4:	80 91 c6 01 	lds	r24, 0x01C6
    3ab8:	88 23       	and	r24, r24
    3aba:	19 f0       	breq	.+6      	; 0x3ac2 <tickUI(unsigned char)+0x22>
    3abc:	81 50       	subi	r24, 0x01	; 1
    3abe:	80 93 c6 01 	sts	0x01C6, r24

    // Run down CLI timer if need be.
    if(CLITimeoutM > 0) { --CLITimeoutM; }
    3ac2:	80 91 04 01 	lds	r24, 0x0104
    3ac6:	88 23       	and	r24, r24
    3ac8:	19 f0       	breq	.+6      	; 0x3ad0 <tickUI(unsigned char)+0x30>
    3aca:	81 50       	subi	r24, 0x01	; 1
    3acc:	80 93 04 01 	sts	0x0104, r24
    }

  // True on every 4th tick/call, ie about once every 8 seconds.
  const bool forthTick = !((++tickCount) & 3); // True on every 4th tick.
    3ad0:	80 91 c7 01 	lds	r24, 0x01C7
    3ad4:	8f 5f       	subi	r24, 0xFF	; 255
    3ad6:	80 93 c7 01 	sts	0x01C7, r24
    // Force re-read of temp pot device if recent UI activity, and periodically.
    readTempPot();
    }
#endif

  if(fastDigitalRead(BUTTON_MODE_L) == LOW)
    3ada:	4d 99       	sbic	0x09, 5	; 9
    3adc:	21 c0       	rjmp	.+66     	; 0x3b20 <tickUI(unsigned char)+0x80>
    {
    // User is pressing the mode button: cycle through FROST | WARM [ | BAKE ].
    // Mark controls used and room as currently occupied given button press.
    markUIControlUsed();
    3ade:	0e 94 45 1d 	call	0x3a8a	; 0x3a8a <markUIControlUsed()>
    // LED on...
    LED_HEATCALL_ON();
    3ae2:	2d 9a       	sbi	0x05, 5	; 5
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    3ae4:	80 e0       	ldi	r24, 0x00	; 0
    3ae6:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    tinyPause(); // Leading tiny pause...
    if(!isWarmMode) // Was in frost mode; moving to warm mode.
    3aea:	80 91 c4 01 	lds	r24, 0x01C4
    3aee:	88 23       	and	r24, r24
    3af0:	69 f4       	brne	.+26     	; 0x3b0c <tickUI(unsigned char)+0x6c>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3af2:	81 e0       	ldi	r24, 0x01	; 1
    3af4:	80 93 c4 01 	sts	0x01C4, r24
  isWarmModeDebounced = warm;
    3af8:	80 93 c3 01 	sts	0x01C3, r24
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3afc:	10 92 c5 01 	sts	0x01C5, r1
      setWarmMode(true);
#ifdef SUPPORT_BAKE
      cancelBake(); // Ensure no bake mode running.
#endif
      // 2 x flash 'heat call' to indicate now in WARM mode.
      LED_HEATCALL_OFF();
    3b00:	2d 98       	cbi	0x05, 5	; 5
      offPause();
    3b02:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <offPause()>
      LED_HEATCALL_ON();
    3b06:	2d 9a       	sbi	0x05, 5	; 5
    3b08:	80 e0       	ldi	r24, 0x00	; 0
    3b0a:	ac c0       	rjmp	.+344    	; 0x3c64 <tickUI(unsigned char)+0x1c4>

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    3b0c:	80 91 c5 01 	lds	r24, 0x01C5
    3b10:	88 23       	and	r24, r24
    3b12:	09 f4       	brne	.+2      	; 0x3b16 <tickUI(unsigned char)+0x76>
    3b14:	94 c0       	rjmp	.+296    	; 0x3c3e <tickUI(unsigned char)+0x19e>

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3b16:	10 92 c4 01 	sts	0x01C4, r1
  isWarmModeDebounced = warm;
    3b1a:	10 92 c3 01 	sts	0x01C3, r1
    3b1e:	7e c0       	rjmp	.+252    	; 0x3c1c <tickUI(unsigned char)+0x17c>
    // Run down CLI timer if need be.
    if(CLITimeoutM > 0) { --CLITimeoutM; }
    }

  // True on every 4th tick/call, ie about once every 8 seconds.
  const bool forthTick = !((++tickCount) & 3); // True on every 4th tick.
    3b20:	10 e0       	ldi	r17, 0x00	; 0
    3b22:	90 e0       	ldi	r25, 0x00	; 0
    3b24:	83 70       	andi	r24, 0x03	; 3
    3b26:	90 70       	andi	r25, 0x00	; 0
    3b28:	89 2b       	or	r24, r25
    3b2a:	09 f4       	brne	.+2      	; 0x3b2e <tickUI(unsigned char)+0x8e>
    3b2c:	11 e0       	ldi	r17, 0x01	; 1
    }
  else
    {
    // Don't update the debounced WARM mode while button held down.
    // Will also capture programmatic changes to isWarmMode, eg from schedules.
    isWarmModeDebounced = isWarmMode;
    3b2e:	80 91 c4 01 	lds	r24, 0x01C4
    3b32:	80 93 c3 01 	sts	0x01C3, r24

    // Mode button not pressed: indicate current mode with flash(es); more flashes if actually calling for heat.
    // Force display while UI controls are being used, eg to indicate temp pot position.
    if(isWarmModeDebounced || statusChange) // Generate flash(es) if in WARM mode or fiddling with UI other than Mode button.
    3b36:	88 23       	and	r24, r24
    3b38:	29 f4       	brne	.+10     	; 0x3b44 <tickUI(unsigned char)+0xa4>
    3b3a:	80 91 c8 01 	lds	r24, 0x01C8
    3b3e:	88 23       	and	r24, r24
    3b40:	09 f4       	brne	.+2      	; 0x3b44 <tickUI(unsigned char)+0xa4>
    3b42:	3f c0       	rjmp	.+126    	; 0x3bc2 <tickUI(unsigned char)+0x122>
      {
      // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
      // In this case force resample of light level frequently in case user turns light on eg to operate unit.
      // Do show LED flash if user has recently operated controls (other than mode button) manually.
      if(!isRoomDark() || statusChange || (forthTick && (0 != readAmbientLight()) && !isRoomDark()))
    3b44:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <isRoomLit()>
    3b48:	88 23       	and	r24, r24
    3b4a:	89 f4       	brne	.+34     	; 0x3b6e <tickUI(unsigned char)+0xce>
    3b4c:	80 91 c8 01 	lds	r24, 0x01C8
    3b50:	88 23       	and	r24, r24
    3b52:	69 f4       	brne	.+26     	; 0x3b6e <tickUI(unsigned char)+0xce>
    3b54:	11 23       	and	r17, r17
    3b56:	09 f4       	brne	.+2      	; 0x3b5a <tickUI(unsigned char)+0xba>
    3b58:	50 c0       	rjmp	.+160    	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3b5a:	0e 94 63 04 	call	0x8c6	; 0x8c6 <readAmbientLight()>
    3b5e:	89 2b       	or	r24, r25
    3b60:	09 f4       	brne	.+2      	; 0x3b64 <tickUI(unsigned char)+0xc4>
    3b62:	4b c0       	rjmp	.+150    	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3b64:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <isRoomLit()>
    3b68:	88 23       	and	r24, r24
    3b6a:	09 f4       	brne	.+2      	; 0x3b6e <tickUI(unsigned char)+0xce>
    3b6c:	46 c0       	rjmp	.+140    	; 0x3bfa <tickUI(unsigned char)+0x15a>
//#ifdef LEARN_BUTTON_AVAILABLE
//        if((!forthTick) || isSimpleScheduleSet()) // Omit every 4th set of flashes unless a schedule is set.
//#endif
          {
          // First flash to indicate WARM mode (or pot being twiddled).
          LED_HEATCALL_ON();
    3b6e:	2d 9a       	sbi	0x05, 5	; 5
          if(wt <= BIASECO_WARM) { veryTinyPause(); }
          else if(wt >= BIASCOM_WARM) { mediumPause(); }
          else { tinyPause(); }
#else
          // LED on more for comfort mode.
          if(hasEcoBias()) { veryTinyPause(); }
    3b70:	0e 94 cb 05 	call	0xb96	; 0xb96 <hasEcoBias()>
    3b74:	88 23       	and	r24, r24
    3b76:	29 f0       	breq	.+10     	; 0x3b82 <tickUI(unsigned char)+0xe2>


// Use WDT-based timer for xxxPause() routines.
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
    3b78:	85 e2       	ldi	r24, 0x25	; 37
    3b7a:	90 e0       	ldi	r25, 0x00	; 0
    3b7c:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    3b80:	03 c0       	rjmp	.+6      	; 0x3b88 <tickUI(unsigned char)+0xe8>
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    3b82:	82 e0       	ldi	r24, 0x02	; 2
    3b84:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
          else { mediumPause(); }
#endif
  
          // Second flash to indicate nominally calling for heat.
          // TODO: could consider using isControlledValveOpen() instead.
          if(getTRVPercentOpen() >= getMinValvePcReallyOpen())
    3b88:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    3b8c:	18 2f       	mov	r17, r24
    3b8e:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    3b92:	18 17       	cp	r17, r24
    3b94:	90 f1       	brcs	.+100    	; 0x3bfa <tickUI(unsigned char)+0x15a>
            {
            LED_HEATCALL_OFF();
    3b96:	2d 98       	cbi	0x05, 5	; 5
            offPause(); // V0.09 was mediumPause().
    3b98:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <offPause()>
            LED_HEATCALL_ON(); // flash
    3b9c:	2d 9a       	sbi	0x05, 5	; 5
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    3b9e:	80 e0       	ldi	r24, 0x00	; 0
    3ba0:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in raw 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    3ba4:	80 91 c4 01 	lds	r24, 0x01C4
    3ba8:	88 23       	and	r24, r24
    3baa:	39 f1       	breq	.+78     	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3bac:	80 91 c5 01 	lds	r24, 0x01C5
    3bb0:	88 23       	and	r24, r24
    3bb2:	19 f1       	breq	.+70     	; 0x3bfa <tickUI(unsigned char)+0x15a>
  
#ifdef SUPPORT_BAKE
            if(inBakeMode())
              {
              // Third (lengthened) flash to indicate BAKE mode.
              LED_HEATCALL_OFF();
    3bb4:	2d 98       	cbi	0x05, 5	; 5
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    3bb6:	82 e0       	ldi	r24, 0x02	; 2
    3bb8:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
              mediumPause(); // Note different flash on/off duty cycle to try to distinguish this last flash.
              LED_HEATCALL_ON();
    3bbc:	2d 9a       	sbi	0x05, 5	; 5
    3bbe:	82 e0       	ldi	r24, 0x02	; 2
    3bc0:	1a c0       	rjmp	.+52     	; 0x3bf6 <tickUI(unsigned char)+0x156>
    // Even in FROST mode, and if actually calling for heat (eg opening the rad valve significantly, etc)
    // then emit a tiny double flash on every 4th tick.
    // This call for heat may be frost protection or pre-warming / anticipating demand.
    // DHD20130528: new 4th-tick flash in FROST mode...
    // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
    else if(forthTick && !isRoomDark() && isControlledValveOpen() && (getTRVPercentOpen() >= getMinValvePcReallyOpen()))
    3bc2:	11 23       	and	r17, r17
    3bc4:	d1 f0       	breq	.+52     	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3bc6:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <isRoomLit()>
    3bca:	88 23       	and	r24, r24
    3bcc:	b1 f0       	breq	.+44     	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3bce:	0e 94 66 09 	call	0x12cc	; 0x12cc <isControlledValveOpen()>
    3bd2:	88 23       	and	r24, r24
    3bd4:	91 f0       	breq	.+36     	; 0x3bfa <tickUI(unsigned char)+0x15a>
    3bd6:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    3bda:	18 2f       	mov	r17, r24
    3bdc:	0e 94 d3 05 	call	0xba6	; 0xba6 <getMinValvePcReallyOpen()>
    3be0:	18 17       	cp	r17, r24
    3be2:	58 f0       	brcs	.+22     	; 0x3bfa <tickUI(unsigned char)+0x15a>
      {
      // Double flash every 4th tick indicates call for heat while in FROST MODE (matches call for heat in WARM mode).
      LED_HEATCALL_ON(); // flash
    3be4:	2d 9a       	sbi	0x05, 5	; 5
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    3be6:	80 e0       	ldi	r24, 0x00	; 0
    3be8:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    3bec:	2d 98       	cbi	0x05, 5	; 5
      offPause();
    3bee:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <offPause()>
      LED_HEATCALL_ON(); // flash
    3bf2:	2d 9a       	sbi	0x05, 5	; 5
    3bf4:	80 e0       	ldi	r24, 0x00	; 0
    3bf6:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
      tinyPause();
      }

    // Enforce any changes that may have been driven by other UI components (ie other than MODE button).
    // Eg adjustment of temp pot / eco bias changing scheduled state.
    if(statusChange)
    3bfa:	80 91 c8 01 	lds	r24, 0x01C8
    3bfe:	88 23       	and	r24, r24
    3c00:	79 f0       	breq	.+30     	; 0x3c20 <tickUI(unsigned char)+0x180>
      {
      static bool prevScheduleStatus;
      const bool currentScheduleStatus = isAnyScheduleOnWARMNow();
    3c02:	0e 94 95 15 	call	0x2b2a	; 0x2b2a <isAnyScheduleOnWARMNow()>
    3c06:	98 2f       	mov	r25, r24
      if(currentScheduleStatus != prevScheduleStatus)
    3c08:	80 91 c9 01 	lds	r24, 0x01C9
    3c0c:	98 17       	cp	r25, r24
    3c0e:	41 f0       	breq	.+16     	; 0x3c20 <tickUI(unsigned char)+0x180>
        {
        prevScheduleStatus = currentScheduleStatus;
    3c10:	90 93 c9 01 	sts	0x01C9, r25

// Has the effect of forcing the warm mode to the specified state immediately.
// If forcing to FROST mode then any pending BAKE time is cancelled.
static void setWarmMode(const bool warm)
  {
  isWarmMode = warm;
    3c14:	90 93 c4 01 	sts	0x01C4, r25
  isWarmModeDebounced = warm;
    3c18:	90 93 c3 01 	sts	0x01C3, r25
static bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
    3c1c:	10 92 c5 01 	sts	0x01C5, r1
        }
      }
    }

  // Ensure LED forced off unconditionally at least once each cycle.
  LED_HEATCALL_OFF();
    3c20:	2d 98       	cbi	0x05, 5	; 5

#ifdef LEARN_BUTTON_AVAILABLE
  // Handle learn button if supported and if is currently pressed.
  if(fastDigitalRead(BUTTON_LEARN_L) == LOW)
    3c22:	18 99       	sbic	0x03, 0	; 3
    3c24:	06 c0       	rjmp	.+12     	; 0x3c32 <tickUI(unsigned char)+0x192>
    {
    handleLEARN(0);
    3c26:	80 e0       	ldi	r24, 0x00	; 0
    3c28:	0e 94 51 18 	call	0x30a2	; 0x30a2 <handleLEARN(unsigned char)>
    markUIControlUsed(); // Mark controls used and room as currently occupied given button press.
    3c2c:	0e 94 45 1d 	call	0x3a8a	; 0x3a8a <markUIControlUsed()>
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    3c30:	2d 9a       	sbi	0x05, 5	; 5
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    }
#endif
#endif

  const bool statusChanged = statusChange;
    3c32:	80 91 c8 01 	lds	r24, 0x01C8
  statusChange = false; // Potential race.
    3c36:	10 92 c8 01 	sts	0x01C8, r1
  return(statusChanged);
  }
    3c3a:	1f 91       	pop	r17
    3c3c:	08 95       	ret
// TODO: this is not fully 'debounced', ie could flip between WARM/BAKE with button held down.
bool inBakeModeDebounced() { return(isWarmModeDebounced && (0 != bakeCountdownM)); }
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBake() { bakeCountdownM = 0; }
// Start/restart 'bake' mode and timeout.
void startBake() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
    3c3e:	81 e0       	ldi	r24, 0x01	; 1
    3c40:	80 93 c4 01 	sts	0x01C4, r24
    3c44:	8e e1       	ldi	r24, 0x1E	; 30
    3c46:	80 93 c5 01 	sts	0x01C5, r24
#ifdef SUPPORT_BAKE
    else if(!inBakeMode()) // Was in WARM mode, move to BAKE (with full timeout to run).
      {
      startBake();
      // 2 x flash + one longer flash 'heat call' to indicate now in BAKE mode.
      LED_HEATCALL_OFF();
    3c4a:	2d 98       	cbi	0x05, 5	; 5
      offPause();
    3c4c:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <offPause()>
      LED_HEATCALL_ON();
    3c50:	2d 9a       	sbi	0x05, 5	; 5
    3c52:	80 e0       	ldi	r24, 0x00	; 0
    3c54:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    3c58:	2d 98       	cbi	0x05, 5	; 5
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    3c5a:	82 e0       	ldi	r24, 0x02	; 2
    3c5c:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
      mediumPause(); // Note different flash on/off duty cycle to try to distinguish this last flash.
      LED_HEATCALL_ON();
    3c60:	2d 9a       	sbi	0x05, 5	; 5
    3c62:	82 e0       	ldi	r24, 0x02	; 2
    3c64:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    3c68:	db cf       	rjmp	.-74     	; 0x3c20 <tickUI(unsigned char)+0x180>

00003c6a <global constructors keyed to _Z5panicv>:
  '/',
  __DATE__[0], __DATE__[1], __DATE__[2],
  '/',
  __DATE__[4], __DATE__[5],
  '\0'
  };
    3c6a:	82 e3       	ldi	r24, 0x32	; 50
    3c6c:	80 93 05 01 	sts	0x0105, r24
    3c70:	20 e3       	ldi	r18, 0x30	; 48
    3c72:	20 93 06 01 	sts	0x0106, r18
    3c76:	91 e3       	ldi	r25, 0x31	; 49
    3c78:	90 93 07 01 	sts	0x0107, r25
    3c7c:	84 e3       	ldi	r24, 0x34	; 52
    3c7e:	80 93 08 01 	sts	0x0108, r24
    3c82:	8d e4       	ldi	r24, 0x4D	; 77
    3c84:	80 93 0a 01 	sts	0x010A, r24
    3c88:	81 e6       	ldi	r24, 0x61	; 97
    3c8a:	80 93 0b 01 	sts	0x010B, r24
    3c8e:	82 e7       	ldi	r24, 0x72	; 114
    3c90:	80 93 0c 01 	sts	0x010C, r24
    3c94:	90 93 0e 01 	sts	0x010E, r25
    3c98:	20 93 0f 01 	sts	0x010F, r18
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    }
  }
    3c9c:	08 95       	ret

00003c9e <pollIO(bool)>:
// Call this to do an I/O poll if needed; returns true if something useful happened.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
// Limits actual poll rate to something like once every 32ms, unless force is true.
//   * force if true then force full poll on every call (ie do not internally rate-limit)
bool pollIO(const bool force)
    3c9e:	1f 93       	push	r17
    3ca0:	18 2f       	mov	r17, r24
  {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE)
  if(inHubMode())
    3ca2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    3ca6:	88 23       	and	r24, r24
    3ca8:	99 f0       	breq	.+38     	; 0x3cd0 <pollIO(bool)+0x32>
    {
    static volatile uint8_t _pO_lastPoll;

    // Poll RX at most about every ~32ms to help approx match spil rate when called in loop with 30ms nap.
    const uint8_t sct = getSubCycleTime();
    3caa:	20 91 b2 00 	lds	r18, 0x00B2
    if(force || ((0 == (sct & 3)) && (sct != _pO_lastPoll)))
    3cae:	11 23       	and	r17, r17
    3cb0:	51 f4       	brne	.+20     	; 0x3cc6 <pollIO(bool)+0x28>
    3cb2:	82 2f       	mov	r24, r18
    3cb4:	90 e0       	ldi	r25, 0x00	; 0
    3cb6:	83 70       	andi	r24, 0x03	; 3
    3cb8:	90 70       	andi	r25, 0x00	; 0
    3cba:	89 2b       	or	r24, r25
    3cbc:	49 f4       	brne	.+18     	; 0x3cd0 <pollIO(bool)+0x32>
    3cbe:	80 91 cf 01 	lds	r24, 0x01CF
    3cc2:	28 17       	cp	r18, r24
    3cc4:	29 f0       	breq	.+10     	; 0x3cd0 <pollIO(bool)+0x32>
      {
      _pO_lastPoll = sct;
    3cc6:	20 93 cf 01 	sts	0x01CF, r18
      if(FHT8VCallForHeatPoll()) // Check if call-for-heat has been overheard.
    3cca:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <FHT8VCallForHeatPoll()>
    3cce:	01 c0       	rjmp	.+2      	; 0x3cd2 <pollIO(bool)+0x34>
    3cd0:	80 e0       	ldi	r24, 0x00	; 0
        { return(true); }
      }
    }
#endif
  return(false);
  }
    3cd2:	1f 91       	pop	r17
    3cd4:	08 95       	ret

00003cd6 <loop>:
static uint8_t boilerNoCallM;
#endif

// The main control loop routine runs forever.
// Note: exiting loop() and re-entering can take a little while, handling Arduino background tasks such as serial.
void loop()
    3cd6:	8f 92       	push	r8
    3cd8:	9f 92       	push	r9
    3cda:	af 92       	push	r10
    3cdc:	bf 92       	push	r11
    3cde:	cf 92       	push	r12
    3ce0:	df 92       	push	r13
    3ce2:	ef 92       	push	r14
    3ce4:	ff 92       	push	r15
    3ce6:	0f 93       	push	r16
    3ce8:	1f 93       	push	r17
    3cea:	df 93       	push	r29
    3cec:	cf 93       	push	r28
    3cee:	00 d0       	rcall	.+0      	; 0x3cf0 <loop+0x1a>
    3cf0:	00 d0       	rcall	.+0      	; 0x3cf2 <loop+0x1c>
    3cf2:	cd b7       	in	r28, 0x3d	; 61
    3cf4:	de b7       	in	r29, 0x3e	; 62

  // Set up some variables before sleeping to minimise delay/jitter after the RTC tick.
  bool showStatus = false; // Show status at end of loop?

  // Use the zeroth second in each minute to force extra deep resets, etc.
  const bool second0 = (0 == TIME_LSD);
    3cf6:	dd 24       	eor	r13, r13
    3cf8:	80 91 ca 01 	lds	r24, 0x01CA
    3cfc:	88 23       	and	r24, r24
    3cfe:	11 f4       	brne	.+4      	; 0x3d04 <loop+0x2e>
    3d00:	dd 24       	eor	r13, r13
    3d02:	d3 94       	inc	r13
//  // and if possible noise and heat and light should be minimised in this part of each minute to improve readings.
//  const bool sensorReading30s = (TIME_LSD >= 30);
  // The 0th minute in each group of four is always used for measuring where possible (possibly amongst others)
  // and if possible noise and heat and light should be minimised in this minute to give the best possible readings.
  // This is the first (0th) minute in each group of four.
  const bool minute0From4ForSensors = (0 == (minuteCount & 3));
    3d04:	cc 24       	eor	r12, r12
    3d06:	80 91 cb 01 	lds	r24, 0x01CB
    3d0a:	90 e0       	ldi	r25, 0x00	; 0
    3d0c:	83 70       	andi	r24, 0x03	; 3
    3d0e:	90 70       	andi	r25, 0x00	; 0
    3d10:	89 2b       	or	r24, r25
    3d12:	11 f4       	brne	.+4      	; 0x3d18 <loop+0x42>
    3d14:	cc 24       	eor	r12, r12
    3d16:	c3 94       	inc	r12

  // Note last-measured battery status.
  const bool batteryLow = isBatteryLow();
    3d18:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <isBatteryLow()>
    3d1c:	a8 2e       	mov	r10, r24
    (batteryLow || !inWarmModeDebounced()) && // Don't spare the batteries unless in FROST mode (which should be most of the time) or the batteries are low.
#if defined(ENABLE_BOILER_HUB)
    (0 == boilerCountdownM) && // Unless the boiler is off, stay responsive.
#endif
    (!isControlledValveOpen()) &&  // Run at full speed until the FHT8V valve should actually have shut and the boiler gone off.
    (0 == getTRVPercentOpen()); // Run at full speed until not nominally demanding heat, eg even during FROST mode or pre-heating.
    3d1e:	88 23       	and	r24, r24
    3d20:	21 f4       	brne	.+8      	; 0x3d2a <loop+0x54>
    3d22:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <inWarmModeDebounced()>
    3d26:	88 23       	and	r24, r24
    3d28:	79 f4       	brne	.+30     	; 0x3d48 <loop+0x72>
    3d2a:	80 91 cc 01 	lds	r24, 0x01CC
    3d2e:	88 23       	and	r24, r24
    3d30:	59 f4       	brne	.+22     	; 0x3d48 <loop+0x72>
    3d32:	0e 94 66 09 	call	0x12cc	; 0x12cc <isControlledValveOpen()>
    3d36:	88 23       	and	r24, r24
    3d38:	39 f4       	brne	.+14     	; 0x3d48 <loop+0x72>
    3d3a:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    3d3e:	88 23       	and	r24, r24
    3d40:	19 f4       	brne	.+6      	; 0x3d48 <loop+0x72>
    3d42:	bb 24       	eor	r11, r11
    3d44:	b3 94       	inc	r11
    3d46:	01 c0       	rjmp	.+2      	; 0x3d4a <loop+0x74>
    3d48:	bb 24       	eor	r11, r11


  // Is this unit currently in central hub listener mode?
  const bool hubMode = inHubMode();
    3d4a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    3d4e:	f8 2e       	mov	r15, r24
    3d50:	88 23       	and	r24, r24
    3d52:	09 f4       	brne	.+2      	; 0x3d56 <loop+0x80>
    3d54:	4b c0       	rjmp	.+150    	; 0x3dec <loop+0x116>
    3d56:	ff 24       	eor	r15, r15
    3d58:	f3 94       	inc	r15
  if(hubMode)
    {
#if defined(USE_MODULE_FHT8VSIMPLE)

    // Final poll to to cover up to end of previous minor loop.
    FHT8VCallForHeatPoll();
    3d5a:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <FHT8VCallForHeatPoll()>

    // Fetch and clear current pending sample house code calling for heat.
    const uint16_t hcRequest = FHT8VCallForHeatHeardGetAndClear();
    3d5e:	0e 94 78 09 	call	0x12f0	; 0x12f0 <FHT8VCallForHeatHeardGetAndClear()>
    3d62:	8c 01       	movw	r16, r24
    const bool heardIt = hcRequest != ((uint16_t)~0);
    3d64:	ee 24       	eor	r14, r14
    3d66:	8f ef       	ldi	r24, 0xFF	; 255
    3d68:	0f 3f       	cpi	r16, 0xFF	; 255
    3d6a:	18 07       	cpc	r17, r24
    3d6c:	e9 f0       	breq	.+58     	; 0x3da8 <loop+0xd2>
    3d6e:	ee 24       	eor	r14, r14
    3d70:	e3 94       	inc	r14
    if(heardIt)
      {
      DEBUG_SERIAL_TIMESTAMP();
    3d72:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <_debug_serial_timestamp()>
      DEBUG_SERIAL_PRINT(' ');
    3d76:	80 e2       	ldi	r24, 0x20	; 32
    3d78:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
      serialPrintAndFlush(F("Call for heat from "));
    3d7c:	84 e0       	ldi	r24, 0x04	; 4
    3d7e:	95 e0       	ldi	r25, 0x05	; 5
    3d80:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
      serialPrintAndFlush((hcRequest >> 8) & 0xff);
    3d84:	81 2f       	mov	r24, r17
    3d86:	90 e0       	ldi	r25, 0x00	; 0
    3d88:	6a e0       	ldi	r22, 0x0A	; 10
    3d8a:	70 e0       	ldi	r23, 0x00	; 0
    3d8c:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <serialPrintAndFlush(unsigned int, int)>
      serialPrintAndFlush(' ');
    3d90:	80 e2       	ldi	r24, 0x20	; 32
    3d92:	0e 94 17 16 	call	0x2c2e	; 0x2c2e <serialPrintAndFlush(char)>
      serialPrintAndFlush(hcRequest & 0xff);
    3d96:	c8 01       	movw	r24, r16
    3d98:	90 70       	andi	r25, 0x00	; 0
    3d9a:	6a e0       	ldi	r22, 0x0A	; 10
    3d9c:	70 e0       	ldi	r23, 0x00	; 0
    3d9e:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <serialPrintAndFlush(unsigned int, int)>
      serialPrintlnAndFlush();
    3da2:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
    3da6:	04 c0       	rjmp	.+8      	; 0x3db0 <loop+0xda>
      }   

    // Record call for heat, both to start boiler-on cycle and to defer need to listen again. 
    // Optimisation: can stop listening if boiler on to satisfy local demand (so as to measure local temp better: less self-heating).
    if(heardIt ||
    3da8:	0e 94 66 09 	call	0x12cc	; 0x12cc <isControlledValveOpen()>
    3dac:	88 23       	and	r24, r24
    3dae:	31 f0       	breq	.+12     	; 0x3dbc <loop+0xe6>
       isControlledValveOpen())
      {
      boilerCountdownM = getMinBoilerOnMinutes(); // Expect to turn boiler on.
    3db0:	0e 94 d7 04 	call	0x9ae	; 0x9ae <getMinBoilerOnMinutes()>
    3db4:	80 93 cc 01 	sts	0x01CC, r24
      boilerNoCallM = 0; // Ensure set to eager full duty-cycle listen at boiler off.
    3db8:	10 92 cd 01 	sts	0x01CD, r1
    // Optimisation: if just heard a call need not listen on this next cycle.
    // Optimisation: if boiler timeout is a long time away (>> one FHT8V TX cycle, ~2 minutes excl quiet minute), then can avoid listening for now.
    //    Longish period without any RX listening may allow hub unit to cool and get better sample of local temperature if marginal.
    // Aim to listen in one stretch for greater than full FHT8V TX cycle of ~2m to avoid missing a call for heat.
    // MUST listen for all of final 2 mins to avoid missing TX (without forcing boiler over-run).
    if((boilerCountdownM <= 2) && (boilerCountdownM != 0)) // Don't force to listen all the time if no recent call for heat.
    3dbc:	90 91 cc 01 	lds	r25, 0x01CC
    3dc0:	89 2f       	mov	r24, r25
    3dc2:	81 50       	subi	r24, 0x01	; 1
    3dc4:	82 30       	cpi	r24, 0x02	; 2
    3dc6:	08 f4       	brcc	.+2      	; 0x3dca <loop+0xf4>
    3dc8:	a3 c1       	rjmp	.+838    	; 0x4110 <loop+0x43a>
      { needsToEavesdrop = true; }
    else if((!heardIt) &&
    3dca:	ee 20       	and	r14, r14
    3dcc:	79 f4       	brne	.+30     	; 0x3dec <loop+0x116>
    3dce:	cc 20       	and	r12, r12
    3dd0:	69 f4       	brne	.+26     	; 0x3dec <loop+0x116>
    3dd2:	95 30       	cpi	r25, 0x05	; 5
    3dd4:	58 f4       	brcc	.+22     	; 0x3dec <loop+0x116>
       (boilerCountdownM <= 4)) // Listen eagerly for fresh calls for heat for last few minutes before turning boiler off.
      {
      // Skip the minute before the 'quiet' minute also in very quiet mode to improve local temp measurement.
      // (Should still catch at least one TX per 4 minutes at worst.)
      needsToEavesdrop =
          ((boilerNoCallM <= RX_REDUCE_MAX_M) || (3 != (minuteCount & 3)));
    3dd6:	80 91 cd 01 	lds	r24, 0x01CD
    3dda:	8f 31       	cpi	r24, 0x1F	; 31
    3ddc:	08 f4       	brcc	.+2      	; 0x3de0 <loop+0x10a>
    3dde:	98 c1       	rjmp	.+816    	; 0x4110 <loop+0x43a>
    3de0:	80 91 cb 01 	lds	r24, 0x01CB
    3de4:	83 70       	andi	r24, 0x03	; 3
    3de6:	83 30       	cpi	r24, 0x03	; 3
    3de8:	09 f0       	breq	.+2      	; 0x3dec <loop+0x116>
    3dea:	92 c1       	rjmp	.+804    	; 0x4110 <loop+0x43a>
#endif
    }
  else
    {
    // Power down and clear radio state (if currently eavesdropping).
    StopEavesdropOnFHT8V(second0);
    3dec:	8d 2d       	mov	r24, r13
    3dee:	0e 94 b5 09 	call	0x136a	; 0x136a <StopEavesdropOnFHT8V(bool)>
    // Clear any RX state so that nothing stale is carried forward.
    FHT8VCallForHeatHeardGetAndClear();
    3df2:	0e 94 78 09 	call	0x12f0	; 0x12f0 <FHT8VCallForHeatHeardGetAndClear()>
    3df6:	10 e0       	ldi	r17, 0x00	; 0
  // NOTE: sleep at the top of the loop to minimise timing jitter/delay from Arduino background activity after loop() returns.
  // DHD20130425: waking up from sleep and getting to start processing below this block may take >10ms.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("*E"); // End-of-cycle sleep.
#endif
  powerDownSerial(); // Ensure that serial I/O is off.
    3df8:	0e 94 ad 10 	call	0x215a	; 0x215a <powerDownSerial()>
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
    3dfc:	0e 94 70 10 	call	0x20e0	; 0x20e0 <minimisePowerWithoutSleep()>
    3e00:	11 c0       	rjmp	.+34     	; 0x3e24 <loop+0x14e>
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE) // Deal with FHT8V eavesdropping if needed.
    // Poll for RX of remote calls-for-heat if needed.
    if(needsToEavesdrop) { nap30AndPoll(); continue; }
    3e02:	11 23       	and	r17, r17
    3e04:	39 f0       	breq	.+14     	; 0x3e14 <loop+0x13e>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    3e06:	81 e0       	ldi	r24, 0x01	; 1
    3e08:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    3e0c:	81 e0       	ldi	r24, 0x01	; 1
    3e0e:	0e 94 4f 1e 	call	0x3c9e	; 0x3c9e <pollIO(bool)>
    3e12:	08 c0       	rjmp	.+16     	; 0x3e24 <loop+0x14e>
#endif
#if defined(USE_MODULE_RFM22RADIOSIMPLE) // Force radio to power-saving standby state if appropriate.
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
    3e14:	aa 20       	and	r10, r10
    3e16:	11 f4       	brne	.+4      	; 0x3e1c <loop+0x146>
    3e18:	dd 20       	and	r13, r13
    3e1a:	11 f0       	breq	.+4      	; 0x3e20 <loop+0x14a>
    3e1c:	0e 94 41 13 	call	0x2682	; 0x2682 <RFM22ModeStandbyAndClearState()>
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    3e20:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <sleepPwrSaveWithBODDisabled()>
#endif
  powerDownSerial(); // Ensure that serial I/O is off.
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    3e24:	90 91 b2 01 	lds	r25, 0x01B2
    3e28:	80 91 ca 01 	lds	r24, 0x01CA
    3e2c:	89 17       	cp	r24, r25
    3e2e:	49 f3       	breq	.-46     	; 0x3e02 <loop+0x12c>
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    }
  TIME_LSD = newTLSD;
    3e30:	90 93 ca 01 	sts	0x01CA, r25


#if defined(USE_MODULE_FHT8VSIMPLE)
  // FHT8V is highest priority and runs first.
  // ---------- HALF SECOND #0 -----------
  bool useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_First(!conserveBattery); // Time for extra TX before UI.
    3e34:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    3e38:	84 36       	cpi	r24, 0x64	; 100
    3e3a:	68 f4       	brcc	.+26     	; 0x3e56 <loop+0x180>
    3e3c:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    3e40:	84 36       	cpi	r24, 0x64	; 100
    3e42:	48 f4       	brcc	.+18     	; 0x3e56 <loop+0x180>
    3e44:	81 e0       	ldi	r24, 0x01	; 1
    3e46:	8b 25       	eor	r24, r11
    3e48:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <FHT8VPollSyncAndTX_First(bool)>
    3e4c:	88 23       	and	r24, r24
    3e4e:	19 f0       	breq	.+6      	; 0x3e56 <loop+0x180>
    3e50:	dd 24       	eor	r13, r13
    3e52:	d3 94       	inc	r13
    3e54:	01 c0       	rjmp	.+2      	; 0x3e58 <loop+0x182>
    3e56:	dd 24       	eor	r13, r13
  // Must take ~300ms or less so as not to run over into next half second if two TXs are done.
#if !defined(TWO_S_TICK_RTC_SUPPORT)
  if(0 == (TIME_LSD & 1))
#endif
    {
    if(tickUI(TIME_LSD))
    3e58:	80 91 ca 01 	lds	r24, 0x01CA
    3e5c:	0e 94 50 1d 	call	0x3aa0	; 0x3aa0 <tickUI(unsigned char)>
    3e60:	88 23       	and	r24, r24
    3e62:	11 f4       	brne	.+4      	; 0x3e68 <loop+0x192>
    3e64:	88 24       	eor	r8, r8
    3e66:	04 c0       	rjmp	.+8      	; 0x3e70 <loop+0x19a>
      {
      showStatus = true;
      computeTargetTemperature(); // Force recompute of temperature for (UI) responsivene
    3e68:	0e 94 42 07 	call	0xe84	; 0xe84 <computeTargetTemperature()>
    3e6c:	88 24       	eor	r8, r8
    3e6e:	83 94       	inc	r8
      }
    }


#if defined(USE_MODULE_FHT8VSIMPLE)
  if(useExtraFHT8VTXSlots)
    3e70:	dd 20       	and	r13, r13
    3e72:	79 f0       	breq	.+30     	; 0x3e92 <loop+0x1bc>
    {
    // Time for extra TX before other actions, but don't bother if minimising power in frost mode.
    // ---------- HALF SECOND #1 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    3e74:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    3e78:	84 36       	cpi	r24, 0x64	; 100
    3e7a:	50 f4       	brcc	.+20     	; 0x3e90 <loop+0x1ba>
    3e7c:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    3e80:	84 36       	cpi	r24, 0x64	; 100
    3e82:	30 f4       	brcc	.+12     	; 0x3e90 <loop+0x1ba>
    3e84:	81 e0       	ldi	r24, 0x01	; 1
    3e86:	8b 25       	eor	r24, r11
    3e88:	0e 94 66 0d 	call	0x1acc	; 0x1acc <FHT8VPollSyncAndTX_Next(bool)>
    3e8c:	88 23       	and	r24, r24
    3e8e:	09 f4       	brne	.+2      	; 0x3e92 <loop+0x1bc>
    3e90:	dd 24       	eor	r13, r13
  // Once-per-minute tasks: all must take << 0.3s.
  // Run tasks spread throughout the minute to be as kind to batteries (etc) as possible.
  // Only when runAll is true run less-critical tasks that be skipped sometimes when particularly conserving energy.
  // TODO: coordinate temperature reading with time when radio and other heat-generating items are off for more accurate readings.
  // TODO: ensure only take ambient light reading at times when all LEDs are off.
  const bool runAll = (!conserveBattery) || minute0From4ForSensors;
    3e92:	99 24       	eor	r9, r9
    3e94:	93 94       	inc	r9
    3e96:	9b 24       	eor	r9, r11
    3e98:	11 f0       	breq	.+4      	; 0x3e9e <loop+0x1c8>
    3e9a:	11 e0       	ldi	r17, 0x01	; 1
    3e9c:	01 c0       	rjmp	.+2      	; 0x3ea0 <loop+0x1ca>
    3e9e:	1c 2d       	mov	r17, r12

  switch(TIME_LSD) // With TWO_S_TICK_RTC_SUPPORT only even seconds are available.
    3ea0:	80 91 ca 01 	lds	r24, 0x01CA
    3ea4:	88 30       	cpi	r24, 0x08	; 8
    3ea6:	09 f4       	brne	.+2      	; 0x3eaa <loop+0x1d4>
    3ea8:	42 c0       	rjmp	.+132    	; 0x3f2e <loop+0x258>
    3eaa:	89 30       	cpi	r24, 0x09	; 9
    3eac:	38 f4       	brcc	.+14     	; 0x3ebc <loop+0x1e6>
    3eae:	82 30       	cpi	r24, 0x02	; 2
    3eb0:	f9 f0       	breq	.+62     	; 0x3ef0 <loop+0x21a>
    3eb2:	84 30       	cpi	r24, 0x04	; 4
    3eb4:	b1 f1       	breq	.+108    	; 0x3f22 <loop+0x24c>
    3eb6:	88 23       	and	r24, r24
    3eb8:	89 f0       	breq	.+34     	; 0x3edc <loop+0x206>
    3eba:	dc c0       	rjmp	.+440    	; 0x4074 <loop+0x39e>
    3ebc:	86 33       	cpi	r24, 0x36	; 54
    3ebe:	09 f4       	brne	.+2      	; 0x3ec2 <loop+0x1ec>
    3ec0:	5f c0       	rjmp	.+190    	; 0x3f80 <loop+0x2aa>
    3ec2:	87 33       	cpi	r24, 0x37	; 55
    3ec4:	20 f4       	brcc	.+8      	; 0x3ece <loop+0x1f8>
    3ec6:	84 33       	cpi	r24, 0x34	; 52
    3ec8:	09 f0       	breq	.+2      	; 0x3ecc <loop+0x1f6>
    3eca:	d4 c0       	rjmp	.+424    	; 0x4074 <loop+0x39e>
    3ecc:	53 c0       	rjmp	.+166    	; 0x3f74 <loop+0x29e>
    3ece:	88 33       	cpi	r24, 0x38	; 56
    3ed0:	09 f4       	brne	.+2      	; 0x3ed4 <loop+0x1fe>
    3ed2:	5f c0       	rjmp	.+190    	; 0x3f92 <loop+0x2bc>
    3ed4:	8a 33       	cpi	r24, 0x3A	; 58
    3ed6:	09 f0       	breq	.+2      	; 0x3eda <loop+0x204>
    3ed8:	cd c0       	rjmp	.+410    	; 0x4074 <loop+0x39e>
    3eda:	b5 c0       	rjmp	.+362    	; 0x4046 <loop+0x370>
    {
    case 0:
      {
      // Tasks that must be run every minute.
      ++minuteCount;
    3edc:	80 91 cb 01 	lds	r24, 0x01CB
    3ee0:	8f 5f       	subi	r24, 0xFF	; 255
    3ee2:	80 93 cb 01 	sts	0x01CB, r24
      checkUserSchedule(); // Force to user's programmed settings, if any, at the correct time.
    3ee6:	0e 94 0c 1d 	call	0x3a18	; 0x3a18 <checkUserSchedule()>
      // Ensure that RTC is persisted promptly when needed.
      persistRTC();
    3eea:	0e 94 a7 14 	call	0x294e	; 0x294e <persistRTC()>
    3eee:	c2 c0       	rjmp	.+388    	; 0x4074 <loop+0x39e>
      break;
      }

    // Churn/reseed PRNG(s) a little to improve unpredictability in use: should be lightweight.
    case 2: { if(runAll) { seedRNG8(minuteCount ^ cycleCountCPU() ^ (uint8_t)getBatterymV(), getSubCycleTime() ^ (uint8_t)getAmbientLight(), (uint8_t)getTemperatureC16()); } break; }
    3ef0:	11 23       	and	r17, r17
    3ef2:	09 f4       	brne	.+2      	; 0x3ef6 <loop+0x220>
    3ef4:	bf c0       	rjmp	.+382    	; 0x4074 <loop+0x39e>
    3ef6:	06 b5       	in	r16, 0x26	; 38
    3ef8:	80 91 cb 01 	lds	r24, 0x01CB
    3efc:	08 27       	eor	r16, r24
    3efe:	0e 94 3e 0f 	call	0x1e7c	; 0x1e7c <getBatterymV()>
    3f02:	e8 2e       	mov	r14, r24
    3f04:	10 91 b2 00 	lds	r17, 0x00B2
    3f08:	0e 94 5e 04 	call	0x8bc	; 0x8bc <getAmbientLight()>
    3f0c:	f8 2e       	mov	r15, r24
    3f0e:	0e 94 95 16 	call	0x2d2a	; 0x2d2a <getTemperatureC16()>
    3f12:	48 2f       	mov	r20, r24
    3f14:	1f 25       	eor	r17, r15
    3f16:	80 2f       	mov	r24, r16
    3f18:	8e 25       	eor	r24, r14
    3f1a:	61 2f       	mov	r22, r17
    3f1c:	0e 94 97 11 	call	0x232e	; 0x232e <seedRNG8(unsigned char, unsigned char, unsigned char)>
    3f20:	a9 c0       	rjmp	.+338    	; 0x4074 <loop+0x39e>
    // Monitor battery voltage; measure and recompute status less often when already thought to be low, eg when conserving.
    case 4: { if(runAll) { readBatterymV(); } break; }
    3f22:	11 23       	and	r17, r17
    3f24:	09 f4       	brne	.+2      	; 0x3f28 <loop+0x252>
    3f26:	a6 c0       	rjmp	.+332    	; 0x4074 <loop+0x39e>
    3f28:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <readBatterymV()>
    3f2c:	a3 c0       	rjmp	.+326    	; 0x4074 <loop+0x39e>
    // This is entirely optional, and just improves odds of an urgent call for heat being acted on quickly,
    // so it can be cancelled with any reasonable excuse to save some energy and bandwidth.
    // This should always be safe, ie not done unless valve actually open, etc.
    case 8:
      {
      if((!hubMode) && // Hub doesn't need to send extra TXes to itself!
    3f2e:	ff 20       	and	r15, r15
    3f30:	09 f0       	breq	.+2      	; 0x3f34 <loop+0x25e>
    3f32:	a0 c0       	rjmp	.+320    	; 0x4074 <loop+0x39e>
    3f34:	aa 20       	and	r10, r10
    3f36:	09 f0       	breq	.+2      	; 0x3f3a <loop+0x264>
    3f38:	9d c0       	rjmp	.+314    	; 0x4074 <loop+0x39e>
    3f3a:	dd 20       	and	r13, r13
    3f3c:	09 f0       	breq	.+2      	; 0x3f40 <loop+0x26a>
    3f3e:	9a c0       	rjmp	.+308    	; 0x4074 <loop+0x39e>
    3f40:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <inWarmModeDebounced()>
    3f44:	88 23       	and	r24, r24
    3f46:	09 f4       	brne	.+2      	; 0x3f4a <loop+0x274>
    3f48:	a5 c0       	rjmp	.+330    	; 0x4094 <loop+0x3be>
    3f4a:	0e 94 66 09 	call	0x12cc	; 0x12cc <isControlledValveOpen()>
    3f4e:	88 23       	and	r24, r24
    3f50:	09 f4       	brne	.+2      	; 0x3f54 <loop+0x27e>
    3f52:	a0 c0       	rjmp	.+320    	; 0x4094 <loop+0x3be>
    3f54:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    3f58:	8b 34       	cpi	r24, 0x4B	; 75
    3f5a:	28 f4       	brcc	.+10     	; 0x3f66 <loop+0x290>
    3f5c:	0e 94 53 17 	call	0x2ea6	; 0x2ea6 <inBakeModeDebounced()>
    3f60:	88 23       	and	r24, r24
    3f62:	09 f4       	brne	.+2      	; 0x3f66 <loop+0x290>
    3f64:	97 c0       	rjmp	.+302    	; 0x4094 <loop+0x3be>
         (!useExtraFHT8VTXSlots) && // Don't send if there's an immediately pending TX.
         inWarmModeDebounced() && // Only do extra TX if still in a warming mode, ie don't TX if mode just changed to FROST.
         (isControlledValveOpen()) && // Valve should be open already so we won't hurt the pump/boiler with call for heat.
         ((getTRVPercentOpen() >= 75) || inBakeModeDebounced())) // Valve fairly wide open, eg for BAKE or because boiler not hearing us reliably.
          {
          FHT8VDoSafeExtraTXToHub();
    3f66:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <FHT8VDoSafeExtraTXToHub()>
#if 1 && defined(DEBUG)
          DEBUG_SERIAL_PRINTLN_FLASHSTRING("Extra TX");
    3f6a:	8b ef       	ldi	r24, 0xFB	; 251
    3f6c:	94 e0       	ldi	r25, 0x04	; 4
    3f6e:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    3f72:	90 c0       	rjmp	.+288    	; 0x4094 <loop+0x3be>
#ifdef TEMP_POT_AVAILABLE
    // Sample the user-selected temperature base.
    case 50: { if(runAll) { readTempPot(); } break; }
#endif
    // Sample ambient light levels.
    case 52: { if(runAll) { readAmbientLight(); } break; }
    3f74:	11 23       	and	r17, r17
    3f76:	09 f4       	brne	.+2      	; 0x3f7a <loop+0x2a4>
    3f78:	7d c0       	rjmp	.+250    	; 0x4074 <loop+0x39e>
    3f7a:	0e 94 63 04 	call	0x8c6	; 0x8c6 <readAmbientLight()>
    3f7e:	7a c0       	rjmp	.+244    	; 0x4074 <loop+0x39e>
    // At a hub, sample temperature as late as possible in (and only in the 'quiet') minute, to reduce valve hunting from self-heating.
    case 54: { if(hubMode ? minute0From4ForSensors : runAll) { readTemperatureC16(); } break; }
    3f80:	ff 20       	and	r15, r15
    3f82:	09 f4       	brne	.+2      	; 0x3f86 <loop+0x2b0>
    3f84:	c1 2e       	mov	r12, r17
    3f86:	cc 20       	and	r12, r12
    3f88:	09 f4       	brne	.+2      	; 0x3f8c <loop+0x2b6>
    3f8a:	74 c0       	rjmp	.+232    	; 0x4074 <loop+0x39e>
    3f8c:	0e 94 9a 16 	call	0x2d34	; 0x2d34 <readTemperatureC16()>
    3f90:	71 c0       	rjmp	.+226    	; 0x4074 <loop+0x39e>
    // Also drives OUT_HEATCALL to control local boiler if in central hub mode.
    case 56:
      {
      static bool boilerOn; // Internal record of current boiler-out state.

      if(computeCallForHeat()) // Should be called once per minute to work correctly.
    3f92:	0e 94 7d 07 	call	0xefa	; 0xefa <computeCallForHeat()>
    3f96:	88 23       	and	r24, r24
    3f98:	51 f0       	breq	.+20     	; 0x3fae <loop+0x2d8>
        {
#if defined(USE_MODULE_FHT8VSIMPLE)
        // Recompute FHT8V command to send if target valve setting has changed...
        if(localFHT8VTRVEnabled()) { FHT8VCreateValveSetCmdFrame(); }
    3f9a:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    3f9e:	84 36       	cpi	r24, 0x64	; 100
    3fa0:	30 f4       	brcc	.+12     	; 0x3fae <loop+0x2d8>
    3fa2:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    3fa6:	84 36       	cpi	r24, 0x64	; 100
    3fa8:	10 f4       	brcc	.+4      	; 0x3fae <loop+0x2d8>
    3faa:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <FHT8VCreateValveSetCmdFrame()>
#endif
        }

#if defined(ENABLE_BOILER_HUB)
      // Track how long since remote call for heat last heard.
      if(hubMode && (boilerCountdownM == 0) && (boilerNoCallM < (uint8_t)~0)) { ++boilerNoCallM; }
    3fae:	ff 20       	and	r15, r15
    3fb0:	59 f0       	breq	.+22     	; 0x3fc8 <loop+0x2f2>
    3fb2:	80 91 cc 01 	lds	r24, 0x01CC
    3fb6:	88 23       	and	r24, r24
    3fb8:	39 f4       	brne	.+14     	; 0x3fc8 <loop+0x2f2>
    3fba:	80 91 cd 01 	lds	r24, 0x01CD
    3fbe:	8f 3f       	cpi	r24, 0xFF	; 255
    3fc0:	19 f0       	breq	.+6      	; 0x3fc8 <loop+0x2f2>
    3fc2:	8f 5f       	subi	r24, 0xFF	; 255
    3fc4:	80 93 cd 01 	sts	0x01CD, r24

      // If remote calls for heat from local boiler are (still) active then ensure that the boiler is on.
      if(hubMode && (boilerCountdownM > 0))
    3fc8:	ff 20       	and	r15, r15
    3fca:	c9 f0       	breq	.+50     	; 0x3ffe <loop+0x328>
    3fcc:	80 91 cc 01 	lds	r24, 0x01CC
    3fd0:	88 23       	and	r24, r24
    3fd2:	a9 f0       	breq	.+42     	; 0x3ffe <loop+0x328>
        {
        --boilerCountdownM;
    3fd4:	81 50       	subi	r24, 0x01	; 1
    3fd6:	80 93 cc 01 	sts	0x01CC, r24
        fastDigitalWrite(OUT_HEATCALL, HIGH);
    3fda:	5e 9a       	sbi	0x0b, 6	; 11
        boilerOn = true;
    3fdc:	81 e0       	ldi	r24, 0x01	; 1
    3fde:	80 93 ce 01 	sts	0x01CE, r24
#if 1 && defined(DEBUG)
        DEBUG_SERIAL_PRINT_FLASHSTRING("Boiler on, mins left: ");
    3fe2:	84 ee       	ldi	r24, 0xE4	; 228
    3fe4:	94 e0       	ldi	r25, 0x04	; 4
    3fe6:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
        DEBUG_SERIAL_PRINT(boilerCountdownM);
    3fea:	80 91 cc 01 	lds	r24, 0x01CC
    3fee:	90 e0       	ldi	r25, 0x00	; 0
    3ff0:	6a e0       	ldi	r22, 0x0A	; 10
    3ff2:	70 e0       	ldi	r23, 0x00	; 0
    3ff4:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
        DEBUG_SERIAL_PRINTLN();
    3ff8:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
    3ffc:	1f c0       	rjmp	.+62     	; 0x403c <loop+0x366>
        }
      else
#endif
        // Local call for heat given local TRV is at least partly open/on.  (TODO: modulating!)
        // In hub mode delay turning on until any local valve is at least partly open to be kind to the boiler.
        if(hubMode ? isControlledValveOpen() : (0 != getTRVPercentOpen()))
    3ffe:	ff 20       	and	r15, r15
    4000:	19 f0       	breq	.+6      	; 0x4008 <loop+0x332>
    4002:	0e 94 66 09 	call	0x12cc	; 0x12cc <isControlledValveOpen()>
    4006:	04 c0       	rjmp	.+8      	; 0x4010 <loop+0x33a>
    4008:	0e 94 91 04 	call	0x922	; 0x922 <getTRVPercentOpen()>
    400c:	81 11       	cpse	r24, r1
    400e:	81 e0       	ldi	r24, 0x01	; 1
    4010:	88 23       	and	r24, r24
    4012:	49 f0       	breq	.+18     	; 0x4026 <loop+0x350>
          {
          fastDigitalWrite(OUT_HEATCALL, HIGH);
    4014:	5e 9a       	sbi	0x0b, 6	; 11
          boilerOn = true;
    4016:	81 e0       	ldi	r24, 0x01	; 1
    4018:	80 93 ce 01 	sts	0x01CE, r24
#if 1 && defined(DEBUG)
          if(boilerOn) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("Boiler out: on"); }
    401c:	85 ed       	ldi	r24, 0xD5	; 213
    401e:	94 e0       	ldi	r25, 0x04	; 4
    4020:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    4024:	0b c0       	rjmp	.+22     	; 0x403c <loop+0x366>
#endif
          }
      else // Stop calling for heat from the boiler.
        {
        fastDigitalWrite(OUT_HEATCALL, LOW);
    4026:	5e 98       	cbi	0x0b, 6	; 11
#if 1 && defined(DEBUG)
        if(boilerOn) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("Boiler out: off"); }
    4028:	80 91 ce 01 	lds	r24, 0x01CE
    402c:	88 23       	and	r24, r24
    402e:	21 f0       	breq	.+8      	; 0x4038 <loop+0x362>
    4030:	85 ec       	ldi	r24, 0xC5	; 197
    4032:	94 e0       	ldi	r25, 0x04	; 4
    4034:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
        boilerOn = false;
    4038:	10 92 ce 01 	sts	0x01CE, r1
        }

      // Show current status if appropriate.
      if(runAll) { showStatus = true; }
    403c:	11 23       	and	r17, r17
    403e:	d1 f0       	breq	.+52     	; 0x4074 <loop+0x39e>
    4040:	88 24       	eor	r8, r8
    4042:	83 94       	inc	r8
    4044:	17 c0       	rjmp	.+46     	; 0x4074 <loop+0x39e>
    // Stats samples; should never be missed.
    case 58:
      {
      // Take full stats sample as near the end of the hour as reasonably possible (without danger of overrun),
      // and with other optional non-full samples evenly spaced throughout the hour (if not low on battery).
      if(minute0From4ForSensors) // Hope to take lowest-noise samples on the special minute out of each 4.
    4046:	cc 20       	and	r12, r12
    4048:	a9 f0       	breq	.+42     	; 0x4074 <loop+0x39e>
        {
        const uint_least8_t mm = getMinutesLT();
    404a:	0e 94 3d 14 	call	0x287a	; 0x287a <getMinutesLT()>
        switch(mm)
    404e:	88 32       	cpi	r24, 0x28	; 40
    4050:	30 f4       	brcc	.+12     	; 0x405e <loop+0x388>
    4052:	84 32       	cpi	r24, 0x24	; 36
    4054:	40 f4       	brcc	.+16     	; 0x4066 <loop+0x390>
    4056:	80 51       	subi	r24, 0x10	; 16
    4058:	84 30       	cpi	r24, 0x04	; 4
    405a:	60 f4       	brcc	.+24     	; 0x4074 <loop+0x39e>
    405c:	04 c0       	rjmp	.+8      	; 0x4066 <loop+0x390>
    405e:	88 53       	subi	r24, 0x38	; 56
    4060:	84 30       	cpi	r24, 0x04	; 4
    4062:	40 f4       	brcc	.+16     	; 0x4074 <loop+0x39e>
    4064:	04 c0       	rjmp	.+8      	; 0x406e <loop+0x398>
          {
          case 16: case 17: case 18: case 19:
          case 36: case 37: case 38: case 39:
            { if(!batteryLow) { sampleStats(false); } break; } // Skip sub-samples if short of juice.
    4066:	aa 20       	and	r10, r10
    4068:	29 f4       	brne	.+10     	; 0x4074 <loop+0x39e>
    406a:	80 e0       	ldi	r24, 0x00	; 0
    406c:	01 c0       	rjmp	.+2      	; 0x4070 <loop+0x39a>
          case 56: case 57: case 58: case 59:
            { sampleStats(true); break; } // Always take the full sample at end of hour.
    406e:	81 e0       	ldi	r24, 0x01	; 1
    4070:	0e 94 64 06 	call	0xcc8	; 0xcc8 <sampleStats(bool)>
      break;
      }
    }

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    4074:	dd 20       	and	r13, r13
    4076:	71 f0       	breq	.+28     	; 0x4094 <loop+0x3be>
    {
    // Time for extra TX before other actions, but don't bother if minimising power in frost mode.
    // ---------- HALF SECOND #2 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    4078:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    407c:	84 36       	cpi	r24, 0x64	; 100
    407e:	48 f4       	brcc	.+18     	; 0x4092 <loop+0x3bc>
    4080:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    4084:	84 36       	cpi	r24, 0x64	; 100
    4086:	28 f4       	brcc	.+10     	; 0x4092 <loop+0x3bc>
    4088:	89 2d       	mov	r24, r9
    408a:	0e 94 66 0d 	call	0x1acc	; 0x1acc <FHT8VPollSyncAndTX_Next(bool)>
    408e:	88 23       	and	r24, r24
    4090:	09 f4       	brne	.+2      	; 0x4094 <loop+0x3be>
    4092:	dd 24       	eor	r13, r13
//    if(useExtraFHT8VTXSlots) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("ES@2"); }
    }
#endif

  // Generate periodic status reports.
  if(showStatus) { serialStatusReport(); }
    4094:	88 20       	and	r8, r8
    4096:	11 f0       	breq	.+4      	; 0x409c <loop+0x3c6>
    4098:	0e 94 62 18 	call	0x30c4	; 0x30c4 <serialStatusReport()>

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    409c:	dd 20       	and	r13, r13
    409e:	59 f0       	breq	.+22     	; 0x40b6 <loop+0x3e0>
    {
    // ---------- HALF SECOND #3 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(!conserveBattery); 
    40a0:	0e 94 51 09 	call	0x12a2	; 0x12a2 <FHT8VGetHC1()>
    40a4:	84 36       	cpi	r24, 0x64	; 100
    40a6:	38 f4       	brcc	.+14     	; 0x40b6 <loop+0x3e0>
    40a8:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <FHT8VGetHC2()>
    40ac:	84 36       	cpi	r24, 0x64	; 100
    40ae:	18 f4       	brcc	.+6      	; 0x40b6 <loop+0x3e0>
    40b0:	89 2d       	mov	r24, r9
    40b2:	0e 94 66 0d 	call	0x1acc	; 0x1acc <FHT8VPollSyncAndTX_Next(bool)>
  // then poll/prompt the user for input
  // using a timeout which should safely avoid missing the next basic tick
  // and which should also allow some energy-saving sleep.
  // TODO: be clever and if getSubCycleTime() has gone backwards then assume end tick has been missed and return from loop() without sleeping.
#if defined(SUPPORT_CLI)
  if(showStatus || isCLIActive())
    40b6:	88 20       	and	r8, r8
    40b8:	21 f4       	brne	.+8      	; 0x40c2 <loop+0x3ec>
    40ba:	0e 94 5f 17 	call	0x2ebe	; 0x2ebe <isCLIActive()>
    40be:	88 23       	and	r24, r24
    40c0:	b1 f0       	breq	.+44     	; 0x40ee <loop+0x418>
    {
    const uint8_t sct = getSubCycleTime();
    40c2:	20 91 b2 00 	lds	r18, 0x00B2
    if(sct < (GSCT_MAX-(GSCT_MAX/8)))
    40c6:	20 3e       	cpi	r18, 0xE0	; 224
    40c8:	90 f4       	brcc	.+36     	; 0x40ee <loop+0x418>
      // Don't listen longer than ~500ms or beyond the last 16th of the cycle,
      // as listening for UART RX uses lots of power.
      { pollCLI((uint8_t)fnmin(GSCT_MAX-(GSCT_MAX/16), sct+(int)(SUB_CYCLE_TICKS_PER_S/2))); }
    40ca:	80 ef       	ldi	r24, 0xF0	; 240
    40cc:	90 e0       	ldi	r25, 0x00	; 0
    40ce:	9a 83       	std	Y+2, r25	; 0x02
    40d0:	89 83       	std	Y+1, r24	; 0x01
    40d2:	30 e0       	ldi	r19, 0x00	; 0
    40d4:	20 5c       	subi	r18, 0xC0	; 192
    40d6:	3f 4f       	sbci	r19, 0xFF	; 255




// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
    40d8:	20 3f       	cpi	r18, 0xF0	; 240
    40da:	31 05       	cpc	r19, r1
    40dc:	14 f4       	brge	.+4      	; 0x40e2 <loop+0x40c>
    40de:	c9 01       	movw	r24, r18
    40e0:	02 c0       	rjmp	.+4      	; 0x40e6 <loop+0x410>
    40e2:	80 ef       	ldi	r24, 0xF0	; 240
    40e4:	90 e0       	ldi	r25, 0x00	; 0
    40e6:	3c 83       	std	Y+4, r19	; 0x04
    40e8:	2b 83       	std	Y+3, r18	; 0x03
    40ea:	0e 94 0f 1a 	call	0x341e	; 0x341e <pollCLI(unsigned char)>
    DEBUG_SERIAL_PRINTLN();
    }
#endif

  // Detect and handle overrun, if it happens, though it should not.
  if(TIME_LSD != getSecondsLT())
    40ee:	90 91 b2 01 	lds	r25, 0x01B2
    40f2:	80 91 ca 01 	lds	r24, 0x01CA
    40f6:	89 17       	cp	r24, r25
    40f8:	81 f0       	breq	.+32     	; 0x411a <loop+0x444>
    {
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("ERROR: loop() overrun!");
    40fa:	8e ea       	ldi	r24, 0xAE	; 174
    40fc:	94 e0       	ldi	r25, 0x04	; 4
    40fe:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
    4102:	0e 94 6f 09 	call	0x12de	; 0x12de <FHT8VSyncAndTXReset()>
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    4106:	80 91 b2 01 	lds	r24, 0x01B2
    410a:	80 93 ca 01 	sts	0x01CA, r24
    410e:	05 c0       	rjmp	.+10     	; 0x411a <loop+0x444>
#if defined(USE_MODULE_FHT8VSIMPLE)
  // Act on eavesdropping need, setting up or clearing down hooks as required.
  if(needsToEavesdrop)
    {
    // Ensure radio is in RX mode rather than standby, and possibly hook up interrupts if available (REV1 board).
    SetupToEavesdropOnFHT8V(second0); // Start listening (if not already so).
    4110:	8d 2d       	mov	r24, r13
    4112:	0e 94 c8 09 	call	0x1390	; 0x1390 <SetupToEavesdropOnFHT8V(bool)>
    4116:	11 e0       	ldi	r17, 0x01	; 1
    4118:	6f ce       	rjmp	.-802    	; 0x3df8 <loop+0x122>
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    }
  }
    411a:	0f 90       	pop	r0
    411c:	0f 90       	pop	r0
    411e:	0f 90       	pop	r0
    4120:	0f 90       	pop	r0
    4122:	cf 91       	pop	r28
    4124:	df 91       	pop	r29
    4126:	1f 91       	pop	r17
    4128:	0f 91       	pop	r16
    412a:	ff 90       	pop	r15
    412c:	ef 90       	pop	r14
    412e:	df 90       	pop	r13
    4130:	cf 90       	pop	r12
    4132:	bf 90       	pop	r11
    4134:	af 90       	pop	r10
    4136:	9f 90       	pop	r9
    4138:	8f 90       	pop	r8
    413a:	08 95       	ret

0000413c <posPOST(unsigned char, __FlashStringHelper const*)>:
//   * Two quick flashes from the Arduino bootloader then the LED comes on.
//   * Each of the 5 main sections of Power On Self Test is 1 second LED on, 0.5 second off, n short flashes separated by 0.25s off, then 0.5s off, then 1s on.
//     The value of n is 1, 2, 3, 4, 5.
//   * The LED should then go off except for optional faint flickers as the radio is being driven if set up to do so.
#define PP_OFF_MS 250
static void posPOST(const uint8_t position, const __FlashStringHelper *s)
    413c:	ff 92       	push	r15
    413e:	0f 93       	push	r16
    4140:	1f 93       	push	r17
    4142:	cf 93       	push	r28
    4144:	df 93       	push	r29
    4146:	f8 2e       	mov	r15, r24
    4148:	8b 01       	movw	r16, r22
  {
  sleepLowPowerMs(1000);
    414a:	83 e8       	ldi	r24, 0x83	; 131
    414c:	9e e1       	ldi	r25, 0x1E	; 30
    414e:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
#ifdef DEBUG
  DEBUG_SERIAL_PRINT_FLASHSTRING("posPOST: "); // Can only be used once serial is set up.
    4152:	8e e9       	ldi	r24, 0x9E	; 158
    4154:	96 e0       	ldi	r25, 0x06	; 6
    4156:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(position);
    415a:	cf 2d       	mov	r28, r15
    415c:	d0 e0       	ldi	r29, 0x00	; 0
    415e:	ce 01       	movw	r24, r28
    4160:	6a e0       	ldi	r22, 0x0A	; 10
    4162:	70 e0       	ldi	r23, 0x00	; 0
    4164:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINT_FLASHSTRING(": ");
    4168:	8b e9       	ldi	r24, 0x9B	; 155
    416a:	96 e0       	ldi	r25, 0x06	; 6
    416c:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(s);
    4170:	c8 01       	movw	r24, r16
    4172:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINTLN();
    4176:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
#else
  serialPrintlnAndFlush(s);
#endif
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    417a:	2d 98       	cbi	0x05, 5	; 5
  sleepLowPowerMs(2*PP_OFF_MS);
    417c:	80 e4       	ldi	r24, 0x40	; 64
    417e:	9f e0       	ldi	r25, 0x0F	; 15
    4180:	07 c0       	rjmp	.+14     	; 0x4190 <posPOST(unsigned char, __FlashStringHelper const*)+0x54>
  
  int i = position;
  while(--i >= 0)
    {
    LED_HEATCALL_ON();
    4182:	2d 9a       	sbi	0x05, 5	; 5
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    4184:	80 e0       	ldi	r24, 0x00	; 0
    4186:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    tinyPause();
    LED_HEATCALL_OFF();
    418a:	2d 98       	cbi	0x05, 5	; 5
    sleepLowPowerMs(PP_OFF_MS);
    418c:	8f e9       	ldi	r24, 0x9F	; 159
    418e:	97 e0       	ldi	r25, 0x07	; 7
    4190:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
  sleepLowPowerMs(2*PP_OFF_MS);
  
  int i = position;
  while(--i >= 0)
    4194:	21 97       	sbiw	r28, 0x01	; 1
    4196:	8f ef       	ldi	r24, 0xFF	; 255
    4198:	cf 3f       	cpi	r28, 0xFF	; 255
    419a:	d8 07       	cpc	r29, r24
    419c:	91 f7       	brne	.-28     	; 0x4182 <posPOST(unsigned char, __FlashStringHelper const*)+0x46>
    tinyPause();
    LED_HEATCALL_OFF();
    sleepLowPowerMs(PP_OFF_MS);
    }

  sleepLowPowerMs(PP_OFF_MS);
    419e:	8f e9       	ldi	r24, 0x9F	; 159
    41a0:	97 e0       	ldi	r25, 0x07	; 7
    41a2:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  LED_HEATCALL_ON();
    41a6:	2d 9a       	sbi	0x05, 5	; 5
  sleepLowPowerMs(1000);
    41a8:	83 e8       	ldi	r24, 0x83	; 131
    41aa:	9e e1       	ldi	r25, 0x1E	; 30
    41ac:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  }
    41b0:	df 91       	pop	r29
    41b2:	cf 91       	pop	r28
    41b4:	1f 91       	pop	r17
    41b6:	0f 91       	pop	r16
    41b8:	ff 90       	pop	r15
    41ba:	08 95       	ret

000041bc <panic()>:
// Tries not to use lots of energy so as to keep distress beacon running for a while.
void panic()
  {
#ifdef USE_MODULE_RFM22RADIOSIMPLE
  // Reset radio and go into low-power mode.
  RFM22PowerOnInit();
    41bc:	0e 94 fd 12 	call	0x25fa	; 0x25fa <RFM22PowerOnInit()>
#endif
  // Power down almost everything else...
  minimisePowerWithoutSleep();
    41c0:	0e 94 70 10 	call	0x20e0	; 0x20e0 <minimisePowerWithoutSleep()>
#ifdef LED_HEATCALL
  pinMode(LED_HEATCALL, OUTPUT);
    41c4:	8d e0       	ldi	r24, 0x0D	; 13
    41c6:	61 e0       	ldi	r22, 0x01	; 1
    41c8:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
#else
  pinMode(LED_HEATCALL_L, OUTPUT);
#endif
  for( ; ; )
    {
    LED_HEATCALL_ON();
    41cc:	2d 9a       	sbi	0x05, 5	; 5
    41ce:	80 e0       	ldi	r24, 0x00	; 0
    41d0:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    tinyPause();
    LED_HEATCALL_OFF();
    41d4:	2d 98       	cbi	0x05, 5	; 5
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    41d6:	83 e0       	ldi	r24, 0x03	; 3
    41d8:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <nap(signed char)>
    41dc:	f7 cf       	rjmp	.-18     	; 0x41cc <panic()+0x10>

000041de <panic(__FlashStringHelper const*)>:
  }

// Panic with fixed message.
void panic(const __FlashStringHelper *s)
  {
  serialPrintlnAndFlush(s); // May fail.
    41de:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
  panic();  
    41e2:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
  }
    41e6:	08 95       	ret

000041e8 <serialPrintlnBuildVersion()>:
  };
// Version (code/board) information printed as one line to serial (with line-end, and flushed); machine- and human- parseable.
// Format: "board VXXXX REVY; code YYYY/Mmm/DD HH:MM:SS".
void serialPrintlnBuildVersion()
  {
  serialPrintAndFlush(F("board V0.2 REV"));
    41e8:	8a eb       	ldi	r24, 0xBA	; 186
    41ea:	96 e0       	ldi	r25, 0x06	; 6
    41ec:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(V0p2_REV);
    41f0:	81 e0       	ldi	r24, 0x01	; 1
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	6a e0       	ldi	r22, 0x0A	; 10
    41f6:	70 e0       	ldi	r23, 0x00	; 0
    41f8:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  serialPrintAndFlush(F("; code "));
    41fc:	82 eb       	ldi	r24, 0xB2	; 178
    41fe:	96 e0       	ldi	r25, 0x06	; 6
    4200:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(_YYYYMmmDD);
    4204:	85 e0       	ldi	r24, 0x05	; 5
    4206:	91 e0       	ldi	r25, 0x01	; 1
    4208:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <serialPrintAndFlush(char const*)>
  serialPrintAndFlush(F(" " __TIME__));
    420c:	88 ea       	ldi	r24, 0xA8	; 168
    420e:	96 e0       	ldi	r25, 0x06	; 6
    4210:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintlnAndFlush();
    4214:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
  }
    4218:	08 95       	ret

0000421a <setup>:

// Setup routine: runs once after reset.
// Does some limited board self-test and will panic() if anything is obviously broken.
void setup()
    421a:	2f 92       	push	r2
    421c:	3f 92       	push	r3
    421e:	4f 92       	push	r4
    4220:	5f 92       	push	r5
    4222:	6f 92       	push	r6
    4224:	7f 92       	push	r7
    4226:	8f 92       	push	r8
    4228:	9f 92       	push	r9
    422a:	af 92       	push	r10
    422c:	bf 92       	push	r11
    422e:	cf 92       	push	r12
    4230:	df 92       	push	r13
    4232:	ef 92       	push	r14
    4234:	ff 92       	push	r15
    4236:	0f 93       	push	r16
    4238:	1f 93       	push	r17
    423a:	df 93       	push	r29
    423c:	cf 93       	push	r28
    423e:	00 d0       	rcall	.+0      	; 0x4240 <setup+0x26>
    4240:	cd b7       	in	r28, 0x3d	; 61
    4242:	de b7       	in	r29, 0x3e	; 62
  {
  // Set appropriate low-power states, interrupts, etc, ASAP.
  powerSetup();
    4244:	0e 94 73 11 	call	0x22e6	; 0x22e6 <powerSetup()>

  // Capture early sub-cycle time to help ensure that the 32768Hz async clock is actually running.
  const uint8_t earlySCT = getSubCycleTime();
    4248:	e0 90 b2 00 	lds	r14, 0x00B2
    424c:	0e e0       	ldi	r16, 0x0E	; 14
    424e:	10 e0       	ldi	r17, 0x00	; 0
    4250:	3c c0       	rjmp	.+120    	; 0x42ca <setup+0xb0>
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    {
    switch(i)
    4252:	08 30       	cpi	r16, 0x08	; 8
    4254:	11 05       	cpc	r17, r1
    4256:	61 f1       	breq	.+88     	; 0x42b0 <setup+0x96>
    4258:	09 30       	cpi	r16, 0x09	; 9
    425a:	11 05       	cpc	r17, r1
    425c:	6c f4       	brge	.+26     	; 0x4278 <setup+0x5e>
    425e:	02 30       	cpi	r16, 0x02	; 2
    4260:	11 05       	cpc	r17, r1
    4262:	61 f1       	breq	.+88     	; 0x42bc <setup+0xa2>
    4264:	03 30       	cpi	r16, 0x03	; 3
    4266:	11 05       	cpc	r17, r1
    4268:	1c f4       	brge	.+6      	; 0x4270 <setup+0x56>
    426a:	17 ff       	sbrs	r17, 7
    426c:	21 c0       	rjmp	.+66     	; 0x42b0 <setup+0x96>
    426e:	10 c0       	rjmp	.+32     	; 0x4290 <setup+0x76>
    4270:	05 30       	cpi	r16, 0x05	; 5
    4272:	11 05       	cpc	r17, r1
    4274:	69 f4       	brne	.+26     	; 0x4290 <setup+0x76>
    4276:	1c c0       	rjmp	.+56     	; 0x42b0 <setup+0x96>
    4278:	0a 30       	cpi	r16, 0x0A	; 10
    427a:	11 05       	cpc	r17, r1
    427c:	d9 f0       	breq	.+54     	; 0x42b4 <setup+0x9a>
    427e:	0a 30       	cpi	r16, 0x0A	; 10
    4280:	11 05       	cpc	r17, r1
    4282:	fc f0       	brlt	.+62     	; 0x42c2 <setup+0xa8>
    4284:	0c 30       	cpi	r16, 0x0C	; 12
    4286:	11 05       	cpc	r17, r1
    4288:	b9 f0       	breq	.+46     	; 0x42b8 <setup+0x9e>
    428a:	0d 30       	cpi	r16, 0x0D	; 13
    428c:	11 05       	cpc	r17, r1
    428e:	39 f0       	breq	.+14     	; 0x429e <setup+0x84>
      {
      // Low output is good low-power default.
      default: { digitalWrite(i, LOW); pinMode(i, OUTPUT); break; }
    4290:	80 2f       	mov	r24, r16
    4292:	60 e0       	ldi	r22, 0x00	; 0
    4294:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <digitalWrite>
    4298:	80 2f       	mov	r24, r16
    429a:	61 e0       	ldi	r22, 0x01	; 1
    429c:	14 c0       	rjmp	.+40     	; 0x42c6 <setup+0xac>
      case PIN_SERIAL_RX: case PIN_SERIAL_TX: { pinMode(i, INPUT_PULLUP); break; }
#endif

      // Switch main UI LED on for the rest of initialisation...
#ifdef LED_HEATCALL
      case LED_HEATCALL: { pinMode(LED_HEATCALL, OUTPUT); digitalWrite(LED_HEATCALL, HIGH); break; }
    429e:	8d e0       	ldi	r24, 0x0D	; 13
    42a0:	61 e0       	ldi	r22, 0x01	; 1
    42a2:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
    42a6:	8d e0       	ldi	r24, 0x0D	; 13
    42a8:	61 e0       	ldi	r22, 0x01	; 1
    42aa:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <digitalWrite>
    42ae:	0d c0       	rjmp	.+26     	; 0x42ca <setup+0xb0>
      case BUTTON_LEARN_L: // Learn button is optional.
#endif
#ifdef BUTTON_LEARN2_L
      case BUTTON_LEARN2_L: // Learn button 2 is optional.
#endif
      case BUTTON_MODE_L: { pinMode(i, INPUT_PULLUP); break; }
    42b0:	80 2f       	mov	r24, r16
    42b2:	05 c0       	rjmp	.+10     	; 0x42be <setup+0xa4>

#ifdef PIN_SPI_nSS
      // Do not leave/set SPI nSS as low output (or floating) to avoid waking up SPI slave(s).
      case PIN_SPI_nSS: { pinMode(PIN_SPI_nSS, INPUT_PULLUP); break; }
    42b4:	8a e0       	ldi	r24, 0x0A	; 10
    42b6:	03 c0       	rjmp	.+6      	; 0x42be <setup+0xa4>
#endif
#ifdef PIN_SPI_MISO
      // Do not leave/set SPI MISO as (low) output (or floating).
      case PIN_SPI_MISO: { pinMode(PIN_SPI_MISO, INPUT_PULLUP); break; }
    42b8:	8c e0       	ldi	r24, 0x0C	; 12
    42ba:	01 c0       	rjmp	.+2      	; 0x42be <setup+0xa4>
#endif

#ifdef PIN_OW_DQ_DATA
      // Weak pull-up to avoid leakage current.
      case PIN_OW_DQ_DATA: { pinMode(PIN_OW_DQ_DATA, INPUT_PULLUP); break; }
    42bc:	82 e0       	ldi	r24, 0x02	; 2
    42be:	62 e0       	ldi	r22, 0x02	; 2
    42c0:	02 c0       	rjmp	.+4      	; 0x42c6 <setup+0xac>
#endif

#ifdef PIN_RFM_NIRQ 
      // Set as input to avoid contention current.
      case PIN_RFM_NIRQ: { pinMode(PIN_RFM_NIRQ, INPUT); break; }
    42c2:	89 e0       	ldi	r24, 0x09	; 9
    42c4:	60 e0       	ldi	r22, 0x00	; 0
    42c6:	0e 94 56 26 	call	0x4cac	; 0x4cac <pinMode>
// Call this ASAP in setup() to configure I/O safely for the board, avoid pins floating, etc.
static inline void IOSetup()
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    42ca:	01 50       	subi	r16, 0x01	; 1
    42cc:	10 40       	sbci	r17, 0x00	; 0
    42ce:	17 ff       	sbrs	r17, 7
    42d0:	c0 cf       	rjmp	.-128    	; 0x4252 <setup+0x38>

  IOSetup();

  // Restore previous RTC state if available.
  restoreRTC();
    42d2:	0e 94 56 14 	call	0x28ac	; 0x28ac <restoreRTC()>
  // TODO: consider code to calibrate the internal RC oscillator against the xtal, eg to keep serial comms happy, eg http://www.avrfreaks.net/index.php?name=PNphpBB2&file=printview&t=36237&start=0

  serialPrintAndFlush(F("\r\nOpenTRV booting: ")); // Leading CRLF to clear leading junk, eg from bootloader.
    42d6:	87 e8       	ldi	r24, 0x87	; 135
    42d8:	96 e0       	ldi	r25, 0x06	; 6
    42da:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
    serialPrintlnBuildVersion();
    42de:	0e 94 f4 20 	call	0x41e8	; 0x41e8 <serialPrintlnBuildVersion()>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    42e2:	f9 99       	sbic	0x1f, 1	; 31
    42e4:	fe cf       	rjmp	.-4      	; 0x42e2 <setup+0xc8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    42e6:	86 e0       	ldi	r24, 0x06	; 6
    42e8:	90 e0       	ldi	r25, 0x00	; 0
    42ea:	92 bd       	out	0x22, r25	; 34
    42ec:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    42ee:	f8 9a       	sbi	0x1f, 0	; 31
    42f0:	10 b5       	in	r17, 0x20	; 32
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    42f2:	f9 99       	sbic	0x1f, 1	; 31
    42f4:	fe cf       	rjmp	.-4      	; 0x42f2 <setup+0xd8>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    42f6:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    42f8:	86 e0       	ldi	r24, 0x06	; 6
    42fa:	90 e0       	ldi	r25, 0x00	; 0
    42fc:	92 bd       	out	0x22, r25	; 34
    42fe:	81 bd       	out	0x21, r24	; 33

  // Count resets to detect unexpected crashes/restarts.
  const uint8_t oldResetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
  eeprom_write_byte((uint8_t *)EE_START_RESET_COUNT, 1 + oldResetCount);
    4300:	1f 5f       	subi	r17, 0xFF	; 255
#endif
    EEDR = __value;
    4302:	10 bd       	out	0x20, r17	; 32
    4304:	11 50       	subi	r17, 0x01	; 1
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    4306:	0f b6       	in	r0, 0x3f	; 63
    4308:	f8 94       	cli
    430a:	fa 9a       	sbi	0x1f, 2	; 31
    430c:	f9 9a       	sbi	0x1f, 1	; 31
    430e:	0f be       	out	0x3f, r0	; 63

#ifdef DEBUG
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("DEBUG mode with serial logging");
    4310:	88 e6       	ldi	r24, 0x68	; 104
    4312:	96 e0       	ldi	r25, 0x06	; 6
    4314:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
#ifdef DEBUG
  DEBUG_SERIAL_PRINT_FLASHSTRING("Reset count: ");
    4318:	8a e5       	ldi	r24, 0x5A	; 90
    431a:	96 e0       	ldi	r25, 0x06	; 6
    431c:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(oldResetCount);
    4320:	81 2f       	mov	r24, r17
    4322:	90 e0       	ldi	r25, 0x00	; 0
    4324:	6a e0       	ldi	r22, 0x0A	; 10
    4326:	70 e0       	ldi	r23, 0x00	; 0
    4328:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    432c:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
//  DEBUG_SERIAL_PRINT_FLASHSTRING("MCUSR: "); // bits: 3 WDRF, 2 BORF, 1 EXTRF, 0 PORF.
//  DEBUG_SERIAL_PRINTFMT(mcusr, HEX);
//  DEBUG_SERIAL_PRINTLN();
  // Compute approx free RAM: see http://jeelabs.org/2011/05/22/atmega-memory-use/
  DEBUG_SERIAL_PRINT_FLASHSTRING("Free RAM: ");
    4330:	8f e4       	ldi	r24, 0x4F	; 79
    4332:	96 e0       	ldi	r25, 0x06	; 6
    4334:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  extern int __heap_start, *__brkval;
  int x;
  DEBUG_SERIAL_PRINT((int) &x - (__brkval == 0 ? (int) &__heap_start : (int) __brkval));
    4338:	80 91 43 03 	lds	r24, 0x0343
    433c:	90 91 44 03 	lds	r25, 0x0344
    4340:	00 97       	sbiw	r24, 0x00	; 0
    4342:	11 f0       	breq	.+4      	; 0x4348 <setup+0x12e>
    4344:	9c 01       	movw	r18, r24
    4346:	02 c0       	rjmp	.+4      	; 0x434c <setup+0x132>
    4348:	27 e4       	ldi	r18, 0x47	; 71
    434a:	33 e0       	ldi	r19, 0x03	; 3
    434c:	ce 01       	movw	r24, r28
    434e:	01 96       	adiw	r24, 0x01	; 1
    4350:	82 1b       	sub	r24, r18
    4352:	93 0b       	sbc	r25, r19
    4354:	6a e0       	ldi	r22, 0x0A	; 10
    4356:	70 e0       	ldi	r23, 0x00	; 0
    4358:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    435c:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
#ifdef UNIT_TESTS
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("UNIT TESTS WILL BE RUN...");
#endif
#endif

  posPOST(1, F("about to test RFM23"));
    4360:	81 e0       	ldi	r24, 0x01	; 1
    4362:	6b e3       	ldi	r22, 0x3B	; 59
    4364:	76 e0       	ldi	r23, 0x06	; 6
    4366:	0e 94 9e 20 	call	0x413c	; 0x413c <posPOST(unsigned char, __FlashStringHelper const*)>
#ifdef USE_MODULE_RFM22RADIOSIMPLE
#if !defined(RFM22_IS_ACTUALLY_RFM23) && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("(Using RFM22.)");
#endif
  // Initialise the radio, if configured, ASAP because it can suck a lot of power until properly initialised.
  RFM22PowerOnInit();
    436a:	0e 94 fd 12 	call	0x25fa	; 0x25fa <RFM22PowerOnInit()>
  // Check that the radio is correctly connected; panic if not...
  if(!RFM22CheckConnected()) { panic(); }
    436e:	0e 94 e3 13 	call	0x27c6	; 0x27c6 <RFM22CheckConnected()>
    4372:	88 23       	and	r24, r24
    4374:	11 f4       	brne	.+4      	; 0x437a <setup+0x160>
    4376:	0e 94 de 20 	call	0x41bc	; 0x41bc <panic()>
  // Configure the radio.
  RFM22RegisterBlockSetup(FHT8V_RFM22_Reg_Values);
    437a:	88 e6       	ldi	r24, 0x68	; 104
    437c:	90 e0       	ldi	r25, 0x00	; 0
    437e:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <RFM22RegisterBlockSetup(unsigned char const (*) [2])>
  // Put the radio in low-power standby mode.
  RFM22ModeStandbyAndClearState();
    4382:	0e 94 41 13 	call	0x2682	; 0x2682 <RFM22ModeStandbyAndClearState()>
#endif

  posPOST(2, F("RFM23 OK"));
    4386:	82 e0       	ldi	r24, 0x02	; 2
    4388:	62 e3       	ldi	r22, 0x32	; 50
    438a:	76 e0       	ldi	r23, 0x06	; 6
    438c:	0e 94 9e 20 	call	0x413c	; 0x413c <posPOST(unsigned char, __FlashStringHelper const*)>
  // Do additional POST.
  optionalPOST();
#endif

  // Get current power supply voltage.
  const uint16_t Vcc = readBatterymV();
    4390:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <readBatterymV()>
    4394:	1c 01       	movw	r2, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Vcc: ");
    4396:	8c e2       	ldi	r24, 0x2C	; 44
    4398:	96 e0       	ldi	r25, 0x06	; 6
    439a:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(Vcc);
    439e:	c1 01       	movw	r24, r2
    43a0:	6a e0       	ldi	r22, 0x0A	; 10
    43a2:	70 e0       	ldi	r23, 0x00	; 0
    43a4:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <serialPrintAndFlush(unsigned int, int)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("mV");
    43a8:	89 e2       	ldi	r24, 0x29	; 41
    43aa:	96 e0       	ldi	r25, 0x06	; 6
    43ac:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
  // Get internal temperature measurement.
  const int intTempC16 = readInternalTemperatureC16();
    43b0:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <readInternalTemperatureC16()>
    43b4:	2c 01       	movw	r4, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Int temp: ");
    43b6:	8e e1       	ldi	r24, 0x1E	; 30
    43b8:	96 e0       	ldi	r25, 0x06	; 6
    43ba:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT((intTempC16 + 8) >> 4);
    43be:	c2 01       	movw	r24, r4
    43c0:	08 96       	adiw	r24, 0x08	; 8
    43c2:	64 e0       	ldi	r22, 0x04	; 4
    43c4:	95 95       	asr	r25
    43c6:	87 95       	ror	r24
    43c8:	6a 95       	dec	r22
    43ca:	e1 f7       	brne	.-8      	; 0x43c4 <setup+0x1aa>
    43cc:	6a e0       	ldi	r22, 0x0A	; 10
    43ce:	70 e0       	ldi	r23, 0x00	; 0
    43d0:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINT_FLASHSTRING("C / ");
    43d4:	89 e1       	ldi	r24, 0x19	; 25
    43d6:	96 e0       	ldi	r25, 0x06	; 6
    43d8:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(intTempC16);
    43dc:	c2 01       	movw	r24, r4
    43de:	6a e0       	ldi	r22, 0x0A	; 10
    43e0:	70 e0       	ldi	r23, 0x00	; 0
    43e2:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    43e6:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
#endif

  posPOST(3, F("internal sensors OK, next light/temp/other"));
    43ea:	83 e0       	ldi	r24, 0x03	; 3
    43ec:	6e ee       	ldi	r22, 0xEE	; 238
    43ee:	75 e0       	ldi	r23, 0x05	; 5
    43f0:	0e 94 9e 20 	call	0x413c	; 0x413c <posPOST(unsigned char, __FlashStringHelper const*)>

#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Gathering initial inputs and computing target/demand...");
    43f4:	86 eb       	ldi	r24, 0xB6	; 182
    43f6:	95 e0       	ldi	r25, 0x05	; 5
    43f8:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
  // Collect full set of environmental values before entering loop().
  // This should also help ensure that sensors are properly initialised.
  const int light = readAmbientLight();
    43fc:	0e 94 63 04 	call	0x8c6	; 0x8c6 <readAmbientLight()>
    4400:	3c 01       	movw	r6, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("light: ");
    4402:	8e ea       	ldi	r24, 0xAE	; 174
    4404:	95 e0       	ldi	r25, 0x05	; 5
    4406:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(light);
    440a:	c3 01       	movw	r24, r6
    440c:	6a e0       	ldi	r22, 0x0A	; 10
    440e:	70 e0       	ldi	r23, 0x00	; 0
    4410:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    4414:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
#endif
//  // Assume 0 or full-scale values unlikely.
//  if((0 == light) || (light >= 1023)) { panic(F("LDR fault")); }

  const int heat = readTemperatureC16();
    4418:	0e 94 9a 16 	call	0x2d34	; 0x2d34 <readTemperatureC16()>
    441c:	5c 01       	movw	r10, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("temp: ");
    441e:	87 ea       	ldi	r24, 0xA7	; 167
    4420:	95 e0       	ldi	r25, 0x05	; 5
    4422:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(heat);
    4426:	c5 01       	movw	r24, r10
    4428:	6a e0       	ldi	r22, 0x0A	; 10
    442a:	70 e0       	ldi	r23, 0x00	; 0
    442c:	0e 94 3b 16 	call	0x2c76	; 0x2c76 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    4430:	0e 94 2b 16 	call	0x2c56	; 0x2c56 <serialPrintlnAndFlush()>
  DEBUG_SERIAL_PRINTLN();
#endif
#endif

  // Check buttons not stuck enabled.
  if(fastDigitalRead(BUTTON_MODE_L) == LOW) { panic(F("M stuck")); }
    4434:	4d 99       	sbic	0x09, 5	; 9
    4436:	04 c0       	rjmp	.+8      	; 0x4440 <setup+0x226>
    4438:	8f e9       	ldi	r24, 0x9F	; 159
    443a:	95 e0       	ldi	r25, 0x05	; 5
    443c:	0e 94 ef 20 	call	0x41de	; 0x41de <panic(__FlashStringHelper const*)>
#if defined(BUTTON_LEARN_L)
  if(fastDigitalRead(BUTTON_LEARN_L) == LOW) { panic(F("L stuck")); }
    4440:	18 99       	sbic	0x03, 0	; 3
    4442:	04 c0       	rjmp	.+8      	; 0x444c <setup+0x232>
    4444:	87 e9       	ldi	r24, 0x97	; 151
    4446:	95 e0       	ldi	r25, 0x05	; 5
    4448:	0e 94 ef 20 	call	0x41de	; 0x41de <panic(__FlashStringHelper const*)>
#if defined(BUTTON_LEARN2_L)
  if(fastDigitalRead(BUTTON_LEARN2_L) == LOW) { panic(F("L2 stuck")); }
#endif


  posPOST(4, F("light/temp OK"));
    444c:	84 e0       	ldi	r24, 0x04	; 4
    444e:	69 e8       	ldi	r22, 0x89	; 137
    4450:	75 e0       	ldi	r23, 0x05	; 5
    4452:	0e 94 9e 20 	call	0x413c	; 0x413c <posPOST(unsigned char, __FlashStringHelper const*)>

#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Gathering initial inputs and computing target/demand...");
#endif
  // Update targets, output to TRV and boiler, etc, to be sensible before main loop starts.
  computeCallForHeat();
    4456:	0e 94 7d 07 	call	0xefa	; 0xefa <computeCallForHeat()>
#if defined(USE_MODULE_FHT8VSIMPLE)
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Creating initial FHT8V frame...");
#endif
  // Unconditionally ensure that a valid FHT8V TRV command frame has been computed and stored.
  FHT8VCreateValveSetCmdFrame();
    445a:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <FHT8VCreateValveSetCmdFrame()>
    445e:	e0 e0       	ldi	r30, 0x00	; 0
    4460:	f1 e0       	ldi	r31, 0x01	; 1
    4462:	88 24       	eor	r8, r8
    4464:	8a 94       	dec	r8
    4466:	98 2c       	mov	r9, r8
    4468:	81 91       	ld	r24, Z+
    446a:	94 01       	movw	r18, r8
    446c:	28 27       	eor	r18, r24
    446e:	02 2e       	mov	r0, r18
    4470:	22 95       	swap	r18
    4472:	20 7f       	andi	r18, 0xF0	; 240
    4474:	20 25       	eor	r18, r0
    4476:	03 2e       	mov	r0, r19
    4478:	32 2f       	mov	r19, r18
    447a:	22 95       	swap	r18
    447c:	2f 70       	andi	r18, 0x0F	; 15
    447e:	02 26       	eor	r0, r18
    4480:	26 95       	lsr	r18
    4482:	32 27       	eor	r19, r18
    4484:	23 27       	eor	r18, r19
    4486:	22 0f       	add	r18, r18
    4488:	22 0f       	add	r18, r18
    448a:	22 0f       	add	r18, r18
    448c:	20 25       	eor	r18, r0
    448e:	49 01       	movw	r8, r18
#define RAMSTART (0x100)
#endif
static uint16_t sramCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)RAMSTART; p <= (uint8_t *)RAMEND; ++p)
    4490:	39 e0       	ldi	r19, 0x09	; 9
    4492:	e0 30       	cpi	r30, 0x00	; 0
    4494:	f3 07       	cpc	r31, r19
    4496:	41 f7       	brne	.-48     	; 0x4468 <setup+0x24e>
    4498:	20 e0       	ldi	r18, 0x00	; 0
    449a:	30 e0       	ldi	r19, 0x00	; 0
    449c:	cc 24       	eor	r12, r12
    449e:	ca 94       	dec	r12
    44a0:	dc 2c       	mov	r13, r12
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    44a2:	f9 99       	sbic	0x1f, 1	; 31
    44a4:	fe cf       	rjmp	.-4      	; 0x44a2 <setup+0x288>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    44a6:	32 bd       	out	0x22, r19	; 34
    44a8:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    44aa:	f8 9a       	sbi	0x1f, 0	; 31
    44ac:	80 b5       	in	r24, 0x20	; 32
    44ae:	a6 01       	movw	r20, r12
    44b0:	48 27       	eor	r20, r24
    44b2:	04 2e       	mov	r0, r20
    44b4:	42 95       	swap	r20
    44b6:	40 7f       	andi	r20, 0xF0	; 240
    44b8:	40 25       	eor	r20, r0
    44ba:	05 2e       	mov	r0, r21
    44bc:	54 2f       	mov	r21, r20
    44be:	42 95       	swap	r20
    44c0:	4f 70       	andi	r20, 0x0F	; 15
    44c2:	04 26       	eor	r0, r20
    44c4:	46 95       	lsr	r20
    44c6:	54 27       	eor	r21, r20
    44c8:	45 27       	eor	r20, r21
    44ca:	44 0f       	add	r20, r20
    44cc:	44 0f       	add	r20, r20
    44ce:	44 0f       	add	r20, r20
    44d0:	40 25       	eor	r20, r0
    44d2:	6a 01       	movw	r12, r20
  }
// Compute a CRC of all of EEPROM as a hash that may contain some entropy, particularly across restarts.
static uint16_t eeCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)0; p <= (uint8_t *)E2END; ++p)
    44d4:	2f 5f       	subi	r18, 0xFF	; 255
    44d6:	3f 4f       	sbci	r19, 0xFF	; 255
    44d8:	54 e0       	ldi	r21, 0x04	; 4
    44da:	20 30       	cpi	r18, 0x00	; 0
    44dc:	35 07       	cpc	r19, r21
    44de:	09 f7       	brne	.-62     	; 0x44a2 <setup+0x288>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Starting seed computation...");
#endif
  const uint16_t srseed = sramCRC();
  const uint16_t eeseed = eeCRC();
  // Check that the 32768Hz async clock is actually running having done significant CPU-intensive work.
  const uint8_t laterSCT = getSubCycleTime();
    44e0:	f0 90 b2 00 	lds	r15, 0x00B2
  if(laterSCT == earlySCT)
    44e4:	fe 14       	cp	r15, r14
    44e6:	09 f5       	brne	.+66     	; 0x452a <setup+0x310>
    {
#if defined(WAKEUP_32768HZ_XTAL)
    // Allow (an extra) 1s+ for 32768Hz crystal to start reliably, see: http://www.atmel.com/Images/doc1259.pdf
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Sleeping to let async 32768Hz clock start...");
    44e8:	8c e5       	ldi	r24, 0x5C	; 92
    44ea:	95 e0       	ldi	r25, 0x05	; 5
    44ec:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
    44f0:	04 e1       	ldi	r16, 0x14	; 20
    44f2:	10 e0       	ldi	r17, 0x00	; 0
#endif
    // Time spent here should not be a whole multiple of basic cycle time to avoid spuriously stationary async clock reading!
    for(int i = 20; (--i >= 0) && (earlySCT == getSubCycleTime()); )
    44f4:	01 50       	subi	r16, 0x01	; 1
    44f6:	10 40       	sbci	r17, 0x00	; 0
    44f8:	8f ef       	ldi	r24, 0xFF	; 255
    44fa:	0f 3f       	cpi	r16, 0xFF	; 255
    44fc:	18 07       	cpc	r17, r24
    44fe:	09 f4       	brne	.+2      	; 0x4502 <setup+0x2e8>
    4500:	82 c0       	rjmp	.+260    	; 0x4606 <setup+0x3ec>
    4502:	80 91 b2 00 	lds	r24, 0x00B2
    4506:	f8 16       	cp	r15, r24
    4508:	09 f0       	breq	.+2      	; 0x450c <setup+0x2f2>
    450a:	7d c0       	rjmp	.+250    	; 0x4606 <setup+0x3ec>
      {
      sleepLowPowerMs(691);
    450c:	84 e1       	ldi	r24, 0x14	; 20
    450e:	95 e1       	ldi	r25, 0x15	; 21
    4510:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
      captureEntropy1();
    4514:	0e 94 31 10 	call	0x2062	; 0x2062 <captureEntropy1()>
    4518:	ed cf       	rjmp	.-38     	; 0x44f4 <setup+0x2da>
#endif
    const uint8_t latestSCT = getSubCycleTime();
    if(latestSCT == earlySCT)
      {
#if 1 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("Async 32768Hz clock may not be running!");
    451a:	84 e3       	ldi	r24, 0x34	; 52
    451c:	95 e0       	ldi	r25, 0x05	; 5
    451e:	0e 94 7f 16 	call	0x2cfe	; 0x2cfe <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
      panic(F("XTAL dead")); // Async clock not running.
    4522:	8a e2       	ldi	r24, 0x2A	; 42
    4524:	95 e0       	ldi	r25, 0x05	; 5
    4526:	0e 94 ef 20 	call	0x41de	; 0x41de <panic(__FlashStringHelper const*)>
      }
    }
  posPOST(5, F("slow RTC clock OK"));
    452a:	85 e0       	ldi	r24, 0x05	; 5
    452c:	68 e1       	ldi	r22, 0x18	; 24
    452e:	75 e0       	ldi	r23, 0x05	; 5
    4530:	0e 94 9e 20 	call	0x413c	; 0x413c <posPOST(unsigned char, __FlashStringHelper const*)>
  // DHD20130430: maybe as much as 16 bits of entropy on each reset in seed1, concentrated in the least-significant bits.
  const uint16_t s16 = (__DATE__[5]) ^ ((getMinutesSinceMidnightLT() << 5) ^ (((int)getSubCycleTime()) << 7) ^ (heat << 2) ^ (light << 6) ^ Vcc ^ intTempC16); /* This fits in an int (16 bits). */
    4534:	0e 94 34 14 	call	0x2868	; 0x2868 <getMinutesSinceMidnightLT()>
    4538:	00 91 b2 00 	lds	r16, 0x00B2
    453c:	10 e0       	ldi	r17, 0x00	; 0
    453e:	16 95       	lsr	r17
    4540:	10 2f       	mov	r17, r16
    4542:	00 27       	eor	r16, r16
    4544:	17 95       	ror	r17
    4546:	07 95       	ror	r16
    4548:	00 63       	ori	r16, 0x30	; 48
    454a:	02 25       	eor	r16, r2
    454c:	13 25       	eor	r17, r3
    454e:	04 25       	eor	r16, r4
    4550:	15 25       	eor	r17, r5
    4552:	aa 0c       	add	r10, r10
    4554:	bb 1c       	adc	r11, r11
    4556:	aa 0c       	add	r10, r10
    4558:	bb 1c       	adc	r11, r11
    455a:	0a 25       	eor	r16, r10
    455c:	1b 25       	eor	r17, r11
    455e:	36 e0       	ldi	r19, 0x06	; 6
    4560:	66 0c       	add	r6, r6
    4562:	77 1c       	adc	r7, r7
    4564:	3a 95       	dec	r19
    4566:	e1 f7       	brne	.-8      	; 0x4560 <setup+0x346>
    4568:	06 25       	eor	r16, r6
    456a:	17 25       	eor	r17, r7
    456c:	25 e0       	ldi	r18, 0x05	; 5
    456e:	88 0f       	add	r24, r24
    4570:	99 1f       	adc	r25, r25
    4572:	2a 95       	dec	r18
    4574:	e1 f7       	brne	.-8      	; 0x456e <setup+0x354>
    4576:	08 27       	eor	r16, r24
    4578:	19 27       	eor	r17, r25
  //const long seed1 = ((((long) clockJitterRTC()) << 13) ^ (((long)clockJitterWDT()) << 21) ^ (((long)(srseed^eeseed)) << 16)) + s16;
  // Seed simple/fast/small built-in PRNG.  (Smaller and faster than srandom()/random().)
  seedRNG8((uint8_t) s16, (uint8_t)((s16+eeseed) >> 8), clockJitterWDT() ^ (uint8_t)srseed);
    457a:	0e 94 8f 0f 	call	0x1f1e	; 0x1f1e <clockJitterWDT()>
    457e:	98 01       	movw	r18, r16
    4580:	2c 0d       	add	r18, r12
    4582:	3d 1d       	adc	r19, r13
    4584:	48 2f       	mov	r20, r24
    4586:	48 25       	eor	r20, r8
    4588:	80 2f       	mov	r24, r16
    458a:	63 2f       	mov	r22, r19
    458c:	0e 94 97 11 	call	0x232e	; 0x232e <seedRNG8(unsigned char, unsigned char, unsigned char)>
  // Carry a few bits of entropy over a reset by picking one of the four designated EEPROM bytes at random;
  // if zero, erase to 0xff, else AND in part of the seed including some of the previous EEPROM hash (and write).
  // This amounts to about a quarter of an erase/write cycle per reset/restart per byte, or 400k restarts endurance!
  // These 4 bytes should be picked up as part of the hash/CRC of EEPROM above, next time,
  // essentially forming a longish-cycle (poor) PRNG even with little new real entropy each time.
  uint8_t *const erp = (uint8_t *)(EE_START_SEED + (3&((s16)^((eeseed>>8)+(__TIME__[7]))))); // Use some new and some eeseed bits to choose which byte to updated.
    4590:	8d 2d       	mov	r24, r13
    4592:	99 27       	eor	r25, r25
    4594:	c3 96       	adiw	r24, 0x33	; 51
    4596:	80 27       	eor	r24, r16
    4598:	91 27       	eor	r25, r17
    459a:	83 70       	andi	r24, 0x03	; 3
    459c:	90 70       	andi	r25, 0x00	; 0
    459e:	02 96       	adiw	r24, 0x02	; 2
    45a0:	18 2f       	mov	r17, r24
    45a2:	09 2f       	mov	r16, r25
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    45a4:	f9 99       	sbic	0x1f, 1	; 31
    45a6:	fe cf       	rjmp	.-4      	; 0x45a4 <setup+0x38a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    45a8:	92 bd       	out	0x22, r25	; 34
    45aa:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    45ac:	f8 9a       	sbi	0x1f, 0	; 31
    45ae:	80 b5       	in	r24, 0x20	; 32
  const uint8_t erv = eeprom_read_byte(erp);
  if(0 == erv) { eeprom_smart_erase_byte(erp); }
    45b0:	88 23       	and	r24, r24
    45b2:	29 f4       	brne	.+10     	; 0x45be <setup+0x3a4>
    45b4:	81 2f       	mov	r24, r17
    45b6:	90 2f       	mov	r25, r16
    45b8:	0e 94 40 08 	call	0x1080	; 0x1080 <eeprom_smart_erase_byte(unsigned char*)>
    45bc:	08 c0       	rjmp	.+16     	; 0x45ce <setup+0x3b4>
  else { eeprom_smart_clear_bits(erp, clockJitterEntropyByte() + ((uint8_t)eeseed)); } // Nominally include disjoint set of eeseed bits in choice of which to clear.
    45be:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <clockJitterEntropyByte()>
    45c2:	68 2f       	mov	r22, r24
    45c4:	6c 0d       	add	r22, r12
    45c6:	81 2f       	mov	r24, r17
    45c8:	90 2f       	mov	r25, r16
    45ca:	0e 94 54 08 	call	0x10a8	; 0x10a8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
  DEBUG_SERIAL_PRINTLN();
#endif

  // Initialised: turn heatcall UI LED off.
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    45ce:	2d 98       	cbi	0x05, 5	; 5

  // Report initial status.
  serialStatusReport();
    45d0:	0e 94 62 18 	call	0x30c4	; 0x30c4 <serialStatusReport()>

  // Set appropriate loop() values just before entering it.
  TIME_LSD = getSecondsLT();
    45d4:	80 91 b2 01 	lds	r24, 0x01B2
    45d8:	80 93 ca 01 	sts	0x01CA, r24
  }
    45dc:	0f 90       	pop	r0
    45de:	0f 90       	pop	r0
    45e0:	cf 91       	pop	r28
    45e2:	df 91       	pop	r29
    45e4:	1f 91       	pop	r17
    45e6:	0f 91       	pop	r16
    45e8:	ff 90       	pop	r15
    45ea:	ef 90       	pop	r14
    45ec:	df 90       	pop	r13
    45ee:	cf 90       	pop	r12
    45f0:	bf 90       	pop	r11
    45f2:	af 90       	pop	r10
    45f4:	9f 90       	pop	r9
    45f6:	8f 90       	pop	r8
    45f8:	7f 90       	pop	r7
    45fa:	6f 90       	pop	r6
    45fc:	5f 90       	pop	r5
    45fe:	4f 90       	pop	r4
    4600:	3f 90       	pop	r3
    4602:	2f 90       	pop	r2
    4604:	08 95       	ret
      {
      sleepLowPowerMs(691);
      captureEntropy1();
      }
#endif
    const uint8_t latestSCT = getSubCycleTime();
    4606:	80 91 b2 00 	lds	r24, 0x00B2
    if(latestSCT == earlySCT)
    460a:	8f 15       	cp	r24, r15
    460c:	09 f0       	breq	.+2      	; 0x4610 <setup+0x3f6>
    460e:	8d cf       	rjmp	.-230    	; 0x452a <setup+0x310>
    4610:	84 cf       	rjmp	.-248    	; 0x451a <setup+0x300>

00004612 <TwoWire::beginTransmission(int)>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    4612:	81 e0       	ldi	r24, 0x01	; 1
    4614:	80 93 15 02 	sts	0x0215, r24
  // set address of targeted slave
  txAddress = address;
    4618:	60 93 f2 01 	sts	0x01F2, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    461c:	10 92 13 02 	sts	0x0213, r1
  txBufferLength = 0;
    4620:	10 92 14 02 	sts	0x0214, r1
}

void TwoWire::beginTransmission(int address)
{
  beginTransmission((uint8_t)address);
}
    4624:	08 95       	ret

00004626 <TwoWire::available()>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
    4626:	20 91 f1 01 	lds	r18, 0x01F1
    462a:	30 e0       	ldi	r19, 0x00	; 0
    462c:	80 91 f0 01 	lds	r24, 0x01F0
    4630:	28 1b       	sub	r18, r24
    4632:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
    4634:	c9 01       	movw	r24, r18
    4636:	08 95       	ret

00004638 <TwoWire::read()>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
    4638:	40 91 f0 01 	lds	r20, 0x01F0
    463c:	80 91 f1 01 	lds	r24, 0x01F1
    4640:	48 17       	cp	r20, r24
    4642:	18 f0       	brcs	.+6      	; 0x464a <TwoWire::read()+0x12>
    4644:	2f ef       	ldi	r18, 0xFF	; 255
    4646:	3f ef       	ldi	r19, 0xFF	; 255
    4648:	0a c0       	rjmp	.+20     	; 0x465e <TwoWire::read()+0x26>
    value = rxBuffer[rxBufferIndex];
    464a:	e4 2f       	mov	r30, r20
    464c:	f0 e0       	ldi	r31, 0x00	; 0
    464e:	e0 53       	subi	r30, 0x30	; 48
    4650:	fe 4f       	sbci	r31, 0xFE	; 254
    4652:	80 81       	ld	r24, Z
    4654:	28 2f       	mov	r18, r24
    4656:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
    4658:	4f 5f       	subi	r20, 0xFF	; 255
    465a:	40 93 f0 01 	sts	0x01F0, r20
  }

  return value;
}
    465e:	c9 01       	movw	r24, r18
    4660:	08 95       	ret

00004662 <TwoWire::peek()>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
    4662:	e0 91 f0 01 	lds	r30, 0x01F0
    4666:	80 91 f1 01 	lds	r24, 0x01F1
    466a:	e8 17       	cp	r30, r24
    466c:	18 f0       	brcs	.+6      	; 0x4674 <TwoWire::peek()+0x12>
    466e:	ef ef       	ldi	r30, 0xFF	; 255
    4670:	ff ef       	ldi	r31, 0xFF	; 255
    4672:	06 c0       	rjmp	.+12     	; 0x4680 <TwoWire::peek()+0x1e>
    value = rxBuffer[rxBufferIndex];
    4674:	f0 e0       	ldi	r31, 0x00	; 0
    4676:	e0 53       	subi	r30, 0x30	; 48
    4678:	fe 4f       	sbci	r31, 0xFE	; 254
    467a:	80 81       	ld	r24, Z
    467c:	e8 2f       	mov	r30, r24
    467e:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
    4680:	cf 01       	movw	r24, r30
    4682:	08 95       	ret

00004684 <TwoWire::flush()>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
    4684:	08 95       	ret

00004686 <global constructors keyed to _ZN7TwoWire8rxBufferE>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    4686:	10 92 19 02 	sts	0x0219, r1
    468a:	10 92 18 02 	sts	0x0218, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    468e:	88 ee       	ldi	r24, 0xE8	; 232
    4690:	93 e0       	ldi	r25, 0x03	; 3
    4692:	a0 e0       	ldi	r26, 0x00	; 0
    4694:	b0 e0       	ldi	r27, 0x00	; 0
    4696:	80 93 1a 02 	sts	0x021A, r24
    469a:	90 93 1b 02 	sts	0x021B, r25
    469e:	a0 93 1c 02 	sts	0x021C, r26
    46a2:	b0 93 1d 02 	sts	0x021D, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    46a6:	85 e1       	ldi	r24, 0x15	; 21
    46a8:	91 e0       	ldi	r25, 0x01	; 1
    46aa:	90 93 17 02 	sts	0x0217, r25
    46ae:	80 93 16 02 	sts	0x0216, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    46b2:	08 95       	ret

000046b4 <TwoWire::write(unsigned char const*, unsigned int)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
    46b4:	cf 92       	push	r12
    46b6:	df 92       	push	r13
    46b8:	ef 92       	push	r14
    46ba:	ff 92       	push	r15
    46bc:	0f 93       	push	r16
    46be:	1f 93       	push	r17
    46c0:	cf 93       	push	r28
    46c2:	df 93       	push	r29
    46c4:	7c 01       	movw	r14, r24
    46c6:	6b 01       	movw	r12, r22
    46c8:	8a 01       	movw	r16, r20
{
  if(transmitting){
    46ca:	80 91 15 02 	lds	r24, 0x0215
    46ce:	88 23       	and	r24, r24
    46d0:	a1 f0       	breq	.+40     	; 0x46fa <TwoWire::write(unsigned char const*, unsigned int)+0x46>
    46d2:	c0 e0       	ldi	r28, 0x00	; 0
    46d4:	d0 e0       	ldi	r29, 0x00	; 0
    46d6:	0d c0       	rjmp	.+26     	; 0x46f2 <TwoWire::write(unsigned char const*, unsigned int)+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
    46d8:	d7 01       	movw	r26, r14
    46da:	ed 91       	ld	r30, X+
    46dc:	fc 91       	ld	r31, X
    46de:	d6 01       	movw	r26, r12
    46e0:	ac 0f       	add	r26, r28
    46e2:	bd 1f       	adc	r27, r29
    46e4:	01 90       	ld	r0, Z+
    46e6:	f0 81       	ld	r31, Z
    46e8:	e0 2d       	mov	r30, r0
    46ea:	c7 01       	movw	r24, r14
    46ec:	6c 91       	ld	r22, X
    46ee:	09 95       	icall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
    46f0:	21 96       	adiw	r28, 0x01	; 1
    46f2:	c0 17       	cp	r28, r16
    46f4:	d1 07       	cpc	r29, r17
    46f6:	80 f3       	brcs	.-32     	; 0x46d8 <TwoWire::write(unsigned char const*, unsigned int)+0x24>
    46f8:	04 c0       	rjmp	.+8      	; 0x4702 <TwoWire::write(unsigned char const*, unsigned int)+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
    46fa:	cb 01       	movw	r24, r22
    46fc:	64 2f       	mov	r22, r20
    46fe:	0e 94 8c 24 	call	0x4918	; 0x4918 <twi_transmit>
  }
  return quantity;
}
    4702:	c8 01       	movw	r24, r16
    4704:	df 91       	pop	r29
    4706:	cf 91       	pop	r28
    4708:	1f 91       	pop	r17
    470a:	0f 91       	pop	r16
    470c:	ff 90       	pop	r15
    470e:	ef 90       	pop	r14
    4710:	df 90       	pop	r13
    4712:	cf 90       	pop	r12
    4714:	08 95       	ret

00004716 <TwoWire::write(unsigned char)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
    4716:	df 93       	push	r29
    4718:	cf 93       	push	r28
    471a:	0f 92       	push	r0
    471c:	cd b7       	in	r28, 0x3d	; 61
    471e:	de b7       	in	r29, 0x3e	; 62
    4720:	fc 01       	movw	r30, r24
    4722:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
    4724:	80 91 15 02 	lds	r24, 0x0215
    4728:	88 23       	and	r24, r24
    472a:	c9 f0       	breq	.+50     	; 0x475e <TwoWire::write(unsigned char)+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
    472c:	80 91 14 02 	lds	r24, 0x0214
    4730:	80 32       	cpi	r24, 0x20	; 32
    4732:	38 f0       	brcs	.+14     	; 0x4742 <TwoWire::write(unsigned char)+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    4734:	81 e0       	ldi	r24, 0x01	; 1
    4736:	90 e0       	ldi	r25, 0x00	; 0
    4738:	93 83       	std	Z+3, r25	; 0x03
    473a:	82 83       	std	Z+2, r24	; 0x02
    473c:	20 e0       	ldi	r18, 0x00	; 0
    473e:	30 e0       	ldi	r19, 0x00	; 0
    4740:	15 c0       	rjmp	.+42     	; 0x476c <TwoWire::write(unsigned char)+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
    4742:	80 91 13 02 	lds	r24, 0x0213
    4746:	e8 2f       	mov	r30, r24
    4748:	f0 e0       	ldi	r31, 0x00	; 0
    474a:	ed 50       	subi	r30, 0x0D	; 13
    474c:	fe 4f       	sbci	r31, 0xFE	; 254
    474e:	99 81       	ldd	r25, Y+1	; 0x01
    4750:	90 83       	st	Z, r25
    ++txBufferIndex;
    4752:	8f 5f       	subi	r24, 0xFF	; 255
    4754:	80 93 13 02 	sts	0x0213, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
    4758:	80 93 14 02 	sts	0x0214, r24
    475c:	05 c0       	rjmp	.+10     	; 0x4768 <TwoWire::write(unsigned char)+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
    475e:	ce 01       	movw	r24, r28
    4760:	01 96       	adiw	r24, 0x01	; 1
    4762:	61 e0       	ldi	r22, 0x01	; 1
    4764:	0e 94 8c 24 	call	0x4918	; 0x4918 <twi_transmit>
    4768:	21 e0       	ldi	r18, 0x01	; 1
    476a:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
    476c:	c9 01       	movw	r24, r18
    476e:	0f 90       	pop	r0
    4770:	cf 91       	pop	r28
    4772:	df 91       	pop	r29
    4774:	08 95       	ret

00004776 <TwoWire::endTransmission(unsigned char)>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    4776:	0f 93       	push	r16
    4778:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    477a:	80 91 f2 01 	lds	r24, 0x01F2
    477e:	63 ef       	ldi	r22, 0xF3	; 243
    4780:	71 e0       	ldi	r23, 0x01	; 1
    4782:	40 91 14 02 	lds	r20, 0x0214
    4786:	21 e0       	ldi	r18, 0x01	; 1
    4788:	0e 94 37 24 	call	0x486e	; 0x486e <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    478c:	10 92 13 02 	sts	0x0213, r1
  txBufferLength = 0;
    4790:	10 92 14 02 	sts	0x0214, r1
  // indicate that we are done transmitting
  transmitting = 0;
    4794:	10 92 15 02 	sts	0x0215, r1
  return ret;
}
    4798:	0f 91       	pop	r16
    479a:	08 95       	ret

0000479c <TwoWire::endTransmission()>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    479c:	61 e0       	ldi	r22, 0x01	; 1
    479e:	0e 94 bb 23 	call	0x4776	; 0x4776 <TwoWire::endTransmission(unsigned char)>
}
    47a2:	08 95       	ret

000047a4 <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
    47a4:	41 32       	cpi	r20, 0x21	; 33
    47a6:	08 f0       	brcs	.+2      	; 0x47aa <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)+0x6>
    47a8:	40 e2       	ldi	r20, 0x20	; 32
    47aa:	86 2f       	mov	r24, r22
    47ac:	60 ed       	ldi	r22, 0xD0	; 208
    47ae:	71 e0       	ldi	r23, 0x01	; 1
    47b0:	0e 94 ee 23 	call	0x47dc	; 0x47dc <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    47b4:	10 92 f0 01 	sts	0x01F0, r1
  rxBufferLength = read;
    47b8:	80 93 f1 01 	sts	0x01F1, r24

  return read;
}
    47bc:	08 95       	ret

000047be <TwoWire::requestFrom(int, int)>:
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
}

uint8_t TwoWire::requestFrom(int address, int quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
    47be:	21 e0       	ldi	r18, 0x01	; 1
    47c0:	0e 94 d2 23 	call	0x47a4	; 0x47a4 <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>
}
    47c4:	08 95       	ret

000047c6 <TwoWire::begin()>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    47c6:	10 92 f0 01 	sts	0x01F0, r1
  rxBufferLength = 0;
    47ca:	10 92 f1 01 	sts	0x01F1, r1

  txBufferIndex = 0;
    47ce:	10 92 13 02 	sts	0x0213, r1
  txBufferLength = 0;
    47d2:	10 92 14 02 	sts	0x0214, r1

  twi_init();
    47d6:	0e 94 38 26 	call	0x4c70	; 0x4c70 <twi_init>
}
    47da:	08 95       	ret

000047dc <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
    47dc:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    47de:	41 32       	cpi	r20, 0x21	; 33
    47e0:	10 f0       	brcs	.+4      	; 0x47e6 <twi_readFrom+0xa>
    47e2:	40 e0       	ldi	r20, 0x00	; 0
    47e4:	42 c0       	rjmp	.+132    	; 0x486a <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    47e6:	80 91 22 02 	lds	r24, 0x0222
    47ea:	88 23       	and	r24, r24
    47ec:	e1 f7       	brne	.-8      	; 0x47e6 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
    47ee:	91 e0       	ldi	r25, 0x01	; 1
    47f0:	90 93 22 02 	sts	0x0222, r25
  twi_sendStop = sendStop;
    47f4:	20 93 24 02 	sts	0x0224, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    47f8:	8f ef       	ldi	r24, 0xFF	; 255
    47fa:	80 93 8f 02 	sts	0x028F, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    47fe:	10 92 4a 02 	sts	0x024A, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    4802:	41 50       	subi	r20, 0x01	; 1
    4804:	40 93 4b 02 	sts	0x024B, r20
    4808:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    480a:	90 93 23 02 	sts	0x0223, r25
  twi_slarw |= address << 1;
    480e:	80 91 23 02 	lds	r24, 0x0223
    4812:	33 0f       	add	r19, r19
    4814:	83 2b       	or	r24, r19
    4816:	80 93 23 02 	sts	0x0223, r24

  if (true == twi_inRepStart) {
    481a:	80 91 25 02 	lds	r24, 0x0225
    481e:	81 30       	cpi	r24, 0x01	; 1
    4820:	41 f4       	brne	.+16     	; 0x4832 <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    4822:	10 92 25 02 	sts	0x0225, r1
    TWDR = twi_slarw;
    4826:	80 91 23 02 	lds	r24, 0x0223
    482a:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    482e:	85 ec       	ldi	r24, 0xC5	; 197
    4830:	01 c0       	rjmp	.+2      	; 0x4834 <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    4832:	85 ee       	ldi	r24, 0xE5	; 229
    4834:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    4838:	80 91 22 02 	lds	r24, 0x0222
    483c:	81 30       	cpi	r24, 0x01	; 1
    483e:	e1 f3       	breq	.-8      	; 0x4838 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
    4840:	80 91 4a 02 	lds	r24, 0x024A
    4844:	84 17       	cp	r24, r20
    4846:	10 f4       	brcc	.+4      	; 0x484c <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
    4848:	40 91 4a 02 	lds	r20, 0x024A
    484c:	20 e0       	ldi	r18, 0x00	; 0
    484e:	30 e0       	ldi	r19, 0x00	; 0
    4850:	0a c0       	rjmp	.+20     	; 0x4866 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
    4852:	fb 01       	movw	r30, r22
    4854:	e2 0f       	add	r30, r18
    4856:	f3 1f       	adc	r31, r19
    4858:	d9 01       	movw	r26, r18
    485a:	a6 5d       	subi	r26, 0xD6	; 214
    485c:	bd 4f       	sbci	r27, 0xFD	; 253
    485e:	8c 91       	ld	r24, X
    4860:	80 83       	st	Z, r24
    4862:	2f 5f       	subi	r18, 0xFF	; 255
    4864:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    4866:	24 17       	cp	r18, r20
    4868:	a0 f3       	brcs	.-24     	; 0x4852 <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    486a:	84 2f       	mov	r24, r20
    486c:	08 95       	ret

0000486e <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    486e:	0f 93       	push	r16
    4870:	1f 93       	push	r17
    4872:	58 2f       	mov	r21, r24
    4874:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    4876:	41 32       	cpi	r20, 0x21	; 33
    4878:	10 f0       	brcs	.+4      	; 0x487e <twi_writeTo+0x10>
    487a:	81 e0       	ldi	r24, 0x01	; 1
    487c:	4a c0       	rjmp	.+148    	; 0x4912 <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    487e:	80 91 22 02 	lds	r24, 0x0222
    4882:	88 23       	and	r24, r24
    4884:	e1 f7       	brne	.-8      	; 0x487e <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
    4886:	82 e0       	ldi	r24, 0x02	; 2
    4888:	80 93 22 02 	sts	0x0222, r24
  twi_sendStop = sendStop;
    488c:	00 93 24 02 	sts	0x0224, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    4890:	8f ef       	ldi	r24, 0xFF	; 255
    4892:	80 93 8f 02 	sts	0x028F, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    4896:	10 92 4a 02 	sts	0x024A, r1
  twi_masterBufferLength = length;
    489a:	40 93 4b 02 	sts	0x024B, r20
    489e:	aa e2       	ldi	r26, 0x2A	; 42
    48a0:	b2 e0       	ldi	r27, 0x02	; 2
    48a2:	fb 01       	movw	r30, r22
    48a4:	02 c0       	rjmp	.+4      	; 0x48aa <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
    48a6:	81 91       	ld	r24, Z+
    48a8:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    48aa:	8e 2f       	mov	r24, r30
    48ac:	86 1b       	sub	r24, r22
    48ae:	84 17       	cp	r24, r20
    48b0:	d0 f3       	brcs	.-12     	; 0x48a6 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    48b2:	10 92 23 02 	sts	0x0223, r1
  twi_slarw |= address << 1;
    48b6:	80 91 23 02 	lds	r24, 0x0223
    48ba:	55 0f       	add	r21, r21
    48bc:	85 2b       	or	r24, r21
    48be:	80 93 23 02 	sts	0x0223, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    48c2:	80 91 25 02 	lds	r24, 0x0225
    48c6:	81 30       	cpi	r24, 0x01	; 1
    48c8:	41 f4       	brne	.+16     	; 0x48da <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    48ca:	10 92 25 02 	sts	0x0225, r1
    TWDR = twi_slarw;				
    48ce:	80 91 23 02 	lds	r24, 0x0223
    48d2:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    48d6:	85 ec       	ldi	r24, 0xC5	; 197
    48d8:	01 c0       	rjmp	.+2      	; 0x48dc <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    48da:	85 ee       	ldi	r24, 0xE5	; 229
    48dc:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    48e0:	11 23       	and	r17, r17
    48e2:	21 f0       	breq	.+8      	; 0x48ec <twi_writeTo+0x7e>
    48e4:	80 91 22 02 	lds	r24, 0x0222
    48e8:	82 30       	cpi	r24, 0x02	; 2
    48ea:	e1 f3       	breq	.-8      	; 0x48e4 <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
    48ec:	80 91 8f 02 	lds	r24, 0x028F
    48f0:	8f 3f       	cpi	r24, 0xFF	; 255
    48f2:	11 f4       	brne	.+4      	; 0x48f8 <twi_writeTo+0x8a>
    48f4:	80 e0       	ldi	r24, 0x00	; 0
    48f6:	0d c0       	rjmp	.+26     	; 0x4912 <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    48f8:	80 91 8f 02 	lds	r24, 0x028F
    48fc:	80 32       	cpi	r24, 0x20	; 32
    48fe:	11 f4       	brne	.+4      	; 0x4904 <twi_writeTo+0x96>
    4900:	82 e0       	ldi	r24, 0x02	; 2
    4902:	07 c0       	rjmp	.+14     	; 0x4912 <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    4904:	80 91 8f 02 	lds	r24, 0x028F
    4908:	80 33       	cpi	r24, 0x30	; 48
    490a:	11 f0       	breq	.+4      	; 0x4910 <twi_writeTo+0xa2>
    490c:	84 e0       	ldi	r24, 0x04	; 4
    490e:	01 c0       	rjmp	.+2      	; 0x4912 <twi_writeTo+0xa4>
    4910:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
    4912:	1f 91       	pop	r17
    4914:	0f 91       	pop	r16
    4916:	08 95       	ret

00004918 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
    4918:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    491a:	61 32       	cpi	r22, 0x21	; 33
    491c:	10 f0       	brcs	.+4      	; 0x4922 <twi_transmit+0xa>
    491e:	81 e0       	ldi	r24, 0x01	; 1
    4920:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    4922:	80 91 22 02 	lds	r24, 0x0222
    4926:	84 30       	cpi	r24, 0x04	; 4
    4928:	11 f0       	breq	.+4      	; 0x492e <twi_transmit+0x16>
    492a:	82 e0       	ldi	r24, 0x02	; 2
    492c:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
    492e:	60 93 6d 02 	sts	0x026D, r22
    4932:	ac e4       	ldi	r26, 0x4C	; 76
    4934:	b2 e0       	ldi	r27, 0x02	; 2
    4936:	84 2f       	mov	r24, r20
    4938:	9c 01       	movw	r18, r24
    493a:	f9 01       	movw	r30, r18
    493c:	02 c0       	rjmp	.+4      	; 0x4942 <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
    493e:	81 91       	ld	r24, Z+
    4940:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
    4942:	8e 2f       	mov	r24, r30
    4944:	84 1b       	sub	r24, r20
    4946:	86 17       	cp	r24, r22
    4948:	d0 f3       	brcs	.-12     	; 0x493e <twi_transmit+0x26>
    494a:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
    494c:	08 95       	ret

0000494e <__vector_24>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
    494e:	1f 92       	push	r1
    4950:	0f 92       	push	r0
    4952:	0f b6       	in	r0, 0x3f	; 63
    4954:	0f 92       	push	r0
    4956:	11 24       	eor	r1, r1
    4958:	2f 93       	push	r18
    495a:	3f 93       	push	r19
    495c:	4f 93       	push	r20
    495e:	5f 93       	push	r21
    4960:	6f 93       	push	r22
    4962:	7f 93       	push	r23
    4964:	8f 93       	push	r24
    4966:	9f 93       	push	r25
    4968:	af 93       	push	r26
    496a:	bf 93       	push	r27
    496c:	ef 93       	push	r30
    496e:	ff 93       	push	r31
  switch(TW_STATUS){
    4970:	80 91 b9 00 	lds	r24, 0x00B9
    4974:	90 e0       	ldi	r25, 0x00	; 0
    4976:	88 7f       	andi	r24, 0xF8	; 248
    4978:	90 70       	andi	r25, 0x00	; 0
    497a:	80 36       	cpi	r24, 0x60	; 96
    497c:	91 05       	cpc	r25, r1
    497e:	09 f4       	brne	.+2      	; 0x4982 <__vector_24+0x34>
    4980:	f2 c0       	rjmp	.+484    	; 0x4b66 <__vector_24+0x218>
    4982:	81 36       	cpi	r24, 0x61	; 97
    4984:	91 05       	cpc	r25, r1
    4986:	cc f5       	brge	.+114    	; 0x49fa <__vector_24+0xac>
    4988:	88 32       	cpi	r24, 0x28	; 40
    498a:	91 05       	cpc	r25, r1
    498c:	09 f4       	brne	.+2      	; 0x4990 <__vector_24+0x42>
    498e:	7b c0       	rjmp	.+246    	; 0x4a86 <__vector_24+0x138>
    4990:	89 32       	cpi	r24, 0x29	; 41
    4992:	91 05       	cpc	r25, r1
    4994:	b4 f4       	brge	.+44     	; 0x49c2 <__vector_24+0x74>
    4996:	80 31       	cpi	r24, 0x10	; 16
    4998:	91 05       	cpc	r25, r1
    499a:	09 f4       	brne	.+2      	; 0x499e <__vector_24+0x50>
    499c:	6f c0       	rjmp	.+222    	; 0x4a7c <__vector_24+0x12e>
    499e:	81 31       	cpi	r24, 0x11	; 17
    49a0:	91 05       	cpc	r25, r1
    49a2:	3c f4       	brge	.+14     	; 0x49b2 <__vector_24+0x64>
    49a4:	00 97       	sbiw	r24, 0x00	; 0
    49a6:	09 f4       	brne	.+2      	; 0x49aa <__vector_24+0x5c>
    49a8:	47 c1       	rjmp	.+654    	; 0x4c38 <__vector_24+0x2ea>
    49aa:	08 97       	sbiw	r24, 0x08	; 8
    49ac:	09 f0       	breq	.+2      	; 0x49b0 <__vector_24+0x62>
    49ae:	4f c1       	rjmp	.+670    	; 0x4c4e <__vector_24+0x300>
    49b0:	65 c0       	rjmp	.+202    	; 0x4a7c <__vector_24+0x12e>
    49b2:	88 31       	cpi	r24, 0x18	; 24
    49b4:	91 05       	cpc	r25, r1
    49b6:	09 f4       	brne	.+2      	; 0x49ba <__vector_24+0x6c>
    49b8:	66 c0       	rjmp	.+204    	; 0x4a86 <__vector_24+0x138>
    49ba:	80 97       	sbiw	r24, 0x20	; 32
    49bc:	09 f0       	breq	.+2      	; 0x49c0 <__vector_24+0x72>
    49be:	47 c1       	rjmp	.+654    	; 0x4c4e <__vector_24+0x300>
    49c0:	82 c0       	rjmp	.+260    	; 0x4ac6 <__vector_24+0x178>
    49c2:	80 34       	cpi	r24, 0x40	; 64
    49c4:	91 05       	cpc	r25, r1
    49c6:	09 f4       	brne	.+2      	; 0x49ca <__vector_24+0x7c>
    49c8:	a4 c0       	rjmp	.+328    	; 0x4b12 <__vector_24+0x1c4>
    49ca:	81 34       	cpi	r24, 0x41	; 65
    49cc:	91 05       	cpc	r25, r1
    49ce:	44 f4       	brge	.+16     	; 0x49e0 <__vector_24+0x92>
    49d0:	80 33       	cpi	r24, 0x30	; 48
    49d2:	91 05       	cpc	r25, r1
    49d4:	09 f4       	brne	.+2      	; 0x49d8 <__vector_24+0x8a>
    49d6:	82 c0       	rjmp	.+260    	; 0x4adc <__vector_24+0x18e>
    49d8:	c8 97       	sbiw	r24, 0x38	; 56
    49da:	09 f0       	breq	.+2      	; 0x49de <__vector_24+0x90>
    49dc:	38 c1       	rjmp	.+624    	; 0x4c4e <__vector_24+0x300>
    49de:	89 c0       	rjmp	.+274    	; 0x4af2 <__vector_24+0x1a4>
    49e0:	80 35       	cpi	r24, 0x50	; 80
    49e2:	91 05       	cpc	r25, r1
    49e4:	09 f4       	brne	.+2      	; 0x49e8 <__vector_24+0x9a>
    49e6:	89 c0       	rjmp	.+274    	; 0x4afa <__vector_24+0x1ac>
    49e8:	88 35       	cpi	r24, 0x58	; 88
    49ea:	91 05       	cpc	r25, r1
    49ec:	09 f4       	brne	.+2      	; 0x49f0 <__vector_24+0xa2>
    49ee:	96 c0       	rjmp	.+300    	; 0x4b1c <__vector_24+0x1ce>
    49f0:	88 34       	cpi	r24, 0x48	; 72
    49f2:	91 05       	cpc	r25, r1
    49f4:	09 f0       	breq	.+2      	; 0x49f8 <__vector_24+0xaa>
    49f6:	2b c1       	rjmp	.+598    	; 0x4c4e <__vector_24+0x300>
    49f8:	ae c0       	rjmp	.+348    	; 0x4b56 <__vector_24+0x208>
    49fa:	88 39       	cpi	r24, 0x98	; 152
    49fc:	91 05       	cpc	r25, r1
    49fe:	09 f4       	brne	.+2      	; 0x4a02 <__vector_24+0xb4>
    4a00:	13 c1       	rjmp	.+550    	; 0x4c28 <__vector_24+0x2da>
    4a02:	89 39       	cpi	r24, 0x99	; 153
    4a04:	91 05       	cpc	r25, r1
    4a06:	ec f4       	brge	.+58     	; 0x4a42 <__vector_24+0xf4>
    4a08:	88 37       	cpi	r24, 0x78	; 120
    4a0a:	91 05       	cpc	r25, r1
    4a0c:	09 f4       	brne	.+2      	; 0x4a10 <__vector_24+0xc2>
    4a0e:	ab c0       	rjmp	.+342    	; 0x4b66 <__vector_24+0x218>
    4a10:	89 37       	cpi	r24, 0x79	; 121
    4a12:	91 05       	cpc	r25, r1
    4a14:	4c f4       	brge	.+18     	; 0x4a28 <__vector_24+0xda>
    4a16:	88 36       	cpi	r24, 0x68	; 104
    4a18:	91 05       	cpc	r25, r1
    4a1a:	09 f4       	brne	.+2      	; 0x4a1e <__vector_24+0xd0>
    4a1c:	a4 c0       	rjmp	.+328    	; 0x4b66 <__vector_24+0x218>
    4a1e:	80 37       	cpi	r24, 0x70	; 112
    4a20:	91 05       	cpc	r25, r1
    4a22:	09 f0       	breq	.+2      	; 0x4a26 <__vector_24+0xd8>
    4a24:	14 c1       	rjmp	.+552    	; 0x4c4e <__vector_24+0x300>
    4a26:	9f c0       	rjmp	.+318    	; 0x4b66 <__vector_24+0x218>
    4a28:	88 38       	cpi	r24, 0x88	; 136
    4a2a:	91 05       	cpc	r25, r1
    4a2c:	09 f4       	brne	.+2      	; 0x4a30 <__vector_24+0xe2>
    4a2e:	fc c0       	rjmp	.+504    	; 0x4c28 <__vector_24+0x2da>
    4a30:	80 39       	cpi	r24, 0x90	; 144
    4a32:	91 05       	cpc	r25, r1
    4a34:	09 f4       	brne	.+2      	; 0x4a38 <__vector_24+0xea>
    4a36:	9d c0       	rjmp	.+314    	; 0x4b72 <__vector_24+0x224>
    4a38:	80 38       	cpi	r24, 0x80	; 128
    4a3a:	91 05       	cpc	r25, r1
    4a3c:	09 f0       	breq	.+2      	; 0x4a40 <__vector_24+0xf2>
    4a3e:	07 c1       	rjmp	.+526    	; 0x4c4e <__vector_24+0x300>
    4a40:	98 c0       	rjmp	.+304    	; 0x4b72 <__vector_24+0x224>
    4a42:	80 3b       	cpi	r24, 0xB0	; 176
    4a44:	91 05       	cpc	r25, r1
    4a46:	09 f4       	brne	.+2      	; 0x4a4a <__vector_24+0xfc>
    4a48:	c6 c0       	rjmp	.+396    	; 0x4bd6 <__vector_24+0x288>
    4a4a:	81 3b       	cpi	r24, 0xB1	; 177
    4a4c:	91 05       	cpc	r25, r1
    4a4e:	4c f4       	brge	.+18     	; 0x4a62 <__vector_24+0x114>
    4a50:	80 3a       	cpi	r24, 0xA0	; 160
    4a52:	91 05       	cpc	r25, r1
    4a54:	09 f4       	brne	.+2      	; 0x4a58 <__vector_24+0x10a>
    4a56:	9f c0       	rjmp	.+318    	; 0x4b96 <__vector_24+0x248>
    4a58:	88 3a       	cpi	r24, 0xA8	; 168
    4a5a:	91 05       	cpc	r25, r1
    4a5c:	09 f0       	breq	.+2      	; 0x4a60 <__vector_24+0x112>
    4a5e:	f7 c0       	rjmp	.+494    	; 0x4c4e <__vector_24+0x300>
    4a60:	ba c0       	rjmp	.+372    	; 0x4bd6 <__vector_24+0x288>
    4a62:	80 3c       	cpi	r24, 0xC0	; 192
    4a64:	91 05       	cpc	r25, r1
    4a66:	09 f4       	brne	.+2      	; 0x4a6a <__vector_24+0x11c>
    4a68:	e3 c0       	rjmp	.+454    	; 0x4c30 <__vector_24+0x2e2>
    4a6a:	88 3c       	cpi	r24, 0xC8	; 200
    4a6c:	91 05       	cpc	r25, r1
    4a6e:	09 f4       	brne	.+2      	; 0x4a72 <__vector_24+0x124>
    4a70:	df c0       	rjmp	.+446    	; 0x4c30 <__vector_24+0x2e2>
    4a72:	88 3b       	cpi	r24, 0xB8	; 184
    4a74:	91 05       	cpc	r25, r1
    4a76:	09 f0       	breq	.+2      	; 0x4a7a <__vector_24+0x12c>
    4a78:	ea c0       	rjmp	.+468    	; 0x4c4e <__vector_24+0x300>
    4a7a:	c2 c0       	rjmp	.+388    	; 0x4c00 <__vector_24+0x2b2>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    4a7c:	80 91 23 02 	lds	r24, 0x0223
    4a80:	80 93 bb 00 	sts	0x00BB, r24
    4a84:	cf c0       	rjmp	.+414    	; 0x4c24 <__vector_24+0x2d6>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    4a86:	90 91 4a 02 	lds	r25, 0x024A
    4a8a:	80 91 4b 02 	lds	r24, 0x024B
    4a8e:	98 17       	cp	r25, r24
    4a90:	68 f4       	brcc	.+26     	; 0x4aac <__vector_24+0x15e>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    4a92:	90 91 4a 02 	lds	r25, 0x024A
    4a96:	e9 2f       	mov	r30, r25
    4a98:	f0 e0       	ldi	r31, 0x00	; 0
    4a9a:	e6 5d       	subi	r30, 0xD6	; 214
    4a9c:	fd 4f       	sbci	r31, 0xFD	; 253
    4a9e:	80 81       	ld	r24, Z
    4aa0:	80 93 bb 00 	sts	0x00BB, r24
    4aa4:	9f 5f       	subi	r25, 0xFF	; 255
    4aa6:	90 93 4a 02 	sts	0x024A, r25
    4aaa:	bc c0       	rjmp	.+376    	; 0x4c24 <__vector_24+0x2d6>
        twi_reply(1);
      }else{
	if (twi_sendStop)
    4aac:	80 91 24 02 	lds	r24, 0x0224
    4ab0:	88 23       	and	r24, r24
    4ab2:	09 f4       	brne	.+2      	; 0x4ab6 <__vector_24+0x168>
    4ab4:	4b c0       	rjmp	.+150    	; 0x4b4c <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4ab6:	85 ed       	ldi	r24, 0xD5	; 213
    4ab8:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4abc:	80 91 bc 00 	lds	r24, 0x00BC
    4ac0:	84 fd       	sbrc	r24, 4
    4ac2:	fc cf       	rjmp	.-8      	; 0x4abc <__vector_24+0x16e>
    4ac4:	c2 c0       	rjmp	.+388    	; 0x4c4a <__vector_24+0x2fc>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    4ac6:	80 e2       	ldi	r24, 0x20	; 32
    4ac8:	80 93 8f 02 	sts	0x028F, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4acc:	85 ed       	ldi	r24, 0xD5	; 213
    4ace:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4ad2:	80 91 bc 00 	lds	r24, 0x00BC
    4ad6:	84 fd       	sbrc	r24, 4
    4ad8:	fc cf       	rjmp	.-8      	; 0x4ad2 <__vector_24+0x184>
    4ada:	b7 c0       	rjmp	.+366    	; 0x4c4a <__vector_24+0x2fc>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    4adc:	80 e3       	ldi	r24, 0x30	; 48
    4ade:	80 93 8f 02 	sts	0x028F, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4ae2:	85 ed       	ldi	r24, 0xD5	; 213
    4ae4:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4ae8:	80 91 bc 00 	lds	r24, 0x00BC
    4aec:	84 fd       	sbrc	r24, 4
    4aee:	fc cf       	rjmp	.-8      	; 0x4ae8 <__vector_24+0x19a>
    4af0:	ac c0       	rjmp	.+344    	; 0x4c4a <__vector_24+0x2fc>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    4af2:	88 e3       	ldi	r24, 0x38	; 56
    4af4:	80 93 8f 02 	sts	0x028F, r24
    4af8:	9b c0       	rjmp	.+310    	; 0x4c30 <__vector_24+0x2e2>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    4afa:	80 91 4a 02 	lds	r24, 0x024A
    4afe:	90 91 bb 00 	lds	r25, 0x00BB
    4b02:	e8 2f       	mov	r30, r24
    4b04:	f0 e0       	ldi	r31, 0x00	; 0
    4b06:	e6 5d       	subi	r30, 0xD6	; 214
    4b08:	fd 4f       	sbci	r31, 0xFD	; 253
    4b0a:	90 83       	st	Z, r25
    4b0c:	8f 5f       	subi	r24, 0xFF	; 255
    4b0e:	80 93 4a 02 	sts	0x024A, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    4b12:	90 91 4a 02 	lds	r25, 0x024A
    4b16:	80 91 4b 02 	lds	r24, 0x024B
    4b1a:	82 c0       	rjmp	.+260    	; 0x4c20 <__vector_24+0x2d2>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    4b1c:	80 91 4a 02 	lds	r24, 0x024A
    4b20:	90 91 bb 00 	lds	r25, 0x00BB
    4b24:	e8 2f       	mov	r30, r24
    4b26:	f0 e0       	ldi	r31, 0x00	; 0
    4b28:	e6 5d       	subi	r30, 0xD6	; 214
    4b2a:	fd 4f       	sbci	r31, 0xFD	; 253
    4b2c:	90 83       	st	Z, r25
    4b2e:	8f 5f       	subi	r24, 0xFF	; 255
    4b30:	80 93 4a 02 	sts	0x024A, r24
	if (twi_sendStop)
    4b34:	80 91 24 02 	lds	r24, 0x0224
    4b38:	88 23       	and	r24, r24
    4b3a:	41 f0       	breq	.+16     	; 0x4b4c <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4b3c:	85 ed       	ldi	r24, 0xD5	; 213
    4b3e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4b42:	80 91 bc 00 	lds	r24, 0x00BC
    4b46:	84 fd       	sbrc	r24, 4
    4b48:	fc cf       	rjmp	.-8      	; 0x4b42 <__vector_24+0x1f4>
    4b4a:	7f c0       	rjmp	.+254    	; 0x4c4a <__vector_24+0x2fc>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    4b4c:	81 e0       	ldi	r24, 0x01	; 1
    4b4e:	80 93 25 02 	sts	0x0225, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    4b52:	84 ea       	ldi	r24, 0xA4	; 164
    4b54:	6e c0       	rjmp	.+220    	; 0x4c32 <__vector_24+0x2e4>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4b56:	85 ed       	ldi	r24, 0xD5	; 213
    4b58:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4b5c:	80 91 bc 00 	lds	r24, 0x00BC
    4b60:	84 fd       	sbrc	r24, 4
    4b62:	fc cf       	rjmp	.-8      	; 0x4b5c <__vector_24+0x20e>
    4b64:	72 c0       	rjmp	.+228    	; 0x4c4a <__vector_24+0x2fc>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    4b66:	83 e0       	ldi	r24, 0x03	; 3
    4b68:	80 93 22 02 	sts	0x0222, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    4b6c:	10 92 8e 02 	sts	0x028E, r1
    4b70:	59 c0       	rjmp	.+178    	; 0x4c24 <__vector_24+0x2d6>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    4b72:	80 91 8e 02 	lds	r24, 0x028E
    4b76:	80 32       	cpi	r24, 0x20	; 32
    4b78:	08 f0       	brcs	.+2      	; 0x4b7c <__vector_24+0x22e>
    4b7a:	56 c0       	rjmp	.+172    	; 0x4c28 <__vector_24+0x2da>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    4b7c:	80 91 8e 02 	lds	r24, 0x028E
    4b80:	90 91 bb 00 	lds	r25, 0x00BB
    4b84:	e8 2f       	mov	r30, r24
    4b86:	f0 e0       	ldi	r31, 0x00	; 0
    4b88:	e2 59       	subi	r30, 0x92	; 146
    4b8a:	fd 4f       	sbci	r31, 0xFD	; 253
    4b8c:	90 83       	st	Z, r25
    4b8e:	8f 5f       	subi	r24, 0xFF	; 255
    4b90:	80 93 8e 02 	sts	0x028E, r24
    4b94:	47 c0       	rjmp	.+142    	; 0x4c24 <__vector_24+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    4b96:	80 91 8e 02 	lds	r24, 0x028E
    4b9a:	80 32       	cpi	r24, 0x20	; 32
    4b9c:	30 f4       	brcc	.+12     	; 0x4baa <__vector_24+0x25c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    4b9e:	e0 91 8e 02 	lds	r30, 0x028E
    4ba2:	f0 e0       	ldi	r31, 0x00	; 0
    4ba4:	e2 59       	subi	r30, 0x92	; 146
    4ba6:	fd 4f       	sbci	r31, 0xFD	; 253
    4ba8:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4baa:	85 ed       	ldi	r24, 0xD5	; 213
    4bac:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4bb0:	80 91 bc 00 	lds	r24, 0x00BC
    4bb4:	84 fd       	sbrc	r24, 4
    4bb6:	fc cf       	rjmp	.-8      	; 0x4bb0 <__vector_24+0x262>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    4bb8:	10 92 22 02 	sts	0x0222, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    4bbc:	60 91 8e 02 	lds	r22, 0x028E
    4bc0:	e0 91 28 02 	lds	r30, 0x0228
    4bc4:	f0 91 29 02 	lds	r31, 0x0229
    4bc8:	8e e6       	ldi	r24, 0x6E	; 110
    4bca:	92 e0       	ldi	r25, 0x02	; 2
    4bcc:	70 e0       	ldi	r23, 0x00	; 0
    4bce:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    4bd0:	10 92 8e 02 	sts	0x028E, r1
    4bd4:	2d c0       	rjmp	.+90     	; 0x4c30 <__vector_24+0x2e2>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    4bd6:	84 e0       	ldi	r24, 0x04	; 4
    4bd8:	80 93 22 02 	sts	0x0222, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    4bdc:	10 92 6c 02 	sts	0x026C, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    4be0:	10 92 6d 02 	sts	0x026D, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    4be4:	e0 91 26 02 	lds	r30, 0x0226
    4be8:	f0 91 27 02 	lds	r31, 0x0227
    4bec:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    4bee:	80 91 6d 02 	lds	r24, 0x026D
    4bf2:	88 23       	and	r24, r24
    4bf4:	29 f4       	brne	.+10     	; 0x4c00 <__vector_24+0x2b2>
        twi_txBufferLength = 1;
    4bf6:	81 e0       	ldi	r24, 0x01	; 1
    4bf8:	80 93 6d 02 	sts	0x026D, r24
        twi_txBuffer[0] = 0x00;
    4bfc:	10 92 4c 02 	sts	0x024C, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    4c00:	90 91 6c 02 	lds	r25, 0x026C
    4c04:	e9 2f       	mov	r30, r25
    4c06:	f0 e0       	ldi	r31, 0x00	; 0
    4c08:	e4 5b       	subi	r30, 0xB4	; 180
    4c0a:	fd 4f       	sbci	r31, 0xFD	; 253
    4c0c:	80 81       	ld	r24, Z
    4c0e:	80 93 bb 00 	sts	0x00BB, r24
    4c12:	9f 5f       	subi	r25, 0xFF	; 255
    4c14:	90 93 6c 02 	sts	0x026C, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    4c18:	90 91 6c 02 	lds	r25, 0x026C
    4c1c:	80 91 6d 02 	lds	r24, 0x026D
    4c20:	98 17       	cp	r25, r24
    4c22:	10 f4       	brcc	.+4      	; 0x4c28 <__vector_24+0x2da>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    4c24:	85 ec       	ldi	r24, 0xC5	; 197
    4c26:	01 c0       	rjmp	.+2      	; 0x4c2a <__vector_24+0x2dc>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    4c28:	85 e8       	ldi	r24, 0x85	; 133
    4c2a:	80 93 bc 00 	sts	0x00BC, r24
    4c2e:	0f c0       	rjmp	.+30     	; 0x4c4e <__vector_24+0x300>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    4c30:	85 ec       	ldi	r24, 0xC5	; 197
    4c32:	80 93 bc 00 	sts	0x00BC, r24
    4c36:	09 c0       	rjmp	.+18     	; 0x4c4a <__vector_24+0x2fc>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    4c38:	10 92 8f 02 	sts	0x028F, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    4c3c:	85 ed       	ldi	r24, 0xD5	; 213
    4c3e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    4c42:	80 91 bc 00 	lds	r24, 0x00BC
    4c46:	84 fd       	sbrc	r24, 4
    4c48:	fc cf       	rjmp	.-8      	; 0x4c42 <__vector_24+0x2f4>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    4c4a:	10 92 22 02 	sts	0x0222, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
    4c4e:	ff 91       	pop	r31
    4c50:	ef 91       	pop	r30
    4c52:	bf 91       	pop	r27
    4c54:	af 91       	pop	r26
    4c56:	9f 91       	pop	r25
    4c58:	8f 91       	pop	r24
    4c5a:	7f 91       	pop	r23
    4c5c:	6f 91       	pop	r22
    4c5e:	5f 91       	pop	r21
    4c60:	4f 91       	pop	r20
    4c62:	3f 91       	pop	r19
    4c64:	2f 91       	pop	r18
    4c66:	0f 90       	pop	r0
    4c68:	0f be       	out	0x3f, r0	; 63
    4c6a:	0f 90       	pop	r0
    4c6c:	1f 90       	pop	r1
    4c6e:	18 95       	reti

00004c70 <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    4c70:	10 92 22 02 	sts	0x0222, r1
  twi_sendStop = true;		// default value
    4c74:	81 e0       	ldi	r24, 0x01	; 1
    4c76:	80 93 24 02 	sts	0x0224, r24
  twi_inRepStart = false;
    4c7a:	10 92 25 02 	sts	0x0225, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    4c7e:	82 e1       	ldi	r24, 0x12	; 18
    4c80:	61 e0       	ldi	r22, 0x01	; 1
    4c82:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <digitalWrite>
  digitalWrite(SCL, 1);
    4c86:	83 e1       	ldi	r24, 0x13	; 19
    4c88:	61 e0       	ldi	r22, 0x01	; 1
    4c8a:	0e 94 95 26 	call	0x4d2a	; 0x4d2a <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    4c8e:	e9 eb       	ldi	r30, 0xB9	; 185
    4c90:	f0 e0       	ldi	r31, 0x00	; 0
    4c92:	80 81       	ld	r24, Z
    4c94:	8e 7f       	andi	r24, 0xFE	; 254
    4c96:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
    4c98:	80 81       	ld	r24, Z
    4c9a:	8d 7f       	andi	r24, 0xFD	; 253
    4c9c:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    4c9e:	8d ef       	ldi	r24, 0xFD	; 253
    4ca0:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    4ca4:	85 e4       	ldi	r24, 0x45	; 69
    4ca6:	80 93 bc 00 	sts	0x00BC, r24
}
    4caa:	08 95       	ret

00004cac <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    4cac:	cf 93       	push	r28
    4cae:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    4cb0:	48 2f       	mov	r20, r24
    4cb2:	50 e0       	ldi	r21, 0x00	; 0
    4cb4:	ca 01       	movw	r24, r20
    4cb6:	85 50       	subi	r24, 0x05	; 5
    4cb8:	99 4f       	sbci	r25, 0xF9	; 249
    4cba:	fc 01       	movw	r30, r24
    4cbc:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    4cbe:	49 51       	subi	r20, 0x19	; 25
    4cc0:	59 4f       	sbci	r21, 0xF9	; 249
    4cc2:	fa 01       	movw	r30, r20
    4cc4:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    4cc6:	88 23       	and	r24, r24
    4cc8:	69 f1       	breq	.+90     	; 0x4d24 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    4cca:	90 e0       	ldi	r25, 0x00	; 0
    4ccc:	88 0f       	add	r24, r24
    4cce:	99 1f       	adc	r25, r25
    4cd0:	fc 01       	movw	r30, r24
    4cd2:	e7 53       	subi	r30, 0x37	; 55
    4cd4:	f9 4f       	sbci	r31, 0xF9	; 249
    4cd6:	a5 91       	lpm	r26, Z+
    4cd8:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    4cda:	fc 01       	movw	r30, r24
    4cdc:	ed 52       	subi	r30, 0x2D	; 45
    4cde:	f9 4f       	sbci	r31, 0xF9	; 249
    4ce0:	c5 91       	lpm	r28, Z+
    4ce2:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    4ce4:	66 23       	and	r22, r22
    4ce6:	51 f4       	brne	.+20     	; 0x4cfc <pinMode+0x50>
		uint8_t oldSREG = SREG;
    4ce8:	2f b7       	in	r18, 0x3f	; 63
                cli();
    4cea:	f8 94       	cli
		*reg &= ~bit;
    4cec:	8c 91       	ld	r24, X
    4cee:	93 2f       	mov	r25, r19
    4cf0:	90 95       	com	r25
    4cf2:	89 23       	and	r24, r25
    4cf4:	8c 93       	st	X, r24
		*out &= ~bit;
    4cf6:	88 81       	ld	r24, Y
    4cf8:	89 23       	and	r24, r25
    4cfa:	0b c0       	rjmp	.+22     	; 0x4d12 <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    4cfc:	62 30       	cpi	r22, 0x02	; 2
    4cfe:	61 f4       	brne	.+24     	; 0x4d18 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    4d00:	2f b7       	in	r18, 0x3f	; 63
                cli();
    4d02:	f8 94       	cli
		*reg &= ~bit;
    4d04:	8c 91       	ld	r24, X
    4d06:	93 2f       	mov	r25, r19
    4d08:	90 95       	com	r25
    4d0a:	89 23       	and	r24, r25
    4d0c:	8c 93       	st	X, r24
		*out |= bit;
    4d0e:	88 81       	ld	r24, Y
    4d10:	83 2b       	or	r24, r19
    4d12:	88 83       	st	Y, r24
		SREG = oldSREG;
    4d14:	2f bf       	out	0x3f, r18	; 63
    4d16:	06 c0       	rjmp	.+12     	; 0x4d24 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    4d18:	9f b7       	in	r25, 0x3f	; 63
                cli();
    4d1a:	f8 94       	cli
		*reg |= bit;
    4d1c:	8c 91       	ld	r24, X
    4d1e:	83 2b       	or	r24, r19
    4d20:	8c 93       	st	X, r24
		SREG = oldSREG;
    4d22:	9f bf       	out	0x3f, r25	; 63
	}
}
    4d24:	df 91       	pop	r29
    4d26:	cf 91       	pop	r28
    4d28:	08 95       	ret

00004d2a <digitalWrite>:
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
	uint8_t timer = digitalPinToTimer(pin);
    4d2a:	48 2f       	mov	r20, r24
    4d2c:	50 e0       	ldi	r21, 0x00	; 0
    4d2e:	ca 01       	movw	r24, r20
    4d30:	81 5f       	subi	r24, 0xF1	; 241
    4d32:	98 4f       	sbci	r25, 0xF8	; 248
    4d34:	fc 01       	movw	r30, r24
    4d36:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    4d38:	ca 01       	movw	r24, r20
    4d3a:	85 50       	subi	r24, 0x05	; 5
    4d3c:	99 4f       	sbci	r25, 0xF9	; 249
    4d3e:	fc 01       	movw	r30, r24
    4d40:	94 91       	lpm	r25, Z+
	uint8_t port = digitalPinToPort(pin);
    4d42:	49 51       	subi	r20, 0x19	; 25
    4d44:	59 4f       	sbci	r21, 0xF9	; 249
    4d46:	fa 01       	movw	r30, r20
    4d48:	34 91       	lpm	r19, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    4d4a:	33 23       	and	r19, r19
    4d4c:	09 f4       	brne	.+2      	; 0x4d50 <digitalWrite+0x26>
    4d4e:	40 c0       	rjmp	.+128    	; 0x4dd0 <digitalWrite+0xa6>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    4d50:	22 23       	and	r18, r18
    4d52:	51 f1       	breq	.+84     	; 0x4da8 <digitalWrite+0x7e>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    4d54:	23 30       	cpi	r18, 0x03	; 3
    4d56:	71 f0       	breq	.+28     	; 0x4d74 <digitalWrite+0x4a>
    4d58:	24 30       	cpi	r18, 0x04	; 4
    4d5a:	28 f4       	brcc	.+10     	; 0x4d66 <digitalWrite+0x3c>
    4d5c:	21 30       	cpi	r18, 0x01	; 1
    4d5e:	a1 f0       	breq	.+40     	; 0x4d88 <digitalWrite+0x5e>
    4d60:	22 30       	cpi	r18, 0x02	; 2
    4d62:	11 f5       	brne	.+68     	; 0x4da8 <digitalWrite+0x7e>
    4d64:	14 c0       	rjmp	.+40     	; 0x4d8e <digitalWrite+0x64>
    4d66:	26 30       	cpi	r18, 0x06	; 6
    4d68:	b1 f0       	breq	.+44     	; 0x4d96 <digitalWrite+0x6c>
    4d6a:	27 30       	cpi	r18, 0x07	; 7
    4d6c:	c1 f0       	breq	.+48     	; 0x4d9e <digitalWrite+0x74>
    4d6e:	24 30       	cpi	r18, 0x04	; 4
    4d70:	d9 f4       	brne	.+54     	; 0x4da8 <digitalWrite+0x7e>
    4d72:	04 c0       	rjmp	.+8      	; 0x4d7c <digitalWrite+0x52>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    4d74:	80 91 80 00 	lds	r24, 0x0080
    4d78:	8f 77       	andi	r24, 0x7F	; 127
    4d7a:	03 c0       	rjmp	.+6      	; 0x4d82 <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    4d7c:	80 91 80 00 	lds	r24, 0x0080
    4d80:	8f 7d       	andi	r24, 0xDF	; 223
    4d82:	80 93 80 00 	sts	0x0080, r24
    4d86:	10 c0       	rjmp	.+32     	; 0x4da8 <digitalWrite+0x7e>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    4d88:	84 b5       	in	r24, 0x24	; 36
    4d8a:	8f 77       	andi	r24, 0x7F	; 127
    4d8c:	02 c0       	rjmp	.+4      	; 0x4d92 <digitalWrite+0x68>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    4d8e:	84 b5       	in	r24, 0x24	; 36
    4d90:	8f 7d       	andi	r24, 0xDF	; 223
    4d92:	84 bd       	out	0x24, r24	; 36
    4d94:	09 c0       	rjmp	.+18     	; 0x4da8 <digitalWrite+0x7e>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    4d96:	80 91 b0 00 	lds	r24, 0x00B0
    4d9a:	8f 77       	andi	r24, 0x7F	; 127
    4d9c:	03 c0       	rjmp	.+6      	; 0x4da4 <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    4d9e:	80 91 b0 00 	lds	r24, 0x00B0
    4da2:	8f 7d       	andi	r24, 0xDF	; 223
    4da4:	80 93 b0 00 	sts	0x00B0, r24

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
    4da8:	e3 2f       	mov	r30, r19
    4daa:	f0 e0       	ldi	r31, 0x00	; 0
    4dac:	ee 0f       	add	r30, r30
    4dae:	ff 1f       	adc	r31, r31
    4db0:	ed 52       	subi	r30, 0x2D	; 45
    4db2:	f9 4f       	sbci	r31, 0xF9	; 249
    4db4:	a5 91       	lpm	r26, Z+
    4db6:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    4db8:	2f b7       	in	r18, 0x3f	; 63
	cli();
    4dba:	f8 94       	cli

	if (val == LOW) {
    4dbc:	66 23       	and	r22, r22
    4dbe:	21 f4       	brne	.+8      	; 0x4dc8 <digitalWrite+0x9e>
		*out &= ~bit;
    4dc0:	8c 91       	ld	r24, X
    4dc2:	90 95       	com	r25
    4dc4:	89 23       	and	r24, r25
    4dc6:	02 c0       	rjmp	.+4      	; 0x4dcc <digitalWrite+0xa2>
	} else {
		*out |= bit;
    4dc8:	8c 91       	ld	r24, X
    4dca:	89 2b       	or	r24, r25
    4dcc:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    4dce:	2f bf       	out	0x3f, r18	; 63
    4dd0:	08 95       	ret

00004dd2 <serialEvent()>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
    4dd2:	08 95       	ret

00004dd4 <__vector_18>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  ISR(USART_RX_vect)
    4dd4:	1f 92       	push	r1
    4dd6:	0f 92       	push	r0
    4dd8:	0f b6       	in	r0, 0x3f	; 63
    4dda:	0f 92       	push	r0
    4ddc:	11 24       	eor	r1, r1
    4dde:	2f 93       	push	r18
    4de0:	3f 93       	push	r19
    4de2:	4f 93       	push	r20
    4de4:	8f 93       	push	r24
    4de6:	9f 93       	push	r25
    4de8:	ef 93       	push	r30
    4dea:	ff 93       	push	r31
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    4dec:	80 91 c0 00 	lds	r24, 0x00C0
    4df0:	82 fd       	sbrc	r24, 2
    4df2:	1d c0       	rjmp	.+58     	; 0x4e2e <__vector_18+0x5a>
      unsigned char c = UDR0;
    4df4:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    4df8:	20 91 d0 02 	lds	r18, 0x02D0
    4dfc:	30 91 d1 02 	lds	r19, 0x02D1

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    4e00:	2f 5f       	subi	r18, 0xFF	; 255
    4e02:	3f 4f       	sbci	r19, 0xFF	; 255
    4e04:	2f 73       	andi	r18, 0x3F	; 63
    4e06:	30 70       	andi	r19, 0x00	; 0
    4e08:	80 91 d2 02 	lds	r24, 0x02D2
    4e0c:	90 91 d3 02 	lds	r25, 0x02D3
    4e10:	28 17       	cp	r18, r24
    4e12:	39 07       	cpc	r19, r25
    4e14:	71 f0       	breq	.+28     	; 0x4e32 <__vector_18+0x5e>
    buffer->buffer[buffer->head] = c;
    4e16:	e0 91 d0 02 	lds	r30, 0x02D0
    4e1a:	f0 91 d1 02 	lds	r31, 0x02D1
    4e1e:	e0 57       	subi	r30, 0x70	; 112
    4e20:	fd 4f       	sbci	r31, 0xFD	; 253
    4e22:	40 83       	st	Z, r20
    buffer->head = i;
    4e24:	30 93 d1 02 	sts	0x02D1, r19
    4e28:	20 93 d0 02 	sts	0x02D0, r18
    4e2c:	02 c0       	rjmp	.+4      	; 0x4e32 <__vector_18+0x5e>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    4e2e:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    4e32:	ff 91       	pop	r31
    4e34:	ef 91       	pop	r30
    4e36:	9f 91       	pop	r25
    4e38:	8f 91       	pop	r24
    4e3a:	4f 91       	pop	r20
    4e3c:	3f 91       	pop	r19
    4e3e:	2f 91       	pop	r18
    4e40:	0f 90       	pop	r0
    4e42:	0f be       	out	0x3f, r0	; 63
    4e44:	0f 90       	pop	r0
    4e46:	1f 90       	pop	r1
    4e48:	18 95       	reti

00004e4a <serialEventRun()>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    4e4a:	e0 91 24 03 	lds	r30, 0x0324
    4e4e:	f0 91 25 03 	lds	r31, 0x0325
    4e52:	e0 5c       	subi	r30, 0xC0	; 192
    4e54:	ff 4f       	sbci	r31, 0xFF	; 255
    4e56:	81 91       	ld	r24, Z+
    4e58:	91 91       	ld	r25, Z+
    4e5a:	20 81       	ld	r18, Z
    4e5c:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    4e5e:	82 1b       	sub	r24, r18
    4e60:	93 0b       	sbc	r25, r19
    4e62:	8f 73       	andi	r24, 0x3F	; 63
    4e64:	90 70       	andi	r25, 0x00	; 0
    4e66:	89 2b       	or	r24, r25
    4e68:	11 f0       	breq	.+4      	; 0x4e6e <serialEventRun()+0x24>
    4e6a:	0e 94 e9 26 	call	0x4dd2	; 0x4dd2 <serialEvent()>
    4e6e:	08 95       	ret

00004e70 <__vector_19>:
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
    4e70:	1f 92       	push	r1
    4e72:	0f 92       	push	r0
    4e74:	0f b6       	in	r0, 0x3f	; 63
    4e76:	0f 92       	push	r0
    4e78:	11 24       	eor	r1, r1
    4e7a:	2f 93       	push	r18
    4e7c:	3f 93       	push	r19
    4e7e:	8f 93       	push	r24
    4e80:	9f 93       	push	r25
    4e82:	ef 93       	push	r30
    4e84:	ff 93       	push	r31
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    4e86:	20 91 14 03 	lds	r18, 0x0314
    4e8a:	30 91 15 03 	lds	r19, 0x0315
    4e8e:	80 91 16 03 	lds	r24, 0x0316
    4e92:	90 91 17 03 	lds	r25, 0x0317
    4e96:	28 17       	cp	r18, r24
    4e98:	39 07       	cpc	r19, r25
    4e9a:	31 f4       	brne	.+12     	; 0x4ea8 <__vector_19+0x38>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    4e9c:	80 91 c1 00 	lds	r24, 0x00C1
    4ea0:	8f 7d       	andi	r24, 0xDF	; 223
    4ea2:	80 93 c1 00 	sts	0x00C1, r24
    4ea6:	14 c0       	rjmp	.+40     	; 0x4ed0 <__vector_19+0x60>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    4ea8:	e0 91 16 03 	lds	r30, 0x0316
    4eac:	f0 91 17 03 	lds	r31, 0x0317
    4eb0:	ec 52       	subi	r30, 0x2C	; 44
    4eb2:	fd 4f       	sbci	r31, 0xFD	; 253
    4eb4:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    4eb6:	80 91 16 03 	lds	r24, 0x0316
    4eba:	90 91 17 03 	lds	r25, 0x0317
    4ebe:	01 96       	adiw	r24, 0x01	; 1
    4ec0:	8f 73       	andi	r24, 0x3F	; 63
    4ec2:	90 70       	andi	r25, 0x00	; 0
    4ec4:	90 93 17 03 	sts	0x0317, r25
    4ec8:	80 93 16 03 	sts	0x0316, r24
	
  #if defined(UDR0)
    UDR0 = c;
    4ecc:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    4ed0:	ff 91       	pop	r31
    4ed2:	ef 91       	pop	r30
    4ed4:	9f 91       	pop	r25
    4ed6:	8f 91       	pop	r24
    4ed8:	3f 91       	pop	r19
    4eda:	2f 91       	pop	r18
    4edc:	0f 90       	pop	r0
    4ede:	0f be       	out	0x3f, r0	; 63
    4ee0:	0f 90       	pop	r0
    4ee2:	1f 90       	pop	r1
    4ee4:	18 95       	reti

00004ee6 <HardwareSerial::begin(unsigned long)>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    4ee6:	af 92       	push	r10
    4ee8:	bf 92       	push	r11
    4eea:	df 92       	push	r13
    4eec:	ef 92       	push	r14
    4eee:	ff 92       	push	r15
    4ef0:	0f 93       	push	r16
    4ef2:	1f 93       	push	r17
    4ef4:	cf 93       	push	r28
    4ef6:	df 93       	push	r29
    4ef8:	ec 01       	movw	r28, r24
    4efa:	7a 01       	movw	r14, r20
    4efc:	8b 01       	movw	r16, r22
    4efe:	dd 24       	eor	r13, r13
    4f00:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    4f02:	91 e0       	ldi	r25, 0x01	; 1
    4f04:	a9 2e       	mov	r10, r25
    4f06:	b1 2c       	mov	r11, r1
    4f08:	ec 89       	ldd	r30, Y+20	; 0x14
    4f0a:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    4f0c:	dd 20       	and	r13, r13
    4f0e:	69 f0       	breq	.+26     	; 0x4f2a <HardwareSerial::begin(unsigned long)+0x44>
    *_ucsra = 1 << _u2x;
    4f10:	c5 01       	movw	r24, r10
    4f12:	08 a0       	ldd	r0, Y+32	; 0x20
    4f14:	02 c0       	rjmp	.+4      	; 0x4f1a <HardwareSerial::begin(unsigned long)+0x34>
    4f16:	88 0f       	add	r24, r24
    4f18:	99 1f       	adc	r25, r25
    4f1a:	0a 94       	dec	r0
    4f1c:	e2 f7       	brpl	.-8      	; 0x4f16 <HardwareSerial::begin(unsigned long)+0x30>
    4f1e:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    4f20:	60 e9       	ldi	r22, 0x90	; 144
    4f22:	70 ed       	ldi	r23, 0xD0	; 208
    4f24:	83 e0       	ldi	r24, 0x03	; 3
    4f26:	90 e0       	ldi	r25, 0x00	; 0
    4f28:	05 c0       	rjmp	.+10     	; 0x4f34 <HardwareSerial::begin(unsigned long)+0x4e>
  } else {
    *_ucsra = 0;
    4f2a:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    4f2c:	68 e4       	ldi	r22, 0x48	; 72
    4f2e:	78 ee       	ldi	r23, 0xE8	; 232
    4f30:	81 e0       	ldi	r24, 0x01	; 1
    4f32:	90 e0       	ldi	r25, 0x00	; 0
    4f34:	a8 01       	movw	r20, r16
    4f36:	97 01       	movw	r18, r14
    4f38:	0e 94 b5 2c 	call	0x596a	; 0x596a <__udivmodsi4>
    4f3c:	21 50       	subi	r18, 0x01	; 1
    4f3e:	30 40       	sbci	r19, 0x00	; 0
    4f40:	40 40       	sbci	r20, 0x00	; 0
    4f42:	50 40       	sbci	r21, 0x00	; 0
    4f44:	56 95       	lsr	r21
    4f46:	47 95       	ror	r20
    4f48:	37 95       	ror	r19
    4f4a:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    4f4c:	80 e1       	ldi	r24, 0x10	; 16
    4f4e:	20 30       	cpi	r18, 0x00	; 0
    4f50:	38 07       	cpc	r19, r24
    4f52:	20 f0       	brcs	.+8      	; 0x4f5c <HardwareSerial::begin(unsigned long)+0x76>
    4f54:	dd 20       	and	r13, r13
    4f56:	11 f0       	breq	.+4      	; 0x4f5c <HardwareSerial::begin(unsigned long)+0x76>
    4f58:	dd 24       	eor	r13, r13
    4f5a:	d6 cf       	rjmp	.-84     	; 0x4f08 <HardwareSerial::begin(unsigned long)+0x22>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    4f5c:	e8 89       	ldd	r30, Y+16	; 0x10
    4f5e:	f9 89       	ldd	r31, Y+17	; 0x11
    4f60:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    4f62:	ea 89       	ldd	r30, Y+18	; 0x12
    4f64:	fb 89       	ldd	r31, Y+19	; 0x13
    4f66:	20 83       	st	Z, r18

  transmitting = false;
    4f68:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    4f6a:	ee 89       	ldd	r30, Y+22	; 0x16
    4f6c:	ff 89       	ldd	r31, Y+23	; 0x17
    4f6e:	40 81       	ld	r20, Z
    4f70:	21 e0       	ldi	r18, 0x01	; 1
    4f72:	30 e0       	ldi	r19, 0x00	; 0
    4f74:	c9 01       	movw	r24, r18
    4f76:	0c 8c       	ldd	r0, Y+28	; 0x1c
    4f78:	02 c0       	rjmp	.+4      	; 0x4f7e <HardwareSerial::begin(unsigned long)+0x98>
    4f7a:	88 0f       	add	r24, r24
    4f7c:	99 1f       	adc	r25, r25
    4f7e:	0a 94       	dec	r0
    4f80:	e2 f7       	brpl	.-8      	; 0x4f7a <HardwareSerial::begin(unsigned long)+0x94>
    4f82:	48 2b       	or	r20, r24
    4f84:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    4f86:	ee 89       	ldd	r30, Y+22	; 0x16
    4f88:	ff 89       	ldd	r31, Y+23	; 0x17
    4f8a:	40 81       	ld	r20, Z
    4f8c:	c9 01       	movw	r24, r18
    4f8e:	0d 8c       	ldd	r0, Y+29	; 0x1d
    4f90:	02 c0       	rjmp	.+4      	; 0x4f96 <HardwareSerial::begin(unsigned long)+0xb0>
    4f92:	88 0f       	add	r24, r24
    4f94:	99 1f       	adc	r25, r25
    4f96:	0a 94       	dec	r0
    4f98:	e2 f7       	brpl	.-8      	; 0x4f92 <HardwareSerial::begin(unsigned long)+0xac>
    4f9a:	48 2b       	or	r20, r24
    4f9c:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    4f9e:	ee 89       	ldd	r30, Y+22	; 0x16
    4fa0:	ff 89       	ldd	r31, Y+23	; 0x17
    4fa2:	40 81       	ld	r20, Z
    4fa4:	c9 01       	movw	r24, r18
    4fa6:	0e 8c       	ldd	r0, Y+30	; 0x1e
    4fa8:	02 c0       	rjmp	.+4      	; 0x4fae <HardwareSerial::begin(unsigned long)+0xc8>
    4faa:	88 0f       	add	r24, r24
    4fac:	99 1f       	adc	r25, r25
    4fae:	0a 94       	dec	r0
    4fb0:	e2 f7       	brpl	.-8      	; 0x4faa <HardwareSerial::begin(unsigned long)+0xc4>
    4fb2:	48 2b       	or	r20, r24
    4fb4:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    4fb6:	ee 89       	ldd	r30, Y+22	; 0x16
    4fb8:	ff 89       	ldd	r31, Y+23	; 0x17
    4fba:	80 81       	ld	r24, Z
    4fbc:	0f 8c       	ldd	r0, Y+31	; 0x1f
    4fbe:	02 c0       	rjmp	.+4      	; 0x4fc4 <HardwareSerial::begin(unsigned long)+0xde>
    4fc0:	22 0f       	add	r18, r18
    4fc2:	33 1f       	adc	r19, r19
    4fc4:	0a 94       	dec	r0
    4fc6:	e2 f7       	brpl	.-8      	; 0x4fc0 <HardwareSerial::begin(unsigned long)+0xda>
    4fc8:	20 95       	com	r18
    4fca:	28 23       	and	r18, r24
    4fcc:	20 83       	st	Z, r18
}
    4fce:	df 91       	pop	r29
    4fd0:	cf 91       	pop	r28
    4fd2:	1f 91       	pop	r17
    4fd4:	0f 91       	pop	r16
    4fd6:	ff 90       	pop	r15
    4fd8:	ef 90       	pop	r14
    4fda:	df 90       	pop	r13
    4fdc:	bf 90       	pop	r11
    4fde:	af 90       	pop	r10
    4fe0:	08 95       	ret

00004fe2 <HardwareSerial::end()>:
  sbi(*_ucsrb, _txen);
  sbi(*_ucsrb, _rxcie);
  cbi(*_ucsrb, _udrie);
}

void HardwareSerial::end()
    4fe2:	cf 93       	push	r28
    4fe4:	df 93       	push	r29
    4fe6:	dc 01       	movw	r26, r24
{
  // wait for transmission of outgoing data
  while (_tx_buffer->head != _tx_buffer->tail)
    4fe8:	1e 96       	adiw	r26, 0x0e	; 14
    4fea:	8d 91       	ld	r24, X+
    4fec:	9c 91       	ld	r25, X
    4fee:	1f 97       	sbiw	r26, 0x0f	; 15
    4ff0:	ec 01       	movw	r28, r24
    4ff2:	c0 5c       	subi	r28, 0xC0	; 192
    4ff4:	df 4f       	sbci	r29, 0xFF	; 255
    4ff6:	fc 01       	movw	r30, r24
    4ff8:	ee 5b       	subi	r30, 0xBE	; 190
    4ffa:	ff 4f       	sbci	r31, 0xFF	; 255
    4ffc:	28 81       	ld	r18, Y
    4ffe:	39 81       	ldd	r19, Y+1	; 0x01
    5000:	80 81       	ld	r24, Z
    5002:	91 81       	ldd	r25, Z+1	; 0x01
    5004:	28 17       	cp	r18, r24
    5006:	39 07       	cpc	r19, r25
    5008:	c9 f7       	brne	.-14     	; 0x4ffc <HardwareSerial::end()+0x1a>
    ;

  cbi(*_ucsrb, _rxen);
    500a:	56 96       	adiw	r26, 0x16	; 22
    500c:	ed 91       	ld	r30, X+
    500e:	fc 91       	ld	r31, X
    5010:	57 97       	sbiw	r26, 0x17	; 23
    5012:	40 81       	ld	r20, Z
    5014:	21 e0       	ldi	r18, 0x01	; 1
    5016:	30 e0       	ldi	r19, 0x00	; 0
    5018:	c9 01       	movw	r24, r18
    501a:	5c 96       	adiw	r26, 0x1c	; 28
    501c:	0c 90       	ld	r0, X
    501e:	5c 97       	sbiw	r26, 0x1c	; 28
    5020:	02 c0       	rjmp	.+4      	; 0x5026 <HardwareSerial::end()+0x44>
    5022:	88 0f       	add	r24, r24
    5024:	99 1f       	adc	r25, r25
    5026:	0a 94       	dec	r0
    5028:	e2 f7       	brpl	.-8      	; 0x5022 <HardwareSerial::end()+0x40>
    502a:	80 95       	com	r24
    502c:	84 23       	and	r24, r20
    502e:	80 83       	st	Z, r24
  cbi(*_ucsrb, _txen);
    5030:	56 96       	adiw	r26, 0x16	; 22
    5032:	ed 91       	ld	r30, X+
    5034:	fc 91       	ld	r31, X
    5036:	57 97       	sbiw	r26, 0x17	; 23
    5038:	40 81       	ld	r20, Z
    503a:	c9 01       	movw	r24, r18
    503c:	5d 96       	adiw	r26, 0x1d	; 29
    503e:	0c 90       	ld	r0, X
    5040:	5d 97       	sbiw	r26, 0x1d	; 29
    5042:	02 c0       	rjmp	.+4      	; 0x5048 <HardwareSerial::end()+0x66>
    5044:	88 0f       	add	r24, r24
    5046:	99 1f       	adc	r25, r25
    5048:	0a 94       	dec	r0
    504a:	e2 f7       	brpl	.-8      	; 0x5044 <HardwareSerial::end()+0x62>
    504c:	80 95       	com	r24
    504e:	84 23       	and	r24, r20
    5050:	80 83       	st	Z, r24
  cbi(*_ucsrb, _rxcie);  
    5052:	56 96       	adiw	r26, 0x16	; 22
    5054:	ed 91       	ld	r30, X+
    5056:	fc 91       	ld	r31, X
    5058:	57 97       	sbiw	r26, 0x17	; 23
    505a:	40 81       	ld	r20, Z
    505c:	c9 01       	movw	r24, r18
    505e:	5e 96       	adiw	r26, 0x1e	; 30
    5060:	0c 90       	ld	r0, X
    5062:	5e 97       	sbiw	r26, 0x1e	; 30
    5064:	02 c0       	rjmp	.+4      	; 0x506a <HardwareSerial::end()+0x88>
    5066:	88 0f       	add	r24, r24
    5068:	99 1f       	adc	r25, r25
    506a:	0a 94       	dec	r0
    506c:	e2 f7       	brpl	.-8      	; 0x5066 <HardwareSerial::end()+0x84>
    506e:	80 95       	com	r24
    5070:	84 23       	and	r24, r20
    5072:	80 83       	st	Z, r24
  cbi(*_ucsrb, _udrie);
    5074:	56 96       	adiw	r26, 0x16	; 22
    5076:	ed 91       	ld	r30, X+
    5078:	fc 91       	ld	r31, X
    507a:	57 97       	sbiw	r26, 0x17	; 23
    507c:	80 81       	ld	r24, Z
    507e:	5f 96       	adiw	r26, 0x1f	; 31
    5080:	0c 90       	ld	r0, X
    5082:	5f 97       	sbiw	r26, 0x1f	; 31
    5084:	02 c0       	rjmp	.+4      	; 0x508a <HardwareSerial::end()+0xa8>
    5086:	22 0f       	add	r18, r18
    5088:	33 1f       	adc	r19, r19
    508a:	0a 94       	dec	r0
    508c:	e2 f7       	brpl	.-8      	; 0x5086 <HardwareSerial::end()+0xa4>
    508e:	20 95       	com	r18
    5090:	28 23       	and	r18, r24
    5092:	20 83       	st	Z, r18
  
  // clear any received data
  _rx_buffer->head = _rx_buffer->tail;
    5094:	1c 96       	adiw	r26, 0x0c	; 12
    5096:	ed 91       	ld	r30, X+
    5098:	fc 91       	ld	r31, X
    509a:	1d 97       	sbiw	r26, 0x0d	; 13
    509c:	ee 5b       	subi	r30, 0xBE	; 190
    509e:	ff 4f       	sbci	r31, 0xFF	; 255
    50a0:	80 81       	ld	r24, Z
    50a2:	91 81       	ldd	r25, Z+1	; 0x01
    50a4:	92 93       	st	-Z, r25
    50a6:	82 93       	st	-Z, r24
}
    50a8:	df 91       	pop	r29
    50aa:	cf 91       	pop	r28
    50ac:	08 95       	ret

000050ae <HardwareSerial::available()>:

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    50ae:	dc 01       	movw	r26, r24
    50b0:	1c 96       	adiw	r26, 0x0c	; 12
    50b2:	ed 91       	ld	r30, X+
    50b4:	fc 91       	ld	r31, X
    50b6:	1d 97       	sbiw	r26, 0x0d	; 13
    50b8:	e0 5c       	subi	r30, 0xC0	; 192
    50ba:	ff 4f       	sbci	r31, 0xFF	; 255
    50bc:	21 91       	ld	r18, Z+
    50be:	31 91       	ld	r19, Z+
    50c0:	80 81       	ld	r24, Z
    50c2:	91 81       	ldd	r25, Z+1	; 0x01
    50c4:	28 1b       	sub	r18, r24
    50c6:	39 0b       	sbc	r19, r25
    50c8:	2f 73       	andi	r18, 0x3F	; 63
    50ca:	30 70       	andi	r19, 0x00	; 0
}
    50cc:	c9 01       	movw	r24, r18
    50ce:	08 95       	ret

000050d0 <HardwareSerial::peek()>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    50d0:	dc 01       	movw	r26, r24
    50d2:	1c 96       	adiw	r26, 0x0c	; 12
    50d4:	ed 91       	ld	r30, X+
    50d6:	fc 91       	ld	r31, X
    50d8:	1d 97       	sbiw	r26, 0x0d	; 13
    50da:	e0 5c       	subi	r30, 0xC0	; 192
    50dc:	ff 4f       	sbci	r31, 0xFF	; 255
    50de:	20 81       	ld	r18, Z
    50e0:	31 81       	ldd	r19, Z+1	; 0x01
    50e2:	e0 54       	subi	r30, 0x40	; 64
    50e4:	f0 40       	sbci	r31, 0x00	; 0
    50e6:	df 01       	movw	r26, r30
    50e8:	ae 5b       	subi	r26, 0xBE	; 190
    50ea:	bf 4f       	sbci	r27, 0xFF	; 255
    50ec:	8d 91       	ld	r24, X+
    50ee:	9c 91       	ld	r25, X
    50f0:	11 97       	sbiw	r26, 0x01	; 1
    50f2:	28 17       	cp	r18, r24
    50f4:	39 07       	cpc	r19, r25
    50f6:	19 f4       	brne	.+6      	; 0x50fe <HardwareSerial::peek()+0x2e>
    50f8:	2f ef       	ldi	r18, 0xFF	; 255
    50fa:	3f ef       	ldi	r19, 0xFF	; 255
    50fc:	07 c0       	rjmp	.+14     	; 0x510c <HardwareSerial::peek()+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    50fe:	8d 91       	ld	r24, X+
    5100:	9c 91       	ld	r25, X
    5102:	e8 0f       	add	r30, r24
    5104:	f9 1f       	adc	r31, r25
    5106:	80 81       	ld	r24, Z
    5108:	28 2f       	mov	r18, r24
    510a:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    510c:	c9 01       	movw	r24, r18
    510e:	08 95       	ret

00005110 <HardwareSerial::read()>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    5110:	dc 01       	movw	r26, r24
    5112:	1c 96       	adiw	r26, 0x0c	; 12
    5114:	ed 91       	ld	r30, X+
    5116:	fc 91       	ld	r31, X
    5118:	1d 97       	sbiw	r26, 0x0d	; 13
    511a:	e0 5c       	subi	r30, 0xC0	; 192
    511c:	ff 4f       	sbci	r31, 0xFF	; 255
    511e:	20 81       	ld	r18, Z
    5120:	31 81       	ldd	r19, Z+1	; 0x01
    5122:	e0 54       	subi	r30, 0x40	; 64
    5124:	f0 40       	sbci	r31, 0x00	; 0
    5126:	df 01       	movw	r26, r30
    5128:	ae 5b       	subi	r26, 0xBE	; 190
    512a:	bf 4f       	sbci	r27, 0xFF	; 255
    512c:	8d 91       	ld	r24, X+
    512e:	9c 91       	ld	r25, X
    5130:	11 97       	sbiw	r26, 0x01	; 1
    5132:	28 17       	cp	r18, r24
    5134:	39 07       	cpc	r19, r25
    5136:	19 f4       	brne	.+6      	; 0x513e <HardwareSerial::read()+0x2e>
    5138:	2f ef       	ldi	r18, 0xFF	; 255
    513a:	3f ef       	ldi	r19, 0xFF	; 255
    513c:	10 c0       	rjmp	.+32     	; 0x515e <HardwareSerial::read()+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    513e:	8d 91       	ld	r24, X+
    5140:	9c 91       	ld	r25, X
    5142:	11 97       	sbiw	r26, 0x01	; 1
    5144:	e8 0f       	add	r30, r24
    5146:	f9 1f       	adc	r31, r25
    5148:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    514a:	8d 91       	ld	r24, X+
    514c:	9c 91       	ld	r25, X
    514e:	11 97       	sbiw	r26, 0x01	; 1
    5150:	01 96       	adiw	r24, 0x01	; 1
    5152:	8f 73       	andi	r24, 0x3F	; 63
    5154:	90 70       	andi	r25, 0x00	; 0
    5156:	11 96       	adiw	r26, 0x01	; 1
    5158:	9c 93       	st	X, r25
    515a:	8e 93       	st	-X, r24
    return c;
    515c:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    515e:	c9 01       	movw	r24, r18
    5160:	08 95       	ret

00005162 <HardwareSerial::flush()>:

void HardwareSerial::flush()
    5162:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    5164:	91 96       	adiw	r26, 0x21	; 33
    5166:	8c 91       	ld	r24, X
    5168:	91 97       	sbiw	r26, 0x21	; 33
    516a:	88 23       	and	r24, r24
    516c:	39 f0       	breq	.+14     	; 0x517c <HardwareSerial::flush()+0x1a>
    516e:	54 96       	adiw	r26, 0x14	; 20
    5170:	ed 91       	ld	r30, X+
    5172:	fc 91       	ld	r31, X
    5174:	55 97       	sbiw	r26, 0x15	; 21
    5176:	80 81       	ld	r24, Z
    5178:	86 ff       	sbrs	r24, 6
    517a:	f9 cf       	rjmp	.-14     	; 0x516e <HardwareSerial::flush()+0xc>
  transmitting = false;
    517c:	91 96       	adiw	r26, 0x21	; 33
    517e:	1c 92       	st	X, r1
}
    5180:	08 95       	ret

00005182 <HardwareSerial::write(unsigned char)>:

size_t HardwareSerial::write(uint8_t c)
    5182:	cf 93       	push	r28
    5184:	df 93       	push	r29
    5186:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    5188:	ee 85       	ldd	r30, Y+14	; 0x0e
    518a:	ff 85       	ldd	r31, Y+15	; 0x0f
    518c:	e0 5c       	subi	r30, 0xC0	; 192
    518e:	ff 4f       	sbci	r31, 0xFF	; 255
    5190:	20 81       	ld	r18, Z
    5192:	31 81       	ldd	r19, Z+1	; 0x01
    5194:	e0 54       	subi	r30, 0x40	; 64
    5196:	f0 40       	sbci	r31, 0x00	; 0
    5198:	2f 5f       	subi	r18, 0xFF	; 255
    519a:	3f 4f       	sbci	r19, 0xFF	; 255
    519c:	2f 73       	andi	r18, 0x3F	; 63
    519e:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    51a0:	df 01       	movw	r26, r30
    51a2:	ae 5b       	subi	r26, 0xBE	; 190
    51a4:	bf 4f       	sbci	r27, 0xFF	; 255
    51a6:	8d 91       	ld	r24, X+
    51a8:	9c 91       	ld	r25, X
    51aa:	11 97       	sbiw	r26, 0x01	; 1
    51ac:	28 17       	cp	r18, r24
    51ae:	39 07       	cpc	r19, r25
    51b0:	d1 f3       	breq	.-12     	; 0x51a6 <HardwareSerial::write(unsigned char)+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    51b2:	e0 5c       	subi	r30, 0xC0	; 192
    51b4:	ff 4f       	sbci	r31, 0xFF	; 255
    51b6:	80 81       	ld	r24, Z
    51b8:	91 81       	ldd	r25, Z+1	; 0x01
    51ba:	e0 54       	subi	r30, 0x40	; 64
    51bc:	f0 40       	sbci	r31, 0x00	; 0
    51be:	e8 0f       	add	r30, r24
    51c0:	f9 1f       	adc	r31, r25
    51c2:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    51c4:	ee 85       	ldd	r30, Y+14	; 0x0e
    51c6:	ff 85       	ldd	r31, Y+15	; 0x0f
    51c8:	e0 5c       	subi	r30, 0xC0	; 192
    51ca:	ff 4f       	sbci	r31, 0xFF	; 255
    51cc:	31 83       	std	Z+1, r19	; 0x01
    51ce:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    51d0:	ee 89       	ldd	r30, Y+22	; 0x16
    51d2:	ff 89       	ldd	r31, Y+23	; 0x17
    51d4:	20 81       	ld	r18, Z
    51d6:	81 e0       	ldi	r24, 0x01	; 1
    51d8:	90 e0       	ldi	r25, 0x00	; 0
    51da:	0f 8c       	ldd	r0, Y+31	; 0x1f
    51dc:	02 c0       	rjmp	.+4      	; 0x51e2 <HardwareSerial::write(unsigned char)+0x60>
    51de:	88 0f       	add	r24, r24
    51e0:	99 1f       	adc	r25, r25
    51e2:	0a 94       	dec	r0
    51e4:	e2 f7       	brpl	.-8      	; 0x51de <HardwareSerial::write(unsigned char)+0x5c>
    51e6:	28 2b       	or	r18, r24
    51e8:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    51ea:	81 e0       	ldi	r24, 0x01	; 1
    51ec:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    51ee:	ec 89       	ldd	r30, Y+20	; 0x14
    51f0:	fd 89       	ldd	r31, Y+21	; 0x15
    51f2:	80 81       	ld	r24, Z
    51f4:	80 64       	ori	r24, 0x40	; 64
    51f6:	80 83       	st	Z, r24
  
  return 1;
}
    51f8:	81 e0       	ldi	r24, 0x01	; 1
    51fa:	90 e0       	ldi	r25, 0x00	; 0
    51fc:	df 91       	pop	r29
    51fe:	cf 91       	pop	r28
    5200:	08 95       	ret

00005202 <global constructors keyed to rx_buffer>:
  public:
    Print() : write_error(0) {}
    5202:	10 92 1b 03 	sts	0x031B, r1
    5206:	10 92 1a 03 	sts	0x031A, r1
    520a:	88 ee       	ldi	r24, 0xE8	; 232
    520c:	93 e0       	ldi	r25, 0x03	; 3
    520e:	a0 e0       	ldi	r26, 0x00	; 0
    5210:	b0 e0       	ldi	r27, 0x00	; 0
    5212:	80 93 1c 03 	sts	0x031C, r24
    5216:	90 93 1d 03 	sts	0x031D, r25
    521a:	a0 93 1e 03 	sts	0x031E, r26
    521e:	b0 93 1f 03 	sts	0x031F, r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    5222:	85 e2       	ldi	r24, 0x25	; 37
    5224:	91 e0       	ldi	r25, 0x01	; 1
    5226:	90 93 19 03 	sts	0x0319, r25
    522a:	80 93 18 03 	sts	0x0318, r24
{
  _rx_buffer = rx_buffer;
    522e:	80 e9       	ldi	r24, 0x90	; 144
    5230:	92 e0       	ldi	r25, 0x02	; 2
    5232:	90 93 25 03 	sts	0x0325, r25
    5236:	80 93 24 03 	sts	0x0324, r24
  _tx_buffer = tx_buffer;
    523a:	84 ed       	ldi	r24, 0xD4	; 212
    523c:	92 e0       	ldi	r25, 0x02	; 2
    523e:	90 93 27 03 	sts	0x0327, r25
    5242:	80 93 26 03 	sts	0x0326, r24
  _ubrrh = ubrrh;
    5246:	85 ec       	ldi	r24, 0xC5	; 197
    5248:	90 e0       	ldi	r25, 0x00	; 0
    524a:	90 93 29 03 	sts	0x0329, r25
    524e:	80 93 28 03 	sts	0x0328, r24
  _ubrrl = ubrrl;
    5252:	84 ec       	ldi	r24, 0xC4	; 196
    5254:	90 e0       	ldi	r25, 0x00	; 0
    5256:	90 93 2b 03 	sts	0x032B, r25
    525a:	80 93 2a 03 	sts	0x032A, r24
  _ucsra = ucsra;
    525e:	80 ec       	ldi	r24, 0xC0	; 192
    5260:	90 e0       	ldi	r25, 0x00	; 0
    5262:	90 93 2d 03 	sts	0x032D, r25
    5266:	80 93 2c 03 	sts	0x032C, r24
  _ucsrb = ucsrb;
    526a:	81 ec       	ldi	r24, 0xC1	; 193
    526c:	90 e0       	ldi	r25, 0x00	; 0
    526e:	90 93 2f 03 	sts	0x032F, r25
    5272:	80 93 2e 03 	sts	0x032E, r24
  _ucsrc = ucsrc;
    5276:	82 ec       	ldi	r24, 0xC2	; 194
    5278:	90 e0       	ldi	r25, 0x00	; 0
    527a:	90 93 31 03 	sts	0x0331, r25
    527e:	80 93 30 03 	sts	0x0330, r24
  _udr = udr;
    5282:	86 ec       	ldi	r24, 0xC6	; 198
    5284:	90 e0       	ldi	r25, 0x00	; 0
    5286:	90 93 33 03 	sts	0x0333, r25
    528a:	80 93 32 03 	sts	0x0332, r24
  _rxen = rxen;
    528e:	84 e0       	ldi	r24, 0x04	; 4
    5290:	80 93 34 03 	sts	0x0334, r24
  _txen = txen;
    5294:	83 e0       	ldi	r24, 0x03	; 3
    5296:	80 93 35 03 	sts	0x0335, r24
  _rxcie = rxcie;
    529a:	87 e0       	ldi	r24, 0x07	; 7
    529c:	80 93 36 03 	sts	0x0336, r24
  _udrie = udrie;
    52a0:	85 e0       	ldi	r24, 0x05	; 5
    52a2:	80 93 37 03 	sts	0x0337, r24
  _u2x = u2x;
    52a6:	81 e0       	ldi	r24, 0x01	; 1
    52a8:	80 93 38 03 	sts	0x0338, r24
// Preinstantiate Objects //////////////////////////////////////////////////////

#if defined(UBRRH) && defined(UBRRL)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRRH, &UBRRL, &UCSRA, &UCSRB, &UCSRC, &UDR, RXEN, TXEN, RXCIE, UDRIE, U2X);
#elif defined(UBRR0H) && defined(UBRR0L)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRR0H, &UBRR0L, &UCSR0A, &UCSR0B, &UCSR0C, &UDR0, RXEN0, TXEN0, RXCIE0, UDRIE0, U2X0);
    52ac:	08 95       	ret

000052ae <main>:
#include <Arduino.h>

int main(void)
    52ae:	cf 93       	push	r28
    52b0:	df 93       	push	r29
{
	init();
    52b2:	0e 94 5e 2b 	call	0x56bc	; 0x56bc <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    52b6:	0e 94 0d 21 	call	0x421a	; 0x421a <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    52ba:	c5 e2       	ldi	r28, 0x25	; 37
    52bc:	d7 e2       	ldi	r29, 0x27	; 39
#endif
	
	setup();
    
	for (;;) {
		loop();
    52be:	0e 94 6b 1e 	call	0x3cd6	; 0x3cd6 <loop>
		if (serialEventRun) serialEventRun();
    52c2:	20 97       	sbiw	r28, 0x00	; 0
    52c4:	e1 f3       	breq	.-8      	; 0x52be <main+0x10>
    52c6:	0e 94 25 27 	call	0x4e4a	; 0x4e4a <serialEventRun()>
    52ca:	f9 cf       	rjmp	.-14     	; 0x52be <main+0x10>

000052cc <Print::write(unsigned char const*, unsigned int)>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    52cc:	cf 92       	push	r12
    52ce:	df 92       	push	r13
    52d0:	ef 92       	push	r14
    52d2:	ff 92       	push	r15
    52d4:	0f 93       	push	r16
    52d6:	1f 93       	push	r17
    52d8:	cf 93       	push	r28
    52da:	df 93       	push	r29
    52dc:	7c 01       	movw	r14, r24
    52de:	6b 01       	movw	r12, r22
    52e0:	8a 01       	movw	r16, r20
    52e2:	c0 e0       	ldi	r28, 0x00	; 0
    52e4:	d0 e0       	ldi	r29, 0x00	; 0
    52e6:	0f c0       	rjmp	.+30     	; 0x5306 <Print::write(unsigned char const*, unsigned int)+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    52e8:	d6 01       	movw	r26, r12
    52ea:	6d 91       	ld	r22, X+
    52ec:	6d 01       	movw	r12, r26
    52ee:	d7 01       	movw	r26, r14
    52f0:	ed 91       	ld	r30, X+
    52f2:	fc 91       	ld	r31, X
    52f4:	01 90       	ld	r0, Z+
    52f6:	f0 81       	ld	r31, Z
    52f8:	e0 2d       	mov	r30, r0
    52fa:	c7 01       	movw	r24, r14
    52fc:	09 95       	icall
    52fe:	c8 0f       	add	r28, r24
    5300:	d9 1f       	adc	r29, r25
    5302:	01 50       	subi	r16, 0x01	; 1
    5304:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    5306:	01 15       	cp	r16, r1
    5308:	11 05       	cpc	r17, r1
    530a:	71 f7       	brne	.-36     	; 0x52e8 <Print::write(unsigned char const*, unsigned int)+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    530c:	ce 01       	movw	r24, r28
    530e:	df 91       	pop	r29
    5310:	cf 91       	pop	r28
    5312:	1f 91       	pop	r17
    5314:	0f 91       	pop	r16
    5316:	ff 90       	pop	r15
    5318:	ef 90       	pop	r14
    531a:	df 90       	pop	r13
    531c:	cf 90       	pop	r12
    531e:	08 95       	ret

00005320 <Print::print(__FlashStringHelper const*)>:

size_t Print::print(const __FlashStringHelper *ifsh)
    5320:	ef 92       	push	r14
    5322:	ff 92       	push	r15
    5324:	0f 93       	push	r16
    5326:	1f 93       	push	r17
    5328:	cf 93       	push	r28
    532a:	df 93       	push	r29
    532c:	7c 01       	movw	r14, r24
{
  const char PROGMEM *p = (const char PROGMEM *)ifsh;
    532e:	8b 01       	movw	r16, r22
    5330:	c0 e0       	ldi	r28, 0x00	; 0
    5332:	d0 e0       	ldi	r29, 0x00	; 0
    5334:	f8 01       	movw	r30, r16
  size_t n = 0;
  while (1) {
    unsigned char c = pgm_read_byte(p++);
    5336:	0f 5f       	subi	r16, 0xFF	; 255
    5338:	1f 4f       	sbci	r17, 0xFF	; 255
    533a:	64 91       	lpm	r22, Z+
    if (c == 0) break;
    533c:	66 23       	and	r22, r22
    533e:	59 f0       	breq	.+22     	; 0x5356 <Print::print(__FlashStringHelper const*)+0x36>
    n += write(c);
    5340:	d7 01       	movw	r26, r14
    5342:	ed 91       	ld	r30, X+
    5344:	fc 91       	ld	r31, X
    5346:	01 90       	ld	r0, Z+
    5348:	f0 81       	ld	r31, Z
    534a:	e0 2d       	mov	r30, r0
    534c:	c7 01       	movw	r24, r14
    534e:	09 95       	icall
    5350:	c8 0f       	add	r28, r24
    5352:	d9 1f       	adc	r29, r25
    5354:	ef cf       	rjmp	.-34     	; 0x5334 <Print::print(__FlashStringHelper const*)+0x14>
  }
  return n;
}
    5356:	ce 01       	movw	r24, r28
    5358:	df 91       	pop	r29
    535a:	cf 91       	pop	r28
    535c:	1f 91       	pop	r17
    535e:	0f 91       	pop	r16
    5360:	ff 90       	pop	r15
    5362:	ef 90       	pop	r14
    5364:	08 95       	ret

00005366 <Print::print(char)>:
size_t Print::print(const char str[])
{
  return write(str);
}

size_t Print::print(char c)
    5366:	dc 01       	movw	r26, r24
{
  return write(c);
    5368:	ed 91       	ld	r30, X+
    536a:	fc 91       	ld	r31, X
    536c:	01 90       	ld	r0, Z+
    536e:	f0 81       	ld	r31, Z
    5370:	e0 2d       	mov	r30, r0
    5372:	09 95       	icall
}
    5374:	08 95       	ret

00005376 <Print::println()>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    5376:	ef 92       	push	r14
    5378:	ff 92       	push	r15
    537a:	0f 93       	push	r16
    537c:	1f 93       	push	r17
    537e:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    5380:	dc 01       	movw	r26, r24
    5382:	ed 91       	ld	r30, X+
    5384:	fc 91       	ld	r31, X
    5386:	01 90       	ld	r0, Z+
    5388:	f0 81       	ld	r31, Z
    538a:	e0 2d       	mov	r30, r0
    538c:	6d e0       	ldi	r22, 0x0D	; 13
    538e:	09 95       	icall
    5390:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    5392:	d8 01       	movw	r26, r16
    5394:	ed 91       	ld	r30, X+
    5396:	fc 91       	ld	r31, X
    5398:	01 90       	ld	r0, Z+
    539a:	f0 81       	ld	r31, Z
    539c:	e0 2d       	mov	r30, r0
    539e:	c8 01       	movw	r24, r16
    53a0:	6a e0       	ldi	r22, 0x0A	; 10
    53a2:	09 95       	icall
    53a4:	9c 01       	movw	r18, r24
    53a6:	2e 0d       	add	r18, r14
    53a8:	3f 1d       	adc	r19, r15
    53aa:	c9 01       	movw	r24, r18
    53ac:	1f 91       	pop	r17
    53ae:	0f 91       	pop	r16
    53b0:	ff 90       	pop	r15
    53b2:	ef 90       	pop	r14
    53b4:	08 95       	ret

000053b6 <Print::println(__FlashStringHelper const*)>:
size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
}

size_t Print::println(const __FlashStringHelper *ifsh)
    53b6:	ef 92       	push	r14
    53b8:	ff 92       	push	r15
    53ba:	0f 93       	push	r16
    53bc:	1f 93       	push	r17
    53be:	7c 01       	movw	r14, r24
{
  size_t n = print(ifsh);
    53c0:	0e 94 90 29 	call	0x5320	; 0x5320 <Print::print(__FlashStringHelper const*)>
    53c4:	8c 01       	movw	r16, r24
  n += println();
    53c6:	c7 01       	movw	r24, r14
    53c8:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    53cc:	9c 01       	movw	r18, r24
    53ce:	20 0f       	add	r18, r16
    53d0:	31 1f       	adc	r19, r17
  return n;
}
    53d2:	c9 01       	movw	r24, r18
    53d4:	1f 91       	pop	r17
    53d6:	0f 91       	pop	r16
    53d8:	ff 90       	pop	r15
    53da:	ef 90       	pop	r14
    53dc:	08 95       	ret

000053de <Print::write(char const*)>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
    53de:	cf 93       	push	r28
    53e0:	df 93       	push	r29
    53e2:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
    53e4:	61 15       	cp	r22, r1
    53e6:	71 05       	cpc	r23, r1
    53e8:	19 f4       	brne	.+6      	; 0x53f0 <Print::write(char const*)+0x12>
    53ea:	20 e0       	ldi	r18, 0x00	; 0
    53ec:	30 e0       	ldi	r19, 0x00	; 0
    53ee:	0f c0       	rjmp	.+30     	; 0x540e <Print::write(char const*)+0x30>
      return write((const uint8_t *)str, strlen(str));
    53f0:	db 01       	movw	r26, r22
    53f2:	0d 90       	ld	r0, X+
    53f4:	00 20       	and	r0, r0
    53f6:	e9 f7       	brne	.-6      	; 0x53f2 <Print::write(char const*)+0x14>
    53f8:	11 97       	sbiw	r26, 0x01	; 1
    53fa:	a6 1b       	sub	r26, r22
    53fc:	b7 0b       	sbc	r27, r23
    53fe:	e8 81       	ld	r30, Y
    5400:	f9 81       	ldd	r31, Y+1	; 0x01
    5402:	02 80       	ldd	r0, Z+2	; 0x02
    5404:	f3 81       	ldd	r31, Z+3	; 0x03
    5406:	e0 2d       	mov	r30, r0
    5408:	ad 01       	movw	r20, r26
    540a:	09 95       	icall
    540c:	9c 01       	movw	r18, r24
    }
    540e:	c9 01       	movw	r24, r18
    5410:	df 91       	pop	r29
    5412:	cf 91       	pop	r28
    5414:	08 95       	ret

00005416 <Print::printNumber(unsigned long, unsigned char)>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
    5416:	4f 92       	push	r4
    5418:	5f 92       	push	r5
    541a:	7f 92       	push	r7
    541c:	8f 92       	push	r8
    541e:	9f 92       	push	r9
    5420:	af 92       	push	r10
    5422:	bf 92       	push	r11
    5424:	cf 92       	push	r12
    5426:	df 92       	push	r13
    5428:	ef 92       	push	r14
    542a:	ff 92       	push	r15
    542c:	0f 93       	push	r16
    542e:	1f 93       	push	r17
    5430:	df 93       	push	r29
    5432:	cf 93       	push	r28
    5434:	cd b7       	in	r28, 0x3d	; 61
    5436:	de b7       	in	r29, 0x3e	; 62
    5438:	a1 97       	sbiw	r28, 0x21	; 33
    543a:	0f b6       	in	r0, 0x3f	; 63
    543c:	f8 94       	cli
    543e:	de bf       	out	0x3e, r29	; 62
    5440:	0f be       	out	0x3f, r0	; 63
    5442:	cd bf       	out	0x3d, r28	; 61
    5444:	2c 01       	movw	r4, r24
    5446:	74 2e       	mov	r7, r20
    5448:	cb 01       	movw	r24, r22
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
    544a:	22 30       	cpi	r18, 0x02	; 2
    544c:	08 f4       	brcc	.+2      	; 0x5450 <Print::printNumber(unsigned long, unsigned char)+0x3a>
    544e:	2a e0       	ldi	r18, 0x0A	; 10

size_t Print::printNumber(unsigned long n, uint8_t base) {
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    5450:	19 a2       	std	Y+33, r1	; 0x21
    5452:	31 e2       	ldi	r19, 0x21	; 33
    5454:	c3 2e       	mov	r12, r19
    5456:	d1 2c       	mov	r13, r1
    5458:	cc 0e       	add	r12, r28
    545a:	dd 1e       	adc	r13, r29
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
    545c:	82 2e       	mov	r8, r18
    545e:	99 24       	eor	r9, r9
    5460:	aa 24       	eor	r10, r10
    5462:	bb 24       	eor	r11, r11
    5464:	67 2d       	mov	r22, r7
    5466:	75 2f       	mov	r23, r21
    5468:	a5 01       	movw	r20, r10
    546a:	94 01       	movw	r18, r8
    546c:	0e 94 b5 2c 	call	0x596a	; 0x596a <__udivmodsi4>
    5470:	79 01       	movw	r14, r18
    5472:	8a 01       	movw	r16, r20
    char c = m - base * n;
    5474:	c8 01       	movw	r24, r16
    5476:	b7 01       	movw	r22, r14
    5478:	a5 01       	movw	r20, r10
    547a:	94 01       	movw	r18, r8
    547c:	0e 94 6f 2c 	call	0x58de	; 0x58de <__mulsi3>
    5480:	47 2d       	mov	r20, r7
    5482:	46 1b       	sub	r20, r22
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    5484:	08 94       	sec
    5486:	c1 08       	sbc	r12, r1
    5488:	d1 08       	sbc	r13, r1
    548a:	4a 30       	cpi	r20, 0x0A	; 10
    548c:	14 f4       	brge	.+4      	; 0x5492 <Print::printNumber(unsigned long, unsigned char)+0x7c>
    548e:	40 5d       	subi	r20, 0xD0	; 208
    5490:	01 c0       	rjmp	.+2      	; 0x5494 <Print::printNumber(unsigned long, unsigned char)+0x7e>
    5492:	49 5c       	subi	r20, 0xC9	; 201
    5494:	f6 01       	movw	r30, r12
    5496:	40 83       	st	Z, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    5498:	e1 14       	cp	r14, r1
    549a:	f1 04       	cpc	r15, r1
    549c:	01 05       	cpc	r16, r1
    549e:	11 05       	cpc	r17, r1
    54a0:	21 f0       	breq	.+8      	; 0x54aa <Print::printNumber(unsigned long, unsigned char)+0x94>
    54a2:	7e 2c       	mov	r7, r14
    54a4:	5f 2d       	mov	r21, r15
    54a6:	c8 01       	movw	r24, r16
    54a8:	dd cf       	rjmp	.-70     	; 0x5464 <Print::printNumber(unsigned long, unsigned char)+0x4e>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    54aa:	c2 01       	movw	r24, r4
    54ac:	b6 01       	movw	r22, r12
    54ae:	0e 94 ef 29 	call	0x53de	; 0x53de <Print::write(char const*)>
}
    54b2:	a1 96       	adiw	r28, 0x21	; 33
    54b4:	0f b6       	in	r0, 0x3f	; 63
    54b6:	f8 94       	cli
    54b8:	de bf       	out	0x3e, r29	; 62
    54ba:	0f be       	out	0x3f, r0	; 63
    54bc:	cd bf       	out	0x3d, r28	; 61
    54be:	cf 91       	pop	r28
    54c0:	df 91       	pop	r29
    54c2:	1f 91       	pop	r17
    54c4:	0f 91       	pop	r16
    54c6:	ff 90       	pop	r15
    54c8:	ef 90       	pop	r14
    54ca:	df 90       	pop	r13
    54cc:	cf 90       	pop	r12
    54ce:	bf 90       	pop	r11
    54d0:	af 90       	pop	r10
    54d2:	9f 90       	pop	r9
    54d4:	8f 90       	pop	r8
    54d6:	7f 90       	pop	r7
    54d8:	5f 90       	pop	r5
    54da:	4f 90       	pop	r4
    54dc:	08 95       	ret

000054de <Print::print(unsigned long, int)>:
  } else {
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
    54de:	dc 01       	movw	r26, r24
{
  if (base == 0) return write(n);
    54e0:	21 15       	cp	r18, r1
    54e2:	31 05       	cpc	r19, r1
    54e4:	41 f4       	brne	.+16     	; 0x54f6 <Print::print(unsigned long, int)+0x18>
    54e6:	ed 91       	ld	r30, X+
    54e8:	fc 91       	ld	r31, X
    54ea:	01 90       	ld	r0, Z+
    54ec:	f0 81       	ld	r31, Z
    54ee:	e0 2d       	mov	r30, r0
    54f0:	64 2f       	mov	r22, r20
    54f2:	09 95       	icall
    54f4:	08 95       	ret
  else return printNumber(n, base);
    54f6:	0e 94 0b 2a 	call	0x5416	; 0x5416 <Print::printNumber(unsigned long, unsigned char)>
}
    54fa:	08 95       	ret

000054fc <Print::print(unsigned int, int)>:
size_t Print::print(int n, int base)
{
  return print((long) n, base);
}

size_t Print::print(unsigned int n, int base)
    54fc:	ef 92       	push	r14
    54fe:	ff 92       	push	r15
    5500:	0f 93       	push	r16
    5502:	1f 93       	push	r17
    5504:	9a 01       	movw	r18, r20
{
  return print((unsigned long) n, base);
    5506:	7b 01       	movw	r14, r22
    5508:	00 e0       	ldi	r16, 0x00	; 0
    550a:	10 e0       	ldi	r17, 0x00	; 0
    550c:	b8 01       	movw	r22, r16
    550e:	a7 01       	movw	r20, r14
    5510:	0e 94 6f 2a 	call	0x54de	; 0x54de <Print::print(unsigned long, int)>
}
    5514:	1f 91       	pop	r17
    5516:	0f 91       	pop	r16
    5518:	ff 90       	pop	r15
    551a:	ef 90       	pop	r14
    551c:	08 95       	ret

0000551e <Print::print(unsigned char, int)>:
size_t Print::print(char c)
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
    551e:	ef 92       	push	r14
    5520:	ff 92       	push	r15
    5522:	0f 93       	push	r16
    5524:	1f 93       	push	r17
    5526:	9a 01       	movw	r18, r20
{
  return print((unsigned long) b, base);
    5528:	e6 2e       	mov	r14, r22
    552a:	ff 24       	eor	r15, r15
    552c:	00 e0       	ldi	r16, 0x00	; 0
    552e:	10 e0       	ldi	r17, 0x00	; 0
    5530:	b8 01       	movw	r22, r16
    5532:	a7 01       	movw	r20, r14
    5534:	0e 94 6f 2a 	call	0x54de	; 0x54de <Print::print(unsigned long, int)>
}
    5538:	1f 91       	pop	r17
    553a:	0f 91       	pop	r16
    553c:	ff 90       	pop	r15
    553e:	ef 90       	pop	r14
    5540:	08 95       	ret

00005542 <Print::print(long, int)>:
size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
    5542:	cf 92       	push	r12
    5544:	df 92       	push	r13
    5546:	ef 92       	push	r14
    5548:	ff 92       	push	r15
    554a:	0f 93       	push	r16
    554c:	1f 93       	push	r17
    554e:	cf 93       	push	r28
    5550:	df 93       	push	r29
    5552:	ec 01       	movw	r28, r24
    5554:	6a 01       	movw	r12, r20
    5556:	7b 01       	movw	r14, r22
{
  if (base == 0) {
    5558:	21 15       	cp	r18, r1
    555a:	31 05       	cpc	r19, r1
    555c:	41 f4       	brne	.+16     	; 0x556e <Print::print(long, int)+0x2c>
    return write(n);
    555e:	e8 81       	ld	r30, Y
    5560:	f9 81       	ldd	r31, Y+1	; 0x01
    5562:	01 90       	ld	r0, Z+
    5564:	f0 81       	ld	r31, Z
    5566:	e0 2d       	mov	r30, r0
    5568:	64 2f       	mov	r22, r20
    556a:	09 95       	icall
    556c:	1f c0       	rjmp	.+62     	; 0x55ac <Print::print(long, int)+0x6a>
  } else if (base == 10) {
    556e:	2a 30       	cpi	r18, 0x0A	; 10
    5570:	31 05       	cpc	r19, r1
    5572:	d1 f4       	brne	.+52     	; 0x55a8 <Print::print(long, int)+0x66>
    if (n < 0) {
    5574:	77 ff       	sbrs	r23, 7
    5576:	17 c0       	rjmp	.+46     	; 0x55a6 <Print::print(long, int)+0x64>
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    5578:	e8 81       	ld	r30, Y
    557a:	f9 81       	ldd	r31, Y+1	; 0x01
    557c:	01 90       	ld	r0, Z+
    557e:	f0 81       	ld	r31, Z
    5580:	e0 2d       	mov	r30, r0
    5582:	6d e2       	ldi	r22, 0x2D	; 45
    5584:	09 95       	icall
    5586:	8c 01       	movw	r16, r24
    return write(n);
  } else if (base == 10) {
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    5588:	44 27       	eor	r20, r20
    558a:	55 27       	eor	r21, r21
    558c:	ba 01       	movw	r22, r20
    558e:	4c 19       	sub	r20, r12
    5590:	5d 09       	sbc	r21, r13
    5592:	6e 09       	sbc	r22, r14
    5594:	7f 09       	sbc	r23, r15
    5596:	ce 01       	movw	r24, r28
    5598:	2a e0       	ldi	r18, 0x0A	; 10
    559a:	0e 94 0b 2a 	call	0x5416	; 0x5416 <Print::printNumber(unsigned long, unsigned char)>
    559e:	98 01       	movw	r18, r16
    55a0:	28 0f       	add	r18, r24
    55a2:	39 1f       	adc	r19, r25
    55a4:	04 c0       	rjmp	.+8      	; 0x55ae <Print::print(long, int)+0x6c>
    }
    return printNumber(n, 10);
    55a6:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
    55a8:	0e 94 0b 2a 	call	0x5416	; 0x5416 <Print::printNumber(unsigned long, unsigned char)>
    55ac:	9c 01       	movw	r18, r24
  }
}
    55ae:	c9 01       	movw	r24, r18
    55b0:	df 91       	pop	r29
    55b2:	cf 91       	pop	r28
    55b4:	1f 91       	pop	r17
    55b6:	0f 91       	pop	r16
    55b8:	ff 90       	pop	r15
    55ba:	ef 90       	pop	r14
    55bc:	df 90       	pop	r13
    55be:	cf 90       	pop	r12
    55c0:	08 95       	ret

000055c2 <Print::print(int, int)>:
size_t Print::print(unsigned char b, int base)
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
    55c2:	ef 92       	push	r14
    55c4:	ff 92       	push	r15
    55c6:	0f 93       	push	r16
    55c8:	1f 93       	push	r17
    55ca:	7b 01       	movw	r14, r22
    55cc:	9a 01       	movw	r18, r20
{
  return print((long) n, base);
    55ce:	00 27       	eor	r16, r16
    55d0:	f7 fc       	sbrc	r15, 7
    55d2:	00 95       	com	r16
    55d4:	10 2f       	mov	r17, r16
    55d6:	b8 01       	movw	r22, r16
    55d8:	a7 01       	movw	r20, r14
    55da:	0e 94 a1 2a 	call	0x5542	; 0x5542 <Print::print(long, int)>
}
    55de:	1f 91       	pop	r17
    55e0:	0f 91       	pop	r16
    55e2:	ff 90       	pop	r15
    55e4:	ef 90       	pop	r14
    55e6:	08 95       	ret

000055e8 <Print::print(char const*)>:
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    55e8:	0e 94 ef 29 	call	0x53de	; 0x53de <Print::write(char const*)>
}
    55ec:	08 95       	ret

000055ee <Print::println(char const*)>:
  size_t n = print(s);
  n += println();
  return n;
}

size_t Print::println(const char c[])
    55ee:	ef 92       	push	r14
    55f0:	ff 92       	push	r15
    55f2:	0f 93       	push	r16
    55f4:	1f 93       	push	r17
    55f6:	7c 01       	movw	r14, r24
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    55f8:	0e 94 ef 29 	call	0x53de	; 0x53de <Print::write(char const*)>
    55fc:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    55fe:	c7 01       	movw	r24, r14
    5600:	0e 94 bb 29 	call	0x5376	; 0x5376 <Print::println()>
    5604:	08 0f       	add	r16, r24
    5606:	19 1f       	adc	r17, r25
  return n;
}
    5608:	c8 01       	movw	r24, r16
    560a:	1f 91       	pop	r17
    560c:	0f 91       	pop	r16
    560e:	ff 90       	pop	r15
    5610:	ef 90       	pop	r14
    5612:	08 95       	ret

00005614 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    5614:	1f 92       	push	r1
    5616:	0f 92       	push	r0
    5618:	0f b6       	in	r0, 0x3f	; 63
    561a:	0f 92       	push	r0
    561c:	11 24       	eor	r1, r1
    561e:	2f 93       	push	r18
    5620:	3f 93       	push	r19
    5622:	4f 93       	push	r20
    5624:	5f 93       	push	r21
    5626:	6f 93       	push	r22
    5628:	7f 93       	push	r23
    562a:	8f 93       	push	r24
    562c:	9f 93       	push	r25
    562e:	af 93       	push	r26
    5630:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    5632:	20 91 3e 03 	lds	r18, 0x033E
    5636:	30 91 3f 03 	lds	r19, 0x033F
    563a:	40 91 40 03 	lds	r20, 0x0340
    563e:	50 91 41 03 	lds	r21, 0x0341
	unsigned char f = timer0_fract;
    5642:	70 91 42 03 	lds	r23, 0x0342

	m += MILLIS_INC;
    5646:	da 01       	movw	r26, r20
    5648:	c9 01       	movw	r24, r18
    564a:	40 96       	adiw	r24, 0x10	; 16
    564c:	a1 1d       	adc	r26, r1
    564e:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    5650:	67 2f       	mov	r22, r23
    5652:	60 5d       	subi	r22, 0xD0	; 208
	if (f >= FRACT_MAX) {
    5654:	6d 37       	cpi	r22, 0x7D	; 125
    5656:	30 f0       	brcs	.+12     	; 0x5664 <__vector_16+0x50>
		f -= FRACT_MAX;
    5658:	6d 57       	subi	r22, 0x7D	; 125
		m += 1;
    565a:	da 01       	movw	r26, r20
    565c:	c9 01       	movw	r24, r18
    565e:	41 96       	adiw	r24, 0x11	; 17
    5660:	a1 1d       	adc	r26, r1
    5662:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    5664:	60 93 42 03 	sts	0x0342, r22
	timer0_millis = m;
    5668:	80 93 3e 03 	sts	0x033E, r24
    566c:	90 93 3f 03 	sts	0x033F, r25
    5670:	a0 93 40 03 	sts	0x0340, r26
    5674:	b0 93 41 03 	sts	0x0341, r27
	timer0_overflow_count++;
    5678:	80 91 3a 03 	lds	r24, 0x033A
    567c:	90 91 3b 03 	lds	r25, 0x033B
    5680:	a0 91 3c 03 	lds	r26, 0x033C
    5684:	b0 91 3d 03 	lds	r27, 0x033D
    5688:	01 96       	adiw	r24, 0x01	; 1
    568a:	a1 1d       	adc	r26, r1
    568c:	b1 1d       	adc	r27, r1
    568e:	80 93 3a 03 	sts	0x033A, r24
    5692:	90 93 3b 03 	sts	0x033B, r25
    5696:	a0 93 3c 03 	sts	0x033C, r26
    569a:	b0 93 3d 03 	sts	0x033D, r27
}
    569e:	bf 91       	pop	r27
    56a0:	af 91       	pop	r26
    56a2:	9f 91       	pop	r25
    56a4:	8f 91       	pop	r24
    56a6:	7f 91       	pop	r23
    56a8:	6f 91       	pop	r22
    56aa:	5f 91       	pop	r21
    56ac:	4f 91       	pop	r20
    56ae:	3f 91       	pop	r19
    56b0:	2f 91       	pop	r18
    56b2:	0f 90       	pop	r0
    56b4:	0f be       	out	0x3f, r0	; 63
    56b6:	0f 90       	pop	r0
    56b8:	1f 90       	pop	r1
    56ba:	18 95       	reti

000056bc <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    56bc:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    56be:	84 b5       	in	r24, 0x24	; 36
    56c0:	82 60       	ori	r24, 0x02	; 2
    56c2:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    56c4:	84 b5       	in	r24, 0x24	; 36
    56c6:	81 60       	ori	r24, 0x01	; 1
    56c8:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    56ca:	85 b5       	in	r24, 0x25	; 37
    56cc:	82 60       	ori	r24, 0x02	; 2
    56ce:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    56d0:	85 b5       	in	r24, 0x25	; 37
    56d2:	81 60       	ori	r24, 0x01	; 1
    56d4:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    56d6:	ee e6       	ldi	r30, 0x6E	; 110
    56d8:	f0 e0       	ldi	r31, 0x00	; 0
    56da:	80 81       	ld	r24, Z
    56dc:	81 60       	ori	r24, 0x01	; 1
    56de:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    56e0:	e1 e8       	ldi	r30, 0x81	; 129
    56e2:	f0 e0       	ldi	r31, 0x00	; 0
    56e4:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    56e6:	80 81       	ld	r24, Z
    56e8:	82 60       	ori	r24, 0x02	; 2
    56ea:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    56ec:	e0 e8       	ldi	r30, 0x80	; 128
    56ee:	f0 e0       	ldi	r31, 0x00	; 0
    56f0:	80 81       	ld	r24, Z
    56f2:	81 60       	ori	r24, 0x01	; 1
    56f4:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    56f6:	e1 eb       	ldi	r30, 0xB1	; 177
    56f8:	f0 e0       	ldi	r31, 0x00	; 0
    56fa:	80 81       	ld	r24, Z
    56fc:	84 60       	ori	r24, 0x04	; 4
    56fe:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    5700:	e0 eb       	ldi	r30, 0xB0	; 176
    5702:	f0 e0       	ldi	r31, 0x00	; 0
    5704:	80 81       	ld	r24, Z
    5706:	81 60       	ori	r24, 0x01	; 1
    5708:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    570a:	ea e7       	ldi	r30, 0x7A	; 122
    570c:	f0 e0       	ldi	r31, 0x00	; 0
    570e:	80 81       	ld	r24, Z
    5710:	84 60       	ori	r24, 0x04	; 4
    5712:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    5714:	80 81       	ld	r24, Z
    5716:	82 60       	ori	r24, 0x02	; 2
    5718:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    571a:	80 81       	ld	r24, Z
    571c:	81 60       	ori	r24, 0x01	; 1
    571e:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    5720:	80 81       	ld	r24, Z
    5722:	80 68       	ori	r24, 0x80	; 128
    5724:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    5726:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    572a:	08 95       	ret

0000572c <__fixunssfsi>:
    572c:	b3 d0       	rcall	.+358    	; 0x5894 <__fp_splitA>
    572e:	88 f0       	brcs	.+34     	; 0x5752 <__fixunssfsi+0x26>
    5730:	9f 57       	subi	r25, 0x7F	; 127
    5732:	90 f0       	brcs	.+36     	; 0x5758 <__fixunssfsi+0x2c>
    5734:	b9 2f       	mov	r27, r25
    5736:	99 27       	eor	r25, r25
    5738:	b7 51       	subi	r27, 0x17	; 23
    573a:	a0 f0       	brcs	.+40     	; 0x5764 <__fixunssfsi+0x38>
    573c:	d1 f0       	breq	.+52     	; 0x5772 <__fixunssfsi+0x46>
    573e:	66 0f       	add	r22, r22
    5740:	77 1f       	adc	r23, r23
    5742:	88 1f       	adc	r24, r24
    5744:	99 1f       	adc	r25, r25
    5746:	1a f0       	brmi	.+6      	; 0x574e <__fixunssfsi+0x22>
    5748:	ba 95       	dec	r27
    574a:	c9 f7       	brne	.-14     	; 0x573e <__fixunssfsi+0x12>
    574c:	12 c0       	rjmp	.+36     	; 0x5772 <__fixunssfsi+0x46>
    574e:	b1 30       	cpi	r27, 0x01	; 1
    5750:	81 f0       	breq	.+32     	; 0x5772 <__fixunssfsi+0x46>
    5752:	ba d0       	rcall	.+372    	; 0x58c8 <__fp_zero>
    5754:	b1 e0       	ldi	r27, 0x01	; 1
    5756:	08 95       	ret
    5758:	b7 c0       	rjmp	.+366    	; 0x58c8 <__fp_zero>
    575a:	67 2f       	mov	r22, r23
    575c:	78 2f       	mov	r23, r24
    575e:	88 27       	eor	r24, r24
    5760:	b8 5f       	subi	r27, 0xF8	; 248
    5762:	39 f0       	breq	.+14     	; 0x5772 <__fixunssfsi+0x46>
    5764:	b9 3f       	cpi	r27, 0xF9	; 249
    5766:	cc f3       	brlt	.-14     	; 0x575a <__fixunssfsi+0x2e>
    5768:	86 95       	lsr	r24
    576a:	77 95       	ror	r23
    576c:	67 95       	ror	r22
    576e:	b3 95       	inc	r27
    5770:	d9 f7       	brne	.-10     	; 0x5768 <__fixunssfsi+0x3c>
    5772:	3e f4       	brtc	.+14     	; 0x5782 <__fixunssfsi+0x56>
    5774:	90 95       	com	r25
    5776:	80 95       	com	r24
    5778:	70 95       	com	r23
    577a:	61 95       	neg	r22
    577c:	7f 4f       	sbci	r23, 0xFF	; 255
    577e:	8f 4f       	sbci	r24, 0xFF	; 255
    5780:	9f 4f       	sbci	r25, 0xFF	; 255
    5782:	08 95       	ret

00005784 <__floatunsisf>:
    5784:	e8 94       	clt
    5786:	09 c0       	rjmp	.+18     	; 0x579a <__floatsisf+0x12>

00005788 <__floatsisf>:
    5788:	97 fb       	bst	r25, 7
    578a:	3e f4       	brtc	.+14     	; 0x579a <__floatsisf+0x12>
    578c:	90 95       	com	r25
    578e:	80 95       	com	r24
    5790:	70 95       	com	r23
    5792:	61 95       	neg	r22
    5794:	7f 4f       	sbci	r23, 0xFF	; 255
    5796:	8f 4f       	sbci	r24, 0xFF	; 255
    5798:	9f 4f       	sbci	r25, 0xFF	; 255
    579a:	99 23       	and	r25, r25
    579c:	a9 f0       	breq	.+42     	; 0x57c8 <__floatsisf+0x40>
    579e:	f9 2f       	mov	r31, r25
    57a0:	96 e9       	ldi	r25, 0x96	; 150
    57a2:	bb 27       	eor	r27, r27
    57a4:	93 95       	inc	r25
    57a6:	f6 95       	lsr	r31
    57a8:	87 95       	ror	r24
    57aa:	77 95       	ror	r23
    57ac:	67 95       	ror	r22
    57ae:	b7 95       	ror	r27
    57b0:	f1 11       	cpse	r31, r1
    57b2:	f8 cf       	rjmp	.-16     	; 0x57a4 <__floatsisf+0x1c>
    57b4:	fa f4       	brpl	.+62     	; 0x57f4 <__floatsisf+0x6c>
    57b6:	bb 0f       	add	r27, r27
    57b8:	11 f4       	brne	.+4      	; 0x57be <__floatsisf+0x36>
    57ba:	60 ff       	sbrs	r22, 0
    57bc:	1b c0       	rjmp	.+54     	; 0x57f4 <__floatsisf+0x6c>
    57be:	6f 5f       	subi	r22, 0xFF	; 255
    57c0:	7f 4f       	sbci	r23, 0xFF	; 255
    57c2:	8f 4f       	sbci	r24, 0xFF	; 255
    57c4:	9f 4f       	sbci	r25, 0xFF	; 255
    57c6:	16 c0       	rjmp	.+44     	; 0x57f4 <__floatsisf+0x6c>
    57c8:	88 23       	and	r24, r24
    57ca:	11 f0       	breq	.+4      	; 0x57d0 <__floatsisf+0x48>
    57cc:	96 e9       	ldi	r25, 0x96	; 150
    57ce:	11 c0       	rjmp	.+34     	; 0x57f2 <__floatsisf+0x6a>
    57d0:	77 23       	and	r23, r23
    57d2:	21 f0       	breq	.+8      	; 0x57dc <__floatsisf+0x54>
    57d4:	9e e8       	ldi	r25, 0x8E	; 142
    57d6:	87 2f       	mov	r24, r23
    57d8:	76 2f       	mov	r23, r22
    57da:	05 c0       	rjmp	.+10     	; 0x57e6 <__floatsisf+0x5e>
    57dc:	66 23       	and	r22, r22
    57de:	71 f0       	breq	.+28     	; 0x57fc <__floatsisf+0x74>
    57e0:	96 e8       	ldi	r25, 0x86	; 134
    57e2:	86 2f       	mov	r24, r22
    57e4:	70 e0       	ldi	r23, 0x00	; 0
    57e6:	60 e0       	ldi	r22, 0x00	; 0
    57e8:	2a f0       	brmi	.+10     	; 0x57f4 <__floatsisf+0x6c>
    57ea:	9a 95       	dec	r25
    57ec:	66 0f       	add	r22, r22
    57ee:	77 1f       	adc	r23, r23
    57f0:	88 1f       	adc	r24, r24
    57f2:	da f7       	brpl	.-10     	; 0x57ea <__floatsisf+0x62>
    57f4:	88 0f       	add	r24, r24
    57f6:	96 95       	lsr	r25
    57f8:	87 95       	ror	r24
    57fa:	97 f9       	bld	r25, 7
    57fc:	08 95       	ret

000057fe <fmax>:
    57fe:	99 0f       	add	r25, r25
    5800:	bb 0b       	sbc	r27, r27
    5802:	55 0f       	add	r21, r21
    5804:	aa 0b       	sbc	r26, r26
    5806:	e0 e8       	ldi	r30, 0x80	; 128
    5808:	fe ef       	ldi	r31, 0xFE	; 254
    580a:	16 16       	cp	r1, r22
    580c:	17 06       	cpc	r1, r23
    580e:	e8 07       	cpc	r30, r24
    5810:	f9 07       	cpc	r31, r25
    5812:	70 f0       	brcs	.+28     	; 0x5830 <fmax+0x32>
    5814:	12 16       	cp	r1, r18
    5816:	13 06       	cpc	r1, r19
    5818:	e4 07       	cpc	r30, r20
    581a:	f5 07       	cpc	r31, r21
    581c:	60 f0       	brcs	.+24     	; 0x5836 <fmax+0x38>
    581e:	ba 17       	cp	r27, r26
    5820:	3c f0       	brlt	.+14     	; 0x5830 <fmax+0x32>
    5822:	49 f4       	brne	.+18     	; 0x5836 <fmax+0x38>
    5824:	62 17       	cp	r22, r18
    5826:	73 07       	cpc	r23, r19
    5828:	84 07       	cpc	r24, r20
    582a:	95 07       	cpc	r25, r21
    582c:	a7 95       	ror	r26
    582e:	1b f4       	brvc	.+6      	; 0x5836 <fmax+0x38>
    5830:	b9 01       	movw	r22, r18
    5832:	ca 01       	movw	r24, r20
    5834:	ba 2f       	mov	r27, r26
    5836:	b6 95       	lsr	r27
    5838:	97 95       	ror	r25
    583a:	08 95       	ret

0000583c <__fp_cmp>:
    583c:	99 0f       	add	r25, r25
    583e:	00 08       	sbc	r0, r0
    5840:	55 0f       	add	r21, r21
    5842:	aa 0b       	sbc	r26, r26
    5844:	e0 e8       	ldi	r30, 0x80	; 128
    5846:	fe ef       	ldi	r31, 0xFE	; 254
    5848:	16 16       	cp	r1, r22
    584a:	17 06       	cpc	r1, r23
    584c:	e8 07       	cpc	r30, r24
    584e:	f9 07       	cpc	r31, r25
    5850:	c0 f0       	brcs	.+48     	; 0x5882 <__fp_cmp+0x46>
    5852:	12 16       	cp	r1, r18
    5854:	13 06       	cpc	r1, r19
    5856:	e4 07       	cpc	r30, r20
    5858:	f5 07       	cpc	r31, r21
    585a:	98 f0       	brcs	.+38     	; 0x5882 <__fp_cmp+0x46>
    585c:	62 1b       	sub	r22, r18
    585e:	73 0b       	sbc	r23, r19
    5860:	84 0b       	sbc	r24, r20
    5862:	95 0b       	sbc	r25, r21
    5864:	39 f4       	brne	.+14     	; 0x5874 <__fp_cmp+0x38>
    5866:	0a 26       	eor	r0, r26
    5868:	61 f0       	breq	.+24     	; 0x5882 <__fp_cmp+0x46>
    586a:	23 2b       	or	r18, r19
    586c:	24 2b       	or	r18, r20
    586e:	25 2b       	or	r18, r21
    5870:	21 f4       	brne	.+8      	; 0x587a <__fp_cmp+0x3e>
    5872:	08 95       	ret
    5874:	0a 26       	eor	r0, r26
    5876:	09 f4       	brne	.+2      	; 0x587a <__fp_cmp+0x3e>
    5878:	a1 40       	sbci	r26, 0x01	; 1
    587a:	a6 95       	lsr	r26
    587c:	8f ef       	ldi	r24, 0xFF	; 255
    587e:	81 1d       	adc	r24, r1
    5880:	81 1d       	adc	r24, r1
    5882:	08 95       	ret

00005884 <__fp_split3>:
    5884:	57 fd       	sbrc	r21, 7
    5886:	90 58       	subi	r25, 0x80	; 128
    5888:	44 0f       	add	r20, r20
    588a:	55 1f       	adc	r21, r21
    588c:	59 f0       	breq	.+22     	; 0x58a4 <__fp_splitA+0x10>
    588e:	5f 3f       	cpi	r21, 0xFF	; 255
    5890:	71 f0       	breq	.+28     	; 0x58ae <__fp_splitA+0x1a>
    5892:	47 95       	ror	r20

00005894 <__fp_splitA>:
    5894:	88 0f       	add	r24, r24
    5896:	97 fb       	bst	r25, 7
    5898:	99 1f       	adc	r25, r25
    589a:	61 f0       	breq	.+24     	; 0x58b4 <__fp_splitA+0x20>
    589c:	9f 3f       	cpi	r25, 0xFF	; 255
    589e:	79 f0       	breq	.+30     	; 0x58be <__fp_splitA+0x2a>
    58a0:	87 95       	ror	r24
    58a2:	08 95       	ret
    58a4:	12 16       	cp	r1, r18
    58a6:	13 06       	cpc	r1, r19
    58a8:	14 06       	cpc	r1, r20
    58aa:	55 1f       	adc	r21, r21
    58ac:	f2 cf       	rjmp	.-28     	; 0x5892 <__fp_split3+0xe>
    58ae:	46 95       	lsr	r20
    58b0:	f1 df       	rcall	.-30     	; 0x5894 <__fp_splitA>
    58b2:	08 c0       	rjmp	.+16     	; 0x58c4 <__fp_splitA+0x30>
    58b4:	16 16       	cp	r1, r22
    58b6:	17 06       	cpc	r1, r23
    58b8:	18 06       	cpc	r1, r24
    58ba:	99 1f       	adc	r25, r25
    58bc:	f1 cf       	rjmp	.-30     	; 0x58a0 <__fp_splitA+0xc>
    58be:	86 95       	lsr	r24
    58c0:	71 05       	cpc	r23, r1
    58c2:	61 05       	cpc	r22, r1
    58c4:	08 94       	sec
    58c6:	08 95       	ret

000058c8 <__fp_zero>:
    58c8:	e8 94       	clt

000058ca <__fp_szero>:
    58ca:	bb 27       	eor	r27, r27
    58cc:	66 27       	eor	r22, r22
    58ce:	77 27       	eor	r23, r23
    58d0:	cb 01       	movw	r24, r22
    58d2:	97 f9       	bld	r25, 7
    58d4:	08 95       	ret

000058d6 <__gesf2>:
    58d6:	b2 df       	rcall	.-156    	; 0x583c <__fp_cmp>
    58d8:	08 f4       	brcc	.+2      	; 0x58dc <__gesf2+0x6>
    58da:	8f ef       	ldi	r24, 0xFF	; 255
    58dc:	08 95       	ret

000058de <__mulsi3>:
    58de:	62 9f       	mul	r22, r18
    58e0:	d0 01       	movw	r26, r0
    58e2:	73 9f       	mul	r23, r19
    58e4:	f0 01       	movw	r30, r0
    58e6:	82 9f       	mul	r24, r18
    58e8:	e0 0d       	add	r30, r0
    58ea:	f1 1d       	adc	r31, r1
    58ec:	64 9f       	mul	r22, r20
    58ee:	e0 0d       	add	r30, r0
    58f0:	f1 1d       	adc	r31, r1
    58f2:	92 9f       	mul	r25, r18
    58f4:	f0 0d       	add	r31, r0
    58f6:	83 9f       	mul	r24, r19
    58f8:	f0 0d       	add	r31, r0
    58fa:	74 9f       	mul	r23, r20
    58fc:	f0 0d       	add	r31, r0
    58fe:	65 9f       	mul	r22, r21
    5900:	f0 0d       	add	r31, r0
    5902:	99 27       	eor	r25, r25
    5904:	72 9f       	mul	r23, r18
    5906:	b0 0d       	add	r27, r0
    5908:	e1 1d       	adc	r30, r1
    590a:	f9 1f       	adc	r31, r25
    590c:	63 9f       	mul	r22, r19
    590e:	b0 0d       	add	r27, r0
    5910:	e1 1d       	adc	r30, r1
    5912:	f9 1f       	adc	r31, r25
    5914:	bd 01       	movw	r22, r26
    5916:	cf 01       	movw	r24, r30
    5918:	11 24       	eor	r1, r1
    591a:	08 95       	ret

0000591c <__udivmodhi4>:
    591c:	aa 1b       	sub	r26, r26
    591e:	bb 1b       	sub	r27, r27
    5920:	51 e1       	ldi	r21, 0x11	; 17
    5922:	07 c0       	rjmp	.+14     	; 0x5932 <__udivmodhi4_ep>

00005924 <__udivmodhi4_loop>:
    5924:	aa 1f       	adc	r26, r26
    5926:	bb 1f       	adc	r27, r27
    5928:	a6 17       	cp	r26, r22
    592a:	b7 07       	cpc	r27, r23
    592c:	10 f0       	brcs	.+4      	; 0x5932 <__udivmodhi4_ep>
    592e:	a6 1b       	sub	r26, r22
    5930:	b7 0b       	sbc	r27, r23

00005932 <__udivmodhi4_ep>:
    5932:	88 1f       	adc	r24, r24
    5934:	99 1f       	adc	r25, r25
    5936:	5a 95       	dec	r21
    5938:	a9 f7       	brne	.-22     	; 0x5924 <__udivmodhi4_loop>
    593a:	80 95       	com	r24
    593c:	90 95       	com	r25
    593e:	bc 01       	movw	r22, r24
    5940:	cd 01       	movw	r24, r26
    5942:	08 95       	ret

00005944 <__divmodhi4>:
    5944:	97 fb       	bst	r25, 7
    5946:	09 2e       	mov	r0, r25
    5948:	07 26       	eor	r0, r23
    594a:	0a d0       	rcall	.+20     	; 0x5960 <__divmodhi4_neg1>
    594c:	77 fd       	sbrc	r23, 7
    594e:	04 d0       	rcall	.+8      	; 0x5958 <__divmodhi4_neg2>
    5950:	e5 df       	rcall	.-54     	; 0x591c <__udivmodhi4>
    5952:	06 d0       	rcall	.+12     	; 0x5960 <__divmodhi4_neg1>
    5954:	00 20       	and	r0, r0
    5956:	1a f4       	brpl	.+6      	; 0x595e <__divmodhi4_exit>

00005958 <__divmodhi4_neg2>:
    5958:	70 95       	com	r23
    595a:	61 95       	neg	r22
    595c:	7f 4f       	sbci	r23, 0xFF	; 255

0000595e <__divmodhi4_exit>:
    595e:	08 95       	ret

00005960 <__divmodhi4_neg1>:
    5960:	f6 f7       	brtc	.-4      	; 0x595e <__divmodhi4_exit>
    5962:	90 95       	com	r25
    5964:	81 95       	neg	r24
    5966:	9f 4f       	sbci	r25, 0xFF	; 255
    5968:	08 95       	ret

0000596a <__udivmodsi4>:
    596a:	a1 e2       	ldi	r26, 0x21	; 33
    596c:	1a 2e       	mov	r1, r26
    596e:	aa 1b       	sub	r26, r26
    5970:	bb 1b       	sub	r27, r27
    5972:	fd 01       	movw	r30, r26
    5974:	0d c0       	rjmp	.+26     	; 0x5990 <__udivmodsi4_ep>

00005976 <__udivmodsi4_loop>:
    5976:	aa 1f       	adc	r26, r26
    5978:	bb 1f       	adc	r27, r27
    597a:	ee 1f       	adc	r30, r30
    597c:	ff 1f       	adc	r31, r31
    597e:	a2 17       	cp	r26, r18
    5980:	b3 07       	cpc	r27, r19
    5982:	e4 07       	cpc	r30, r20
    5984:	f5 07       	cpc	r31, r21
    5986:	20 f0       	brcs	.+8      	; 0x5990 <__udivmodsi4_ep>
    5988:	a2 1b       	sub	r26, r18
    598a:	b3 0b       	sbc	r27, r19
    598c:	e4 0b       	sbc	r30, r20
    598e:	f5 0b       	sbc	r31, r21

00005990 <__udivmodsi4_ep>:
    5990:	66 1f       	adc	r22, r22
    5992:	77 1f       	adc	r23, r23
    5994:	88 1f       	adc	r24, r24
    5996:	99 1f       	adc	r25, r25
    5998:	1a 94       	dec	r1
    599a:	69 f7       	brne	.-38     	; 0x5976 <__udivmodsi4_loop>
    599c:	60 95       	com	r22
    599e:	70 95       	com	r23
    59a0:	80 95       	com	r24
    59a2:	90 95       	com	r25
    59a4:	9b 01       	movw	r18, r22
    59a6:	ac 01       	movw	r20, r24
    59a8:	bd 01       	movw	r22, r26
    59aa:	cf 01       	movw	r24, r30
    59ac:	08 95       	ret

000059ae <__tablejump2__>:
    59ae:	ee 0f       	add	r30, r30
    59b0:	ff 1f       	adc	r31, r31

000059b2 <__tablejump__>:
    59b2:	05 90       	lpm	r0, Z+
    59b4:	f4 91       	lpm	r31, Z+
    59b6:	e0 2d       	mov	r30, r0
    59b8:	09 94       	ijmp

000059ba <_exit>:
    59ba:	f8 94       	cli

000059bc <__stop_program>:
    59bc:	ff cf       	rjmp	.-2      	; 0x59bc <__stop_program>
