set ::env(PROJECT_NAME) a-z80
set ::env(DESIGN_TOP) z80_top_direct_n
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/a-z80/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/a-z80/rtl/z80_top_direct_n.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
