// Seed: 3666466236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_8 :
  assert property (@(negedge 1 or 1 - 1) 1)
  else;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
);
  reg id_3;
  final begin : LABEL_0
    id_0 <= id_3;
  end
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
