{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:45:34 2018 " "Info: Processing started: Fri Jun 08 16:45:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cinema -c Cinema --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cinema -c Cinema --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register valorInserido\[1\] register valorInserido\[12\] 78.63 MHz 12.718 ns Internal " "Info: Clock \"clk\" has Internal fmax of 78.63 MHz between source register \"valorInserido\[1\]\" and destination register \"valorInserido\[12\]\" (period= 12.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.513 ns + Longest register register " "Info: + Longest register to register delay is 12.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns valorInserido\[1\] 1 REG LCFF_X51_Y18_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y18_N23; Fanout = 2; REG Node = 'valorInserido\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { valorInserido[1] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.393 ns) 1.411 ns Add23~3 2 COMB LCCOMB_X47_Y19_N2 2 " "Info: 2: + IC(1.018 ns) + CELL(0.393 ns) = 1.411 ns; Loc. = LCCOMB_X47_Y19_N2; Fanout = 2; COMB Node = 'Add23~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { valorInserido[1] Add23~3 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.482 ns Add23~5 3 COMB LCCOMB_X47_Y19_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.482 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 2; COMB Node = 'Add23~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add23~3 Add23~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.553 ns Add23~7 4 COMB LCCOMB_X47_Y19_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.553 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 2; COMB Node = 'Add23~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add23~5 Add23~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.963 ns Add23~8 5 COMB LCCOMB_X47_Y19_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.963 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 2; COMB Node = 'Add23~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add23~7 Add23~8 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 2.831 ns Add24~7 6 COMB LCCOMB_X48_Y19_N8 2 " "Info: 6: + IC(0.454 ns) + CELL(0.414 ns) = 2.831 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 2; COMB Node = 'Add24~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { Add23~8 Add24~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.902 ns Add24~9 7 COMB LCCOMB_X48_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.902 ns; Loc. = LCCOMB_X48_Y19_N10; Fanout = 2; COMB Node = 'Add24~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~7 Add24~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.973 ns Add24~11 8 COMB LCCOMB_X48_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.973 ns; Loc. = LCCOMB_X48_Y19_N12; Fanout = 2; COMB Node = 'Add24~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~9 Add24~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.132 ns Add24~13 9 COMB LCCOMB_X48_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 3.132 ns; Loc. = LCCOMB_X48_Y19_N14; Fanout = 2; COMB Node = 'Add24~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add24~11 Add24~13 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.542 ns Add24~14 10 COMB LCCOMB_X48_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.542 ns; Loc. = LCCOMB_X48_Y19_N16; Fanout = 2; COMB Node = 'Add24~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add24~13 Add24~14 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.485 ns) 4.457 ns Add25~13 11 COMB LCCOMB_X49_Y19_N14 2 " "Info: 11: + IC(0.430 ns) + CELL(0.485 ns) = 4.457 ns; Loc. = LCCOMB_X49_Y19_N14; Fanout = 2; COMB Node = 'Add25~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { Add24~14 Add25~13 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.528 ns Add25~15 12 COMB LCCOMB_X49_Y19_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.528 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 2; COMB Node = 'Add25~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~13 Add25~15 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.599 ns Add25~17 13 COMB LCCOMB_X49_Y19_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.599 ns; Loc. = LCCOMB_X49_Y19_N18; Fanout = 2; COMB Node = 'Add25~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~15 Add25~17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.670 ns Add25~19 14 COMB LCCOMB_X49_Y19_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.670 ns; Loc. = LCCOMB_X49_Y19_N20; Fanout = 2; COMB Node = 'Add25~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~17 Add25~19 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.741 ns Add25~21 15 COMB LCCOMB_X49_Y19_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.741 ns; Loc. = LCCOMB_X49_Y19_N22; Fanout = 2; COMB Node = 'Add25~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~19 Add25~21 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.812 ns Add25~23 16 COMB LCCOMB_X49_Y19_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.812 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 2; COMB Node = 'Add25~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~21 Add25~23 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.883 ns Add25~25 17 COMB LCCOMB_X49_Y19_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.883 ns; Loc. = LCCOMB_X49_Y19_N26; Fanout = 2; COMB Node = 'Add25~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~23 Add25~25 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.954 ns Add25~27 18 COMB LCCOMB_X49_Y19_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.954 ns; Loc. = LCCOMB_X49_Y19_N28; Fanout = 2; COMB Node = 'Add25~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~25 Add25~27 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.364 ns Add25~28 19 COMB LCCOMB_X49_Y19_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.364 ns; Loc. = LCCOMB_X49_Y19_N30; Fanout = 2; COMB Node = 'Add25~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add25~27 Add25~28 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.393 ns) 6.746 ns Add26~31 20 COMB LCCOMB_X50_Y18_N0 2 " "Info: 20: + IC(0.989 ns) + CELL(0.393 ns) = 6.746 ns; Loc. = LCCOMB_X50_Y18_N0; Fanout = 2; COMB Node = 'Add26~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { Add25~28 Add26~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.156 ns Add26~32 21 COMB LCCOMB_X50_Y18_N2 3 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 7.156 ns; Loc. = LCCOMB_X50_Y18_N2; Fanout = 3; COMB Node = 'Add26~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add26~31 Add26~32 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.275 ns) 8.440 ns LessThan0~3 22 COMB LCCOMB_X51_Y17_N22 2 " "Info: 22: + IC(1.009 ns) + CELL(0.275 ns) = 8.440 ns; Loc. = LCCOMB_X51_Y17_N22; Fanout = 2; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { Add26~32 LessThan0~3 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.393 ns) 9.282 ns Equal12~5 23 COMB LCCOMB_X50_Y17_N20 2 " "Info: 23: + IC(0.449 ns) + CELL(0.393 ns) = 9.282 ns; Loc. = LCCOMB_X50_Y17_N20; Fanout = 2; COMB Node = 'Equal12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { LessThan0~3 Equal12~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 9.996 ns LessThan0~33 24 COMB LCCOMB_X50_Y17_N14 1 " "Info: 24: + IC(0.276 ns) + CELL(0.438 ns) = 9.996 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 1; COMB Node = 'LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Equal12~5 LessThan0~33 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 10.523 ns LessThan0~31 25 COMB LCCOMB_X50_Y17_N26 2 " "Info: 25: + IC(0.252 ns) + CELL(0.275 ns) = 10.523 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 2; COMB Node = 'LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { LessThan0~33 LessThan0~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 11.200 ns pago~2 26 COMB LCCOMB_X50_Y17_N28 47 " "Info: 26: + IC(0.258 ns) + CELL(0.419 ns) = 11.200 ns; Loc. = LCCOMB_X50_Y17_N28; Fanout = 47; COMB Node = 'pago~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { LessThan0~31 pago~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.150 ns) 12.429 ns valorInserido~17 27 COMB LCCOMB_X46_Y19_N0 1 " "Info: 27: + IC(1.079 ns) + CELL(0.150 ns) = 12.429 ns; Loc. = LCCOMB_X46_Y19_N0; Fanout = 1; COMB Node = 'valorInserido~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { pago~2 valorInserido~17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.513 ns valorInserido\[12\] 28 REG LCFF_X46_Y19_N1 2 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 12.513 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 2; REG Node = 'valorInserido\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.299 ns ( 50.34 % ) " "Info: Total cell delay = 6.299 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.214 ns ( 49.66 % ) " "Info: Total interconnect delay = 6.214 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.513 ns" { valorInserido[1] Add23~3 Add23~5 Add23~7 Add23~8 Add24~7 Add24~9 Add24~11 Add24~13 Add24~14 Add25~13 Add25~15 Add25~17 Add25~19 Add25~21 Add25~23 Add25~25 Add25~27 Add25~28 Add26~31 Add26~32 LessThan0~3 Equal12~5 LessThan0~33 LessThan0~31 pago~2 valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.513 ns" { valorInserido[1] {} Add23~3 {} Add23~5 {} Add23~7 {} Add23~8 {} Add24~7 {} Add24~9 {} Add24~11 {} Add24~13 {} Add24~14 {} Add25~13 {} Add25~15 {} Add25~17 {} Add25~19 {} Add25~21 {} Add25~23 {} Add25~25 {} Add25~27 {} Add25~28 {} Add26~31 {} Add26~32 {} LessThan0~3 {} Equal12~5 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~17 {} valorInserido[12] {} } { 0.000ns 1.018ns 0.000ns 0.000ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.430ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.989ns 0.000ns 1.009ns 0.449ns 0.276ns 0.252ns 0.258ns 1.079ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.275ns 0.393ns 0.438ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns valorInserido\[12\] 3 REG LCFF_X46_Y19_N1 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 2; REG Node = 'valorInserido\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[12] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.675 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns valorInserido\[1\] 3 REG LCFF_X51_Y18_N23 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X51_Y18_N23; Fanout = 2; REG Node = 'valorInserido\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk~clkctrl valorInserido[1] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl valorInserido[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[12] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl valorInserido[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.513 ns" { valorInserido[1] Add23~3 Add23~5 Add23~7 Add23~8 Add24~7 Add24~9 Add24~11 Add24~13 Add24~14 Add25~13 Add25~15 Add25~17 Add25~19 Add25~21 Add25~23 Add25~25 Add25~27 Add25~28 Add26~31 Add26~32 LessThan0~3 Equal12~5 LessThan0~33 LessThan0~31 pago~2 valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.513 ns" { valorInserido[1] {} Add23~3 {} Add23~5 {} Add23~7 {} Add23~8 {} Add24~7 {} Add24~9 {} Add24~11 {} Add24~13 {} Add24~14 {} Add25~13 {} Add25~15 {} Add25~17 {} Add25~19 {} Add25~21 {} Add25~23 {} Add25~25 {} Add25~27 {} Add25~28 {} Add26~31 {} Add26~32 {} LessThan0~3 {} Equal12~5 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~17 {} valorInserido[12] {} } { 0.000ns 1.018ns 0.000ns 0.000ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.430ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.989ns 0.000ns 1.009ns 0.449ns 0.276ns 0.252ns 0.258ns 1.079ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.275ns 0.393ns 0.438ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[12] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl valorInserido[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "valorInserido\[12\] SW\[13\] clk 20.957 ns register " "Info: tsu for register \"valorInserido\[12\]\" (data pin = \"SW\[13\]\", clock pin = \"clk\") is 20.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.677 ns + Longest pin register " "Info: + Longest pin to register delay is 23.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 10; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.054 ns) + CELL(0.420 ns) 7.306 ns Add11~1 2 COMB LCCOMB_X44_Y16_N26 2 " "Info: 2: + IC(6.054 ns) + CELL(0.420 ns) = 7.306 ns; Loc. = LCCOMB_X44_Y16_N26; Fanout = 2; COMB Node = 'Add11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.474 ns" { SW[13] Add11~1 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.393 ns) 8.689 ns Add12~1 3 COMB LCCOMB_X45_Y18_N4 2 " "Info: 3: + IC(0.990 ns) + CELL(0.393 ns) = 8.689 ns; Loc. = LCCOMB_X45_Y18_N4; Fanout = 2; COMB Node = 'Add12~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Add11~1 Add12~1 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.099 ns Add12~2 4 COMB LCCOMB_X45_Y18_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 9.099 ns; Loc. = LCCOMB_X45_Y18_N6; Fanout = 2; COMB Node = 'Add12~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add12~1 Add12~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.414 ns) 9.977 ns Add13~3 5 COMB LCCOMB_X44_Y18_N20 2 " "Info: 5: + IC(0.464 ns) + CELL(0.414 ns) = 9.977 ns; Loc. = LCCOMB_X44_Y18_N20; Fanout = 2; COMB Node = 'Add13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Add12~2 Add13~3 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.387 ns Add13~4 6 COMB LCCOMB_X44_Y18_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 10.387 ns; Loc. = LCCOMB_X44_Y18_N22; Fanout = 2; COMB Node = 'Add13~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add13~3 Add13~4 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.393 ns) 11.725 ns Add16~5 7 COMB LCCOMB_X48_Y17_N18 2 " "Info: 7: + IC(0.945 ns) + CELL(0.393 ns) = 11.725 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 2; COMB Node = 'Add16~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Add13~4 Add16~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.135 ns Add16~6 8 COMB LCCOMB_X48_Y17_N20 4 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 12.135 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 4; COMB Node = 'Add16~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add16~5 Add16~6 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.393 ns) 13.823 ns Add17~7 9 COMB LCCOMB_X47_Y17_N22 2 " "Info: 9: + IC(1.295 ns) + CELL(0.393 ns) = 13.823 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 2; COMB Node = 'Add17~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { Add16~6 Add17~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.894 ns Add17~9 10 COMB LCCOMB_X47_Y17_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.894 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 2; COMB Node = 'Add17~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~7 Add17~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.965 ns Add17~11 11 COMB LCCOMB_X47_Y17_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.965 ns; Loc. = LCCOMB_X47_Y17_N26; Fanout = 1; COMB Node = 'Add17~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~9 Add17~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.375 ns Add17~12 12 COMB LCCOMB_X47_Y17_N28 9 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 14.375 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 9; COMB Node = 'Add17~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add17~11 Add17~12 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.414 ns) 15.800 ns Add18~5 13 COMB LCCOMB_X46_Y19_N12 2 " "Info: 13: + IC(1.011 ns) + CELL(0.414 ns) = 15.800 ns; Loc. = LCCOMB_X46_Y19_N12; Fanout = 2; COMB Node = 'Add18~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { Add17~12 Add18~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.959 ns Add18~7 14 COMB LCCOMB_X46_Y19_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 15.959 ns; Loc. = LCCOMB_X46_Y19_N14; Fanout = 2; COMB Node = 'Add18~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add18~5 Add18~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.030 ns Add18~9 15 COMB LCCOMB_X46_Y19_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 16.030 ns; Loc. = LCCOMB_X46_Y19_N16; Fanout = 2; COMB Node = 'Add18~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add18~7 Add18~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.101 ns Add18~11 16 COMB LCCOMB_X46_Y19_N18 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 16.101 ns; Loc. = LCCOMB_X46_Y19_N18; Fanout = 1; COMB Node = 'Add18~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add18~9 Add18~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.511 ns Add18~12 17 COMB LCCOMB_X46_Y19_N20 6 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 16.511 ns; Loc. = LCCOMB_X46_Y19_N20; Fanout = 6; COMB Node = 'Add18~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add18~11 Add18~12 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.271 ns) 18.022 ns LessThan0~22 18 COMB LCCOMB_X51_Y18_N10 1 " "Info: 18: + IC(1.240 ns) + CELL(0.271 ns) = 18.022 ns; Loc. = LCCOMB_X51_Y18_N10; Fanout = 1; COMB Node = 'LessThan0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Add18~12 LessThan0~22 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.275 ns) 19.020 ns LessThan0~23 19 COMB LCCOMB_X51_Y19_N16 1 " "Info: 19: + IC(0.723 ns) + CELL(0.275 ns) = 19.020 ns; Loc. = LCCOMB_X51_Y19_N16; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { LessThan0~22 LessThan0~23 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 19.724 ns LessThan0~24 20 COMB LCCOMB_X51_Y19_N2 1 " "Info: 20: + IC(0.266 ns) + CELL(0.438 ns) = 19.724 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 1; COMB Node = 'LessThan0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { LessThan0~23 LessThan0~24 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 20.113 ns LessThan0~27 21 COMB LCCOMB_X51_Y19_N6 1 " "Info: 21: + IC(0.239 ns) + CELL(0.150 ns) = 20.113 ns; Loc. = LCCOMB_X51_Y19_N6; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { LessThan0~24 LessThan0~27 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.275 ns) 21.160 ns LessThan0~33 22 COMB LCCOMB_X50_Y17_N14 1 " "Info: 22: + IC(0.772 ns) + CELL(0.275 ns) = 21.160 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 1; COMB Node = 'LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { LessThan0~27 LessThan0~33 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 21.687 ns LessThan0~31 23 COMB LCCOMB_X50_Y17_N26 2 " "Info: 23: + IC(0.252 ns) + CELL(0.275 ns) = 21.687 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 2; COMB Node = 'LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { LessThan0~33 LessThan0~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 22.364 ns pago~2 24 COMB LCCOMB_X50_Y17_N28 47 " "Info: 24: + IC(0.258 ns) + CELL(0.419 ns) = 22.364 ns; Loc. = LCCOMB_X50_Y17_N28; Fanout = 47; COMB Node = 'pago~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { LessThan0~31 pago~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.150 ns) 23.593 ns valorInserido~17 25 COMB LCCOMB_X46_Y19_N0 1 " "Info: 25: + IC(1.079 ns) + CELL(0.150 ns) = 23.593 ns; Loc. = LCCOMB_X46_Y19_N0; Fanout = 1; COMB Node = 'valorInserido~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { pago~2 valorInserido~17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.677 ns valorInserido\[12\] 26 REG LCFF_X46_Y19_N1 2 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 23.677 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 2; REG Node = 'valorInserido\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.089 ns ( 34.16 % ) " "Info: Total cell delay = 8.089 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.588 ns ( 65.84 % ) " "Info: Total interconnect delay = 15.588 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.677 ns" { SW[13] Add11~1 Add12~1 Add12~2 Add13~3 Add13~4 Add16~5 Add16~6 Add17~7 Add17~9 Add17~11 Add17~12 Add18~5 Add18~7 Add18~9 Add18~11 Add18~12 LessThan0~22 LessThan0~23 LessThan0~24 LessThan0~27 LessThan0~33 LessThan0~31 pago~2 valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.677 ns" { SW[13] {} SW[13]~combout {} Add11~1 {} Add12~1 {} Add12~2 {} Add13~3 {} Add13~4 {} Add16~5 {} Add16~6 {} Add17~7 {} Add17~9 {} Add17~11 {} Add17~12 {} Add18~5 {} Add18~7 {} Add18~9 {} Add18~11 {} Add18~12 {} LessThan0~22 {} LessThan0~23 {} LessThan0~24 {} LessThan0~27 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~17 {} valorInserido[12] {} } { 0.000ns 0.000ns 6.054ns 0.990ns 0.000ns 0.464ns 0.000ns 0.945ns 0.000ns 1.295ns 0.000ns 0.000ns 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 1.240ns 0.723ns 0.266ns 0.239ns 0.772ns 0.252ns 0.258ns 1.079ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.275ns 0.438ns 0.150ns 0.275ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns valorInserido\[12\] 3 REG LCFF_X46_Y19_N1 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X46_Y19_N1; Fanout = 2; REG Node = 'valorInserido\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[12] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.677 ns" { SW[13] Add11~1 Add12~1 Add12~2 Add13~3 Add13~4 Add16~5 Add16~6 Add17~7 Add17~9 Add17~11 Add17~12 Add18~5 Add18~7 Add18~9 Add18~11 Add18~12 LessThan0~22 LessThan0~23 LessThan0~24 LessThan0~27 LessThan0~33 LessThan0~31 pago~2 valorInserido~17 valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.677 ns" { SW[13] {} SW[13]~combout {} Add11~1 {} Add12~1 {} Add12~2 {} Add13~3 {} Add13~4 {} Add16~5 {} Add16~6 {} Add17~7 {} Add17~9 {} Add17~11 {} Add17~12 {} Add18~5 {} Add18~7 {} Add18~9 {} Add18~11 {} Add18~12 {} LessThan0~22 {} LessThan0~23 {} LessThan0~24 {} LessThan0~27 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~17 {} valorInserido[12] {} } { 0.000ns 0.000ns 6.054ns 0.990ns 0.000ns 0.464ns 0.000ns 0.945ns 0.000ns 1.295ns 0.000ns 0.000ns 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 1.240ns 0.723ns 0.266ns 0.239ns 0.772ns 0.252ns 0.258ns 1.079ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.275ns 0.438ns 0.150ns 0.275ns 0.275ns 0.419ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl valorInserido[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[12] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HEX4\[4\] dHorario.00000010 10.259 ns register " "Info: tco from clock \"clk\" to destination pin \"HEX4\[4\]\" through register \"dHorario.00000010\" is 10.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns dHorario.00000010 3 REG LCFF_X49_Y20_N17 4 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y20_N17; Fanout = 4; REG Node = 'dHorario.00000010'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} dHorario.00000010 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.326 ns + Longest register pin " "Info: + Longest register to pin delay is 7.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dHorario.00000010 1 REG LCFF_X49_Y20_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y20_N17; Fanout = 4; REG Node = 'dHorario.00000010'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dHorario.00000010 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.149 ns) 0.985 ns WideOr17 2 COMB LCCOMB_X48_Y16_N4 2 " "Info: 2: + IC(0.836 ns) + CELL(0.149 ns) = 0.985 ns; Loc. = LCCOMB_X48_Y16_N4; Fanout = 2; COMB Node = 'WideOr17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { dHorario.00000010 WideOr17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.699 ns) + CELL(2.642 ns) 7.326 ns HEX4\[4\] 3 PIN PIN_R7 0 " "Info: 3: + IC(3.699 ns) + CELL(2.642 ns) = 7.326 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'HEX4\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.341 ns" { WideOr17 HEX4[4] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.791 ns ( 38.10 % ) " "Info: Total cell delay = 2.791 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.535 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.326 ns" { dHorario.00000010 WideOr17 HEX4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.326 ns" { dHorario.00000010 {} WideOr17 {} HEX4[4] {} } { 0.000ns 0.836ns 3.699ns } { 0.000ns 0.149ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} dHorario.00000010 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.326 ns" { dHorario.00000010 WideOr17 HEX4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.326 ns" { dHorario.00000010 {} WideOr17 {} HEX4[4] {} } { 0.000ns 0.836ns 3.699ns } { 0.000ns 0.149ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "assento21\[1\] SW\[1\] clk 0.438 ns register " "Info: th for register \"assento21\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"clk\") is 0.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns assento21\[1\] 3 REG LCFF_X44_Y19_N17 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X44_Y19_N17; Fanout = 3; REG Node = 'assento21\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl assento21[1] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl assento21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} assento21[1] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.511 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 10; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.416 ns) 2.427 ns assento21\[1\]~21 2 COMB LCCOMB_X44_Y19_N16 1 " "Info: 2: + IC(1.012 ns) + CELL(0.416 ns) = 2.427 ns; Loc. = LCCOMB_X44_Y19_N16; Fanout = 1; COMB Node = 'assento21\[1\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { SW[1] assento21[1]~21 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.511 ns assento21\[1\] 3 REG LCFF_X44_Y19_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.511 ns; Loc. = LCFF_X44_Y19_N17; Fanout = 3; REG Node = 'assento21\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { assento21[1]~21 assento21[1] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 59.70 % ) " "Info: Total cell delay = 1.499 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.30 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { SW[1] assento21[1]~21 assento21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { SW[1] {} SW[1]~combout {} assento21[1]~21 {} assento21[1] {} } { 0.000ns 0.000ns 1.012ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl assento21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} assento21[1] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { SW[1] assento21[1]~21 assento21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { SW[1] {} SW[1]~combout {} assento21[1]~21 {} assento21[1] {} } { 0.000ns 0.000ns 1.012ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:45:35 2018 " "Info: Processing ended: Fri Jun 08 16:45:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
