FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 24;
0"NC";
%"XC7S50FGGA484"
"6","(-6000,4150)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LMAN_SYM_OUTLINE"-125,1250,575,-100"
CDS_LIB"kvm_matrix_lib";
"R2"0;
"T1"0;
"AB9"0;
"AA9"0;
"AB7"0;
"AA7"0;
"AB10"0;
"AA10"0;
"Y7"0;
"W7"0;
"AA8"0;
"Y8"0;
"W8"0;
"V8"0;
"AB4"0;
"AB5"0;
"AA1"0;
"AA2"0;
"AB2"0;
"AB3"0;
"AA3"0;
"Y4"0;
"Y5"0;
"Y6"0;
"AB6"0;
"AA6"0;
"T2"0;
"T3"0;
"U3"0;
"U4"0;
"Y3"0;
"W3"0;
"U1"0;
"U2"0;
"Y1"0;
"W2"0;
"W1"0;
"V1"0;
"U8"0;
"T8"0;
"V6"0;
"V7"0;
"U5"0;
"T5"0;
"V4"0;
"V5"0;
"T6"0;
"T7"0;
"W4"0;
"W5"0;
END.
