#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 30 21:37:13 2024
# Process ID: 28828
# Current directory: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl
# Log file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/soc_top.vds
# Journal file: D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source soc_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ComputerScience/hitcs/hitcs/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top soc_top -part xc7a200tfbg676-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.762 ; gain = 235.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:11]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mr_bram' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mr_bram' (2#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/mr_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/lcd_controller_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_controller_0' (3#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/lcd_controller_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'rid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:211]
WARNING: [Synth 8-689] width (4) of port connection 'bid' does not match port width (6) of module 'lcd_controller_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:234]
WARNING: [Synth 8-7023] instance 'lcd' of module 'lcd_controller_0' has 59 connections declared, but only 50 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:180]
INFO: [Synth 8-6157] synthesizing module 'ma_river_core_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/ma_river_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core_0' (4#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/ma_river_core_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mrcore' of module 'ma_river_core_0' has 51 connections declared, but only 39 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:283]
INFO: [Synth 8-6157] synthesizing module 'checker_wrapper' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:131]
INFO: [Synth 8-6155] done synthesizing module 'checker_wrapper' (5#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'axi_bus' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/axi_bus_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus' (6#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/axi_bus_stub.v:6]
WARNING: [Synth 8-7023] instance 'axib' of module 'axi_bus' has 78 connections declared, but only 76 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:429]
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:136]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (7#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fetch_flag_reg_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:97]
WARNING: [Synth 8-6014] Unused sequential element way0_repl_reg_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:104]
INFO: [Synth 8-6155] done synthesizing module 'cache' (8#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/imports/labs/cache.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/axi_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi' (9#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/axi_stub.v:6]
WARNING: [Synth 8-7023] instance 'u_axi' of module 'axi' has 33 connections declared, but only 31 given [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:554]
INFO: [Synth 8-6157] synthesizing module 'cache_checker' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:30]
	Parameter SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/cache_trace_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cache_trace' (10#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/.Xil/Vivado-28828-TianChang/realtime/cache_trace_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (17) of module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:118]
WARNING: [Synth 8-689] width (20) of port connection 'addrb' does not match port width (17) of module 'cache_trace' [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:119]
INFO: [Synth 8-6155] done synthesizing module 'cache_checker' (11#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/cache_checker.v:30]
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:58]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (12#1) [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/new/soc_top.v:11]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[31]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[30]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[29]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[28]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[27]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[26]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[25]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[24]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[23]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[22]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[21]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[20]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[19]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[18]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[17]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_raddr[16]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[31]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[30]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[29]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[28]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[27]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[26]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[25]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[24]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[23]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[22]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[21]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[20]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[19]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[18]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[17]
WARNING: [Synth 8-3331] design cache_checker has unconnected port checker_waddr[16]
WARNING: [Synth 8-3331] design cache has unconnected port rid[3]
WARNING: [Synth 8-3331] design cache has unconnected port rid[2]
WARNING: [Synth 8-3331] design cache has unconnected port rid[1]
WARNING: [Synth 8-3331] design cache has unconnected port rid[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port arprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlen[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awsize[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awburst[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awlock[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awcache[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port awprot[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wid[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design checker_wrapper has unconnected port wlast
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[1]
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 311.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 311.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.789 ; gain = 311.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1100.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi_bus/axi_bus/axi_bus_in_context.xdc] for cell 'axib'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi_bus/axi_bus/axi_bus_in_context.xdc] for cell 'axib'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0/ma_river_core_0_in_context.xdc] for cell 'mrcore'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0/ma_river_core_0_in_context.xdc] for cell 'mrcore'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0/lcd_controller_0_in_context.xdc] for cell 'lcd'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0/lcd_controller_0_in_context.xdc] for cell 'lcd'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram/mr_bram_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/mr_bram/mr_bram/mr_bram_in_context.xdc] for cell 'ram'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi/axi/axi_in_context.xdc] for cell 'u_axi'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/axi/axi/axi_in_context.xdc] for cell 'u_axi'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace/cache_trace_in_context.xdc] for cell 'checker/ct'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/cache_trace/cache_trace/cache_trace_in_context.xdc] for cell 'checker/ct'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_cache/ram0'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_cache/ram0'
Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_cache/ram1'
Finished Parsing XDC File [d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'your_cache/ram1'
Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc:3]
Finished Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/constrs_1/imports/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1218.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1218.539 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axib' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for axib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mrcore. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lcd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for checker/ct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_cache/ram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_cache/ram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'checker_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'cache'
WARNING: [Synth 8-7032] RAM "tags_way0_reg" have possible Byte Write pattern, however the data width (22) is not multiple of supported byte widths of 8 or 9 .
WARNING: [Synth 8-7032] RAM "tags_way1_reg" have possible Byte Write pattern, however the data width (22) is not multiple of supported byte widths of 8 or 9 .
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00010 |                              000
                 iSTATE3 |                            10000 |                              001
                 iSTATE0 |                            01000 |                              010
                 iSTATE2 |                            00100 |                              100
                 iSTATE1 |                            00001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'checker_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 15    
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   4 Input     22 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module checker_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   4 Input     22 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 19    
Module cache_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[1]
WARNING: [Synth 8-3331] design soc_top has unconnected port switch[0]
INFO: [Synth 8-3886] merging instance 'your_cache/araddr_reg[0]' (FDE) to 'your_cache/arid_reg[0]'
INFO: [Synth 8-3886] merging instance 'your_cache/araddr_reg[1]' (FDE) to 'your_cache/arid_reg[0]'
INFO: [Synth 8-3886] merging instance 'your_cache/araddr_reg[2]' (FDE) to 'your_cache/arid_reg[0]'
INFO: [Synth 8-3886] merging instance 'your_cache/araddr_reg[3]' (FDE) to 'your_cache/arid_reg[0]'
INFO: [Synth 8-3886] merging instance 'your_cache/araddr_reg[4]' (FDE) to 'your_cache/arid_reg[0]'
INFO: [Synth 8-3886] merging instance 'your_cache/arid_reg[0]' (FDE) to 'your_cache/arid_reg[1]'
INFO: [Synth 8-3886] merging instance 'your_cache/arid_reg[1]' (FDE) to 'your_cache/arid_reg[2]'
INFO: [Synth 8-3886] merging instance 'your_cache/arid_reg[2]' (FDE) to 'your_cache/arid_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\your_cache/arid_reg[3] )
INFO: [Synth 8-3886] merging instance 'checker/status_reg[2]' (FDRE) to 'checker/status_reg[3]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[3]' (FDRE) to 'checker/status_reg[4]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[4]' (FDRE) to 'checker/status_reg[5]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[5]' (FDRE) to 'checker/status_reg[6]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[6]' (FDRE) to 'checker/status_reg[7]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[7]' (FDRE) to 'checker/status_reg[8]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[8]' (FDRE) to 'checker/status_reg[9]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[9]' (FDRE) to 'checker/status_reg[10]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[10]' (FDRE) to 'checker/status_reg[11]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[11]' (FDRE) to 'checker/status_reg[12]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[12]' (FDRE) to 'checker/status_reg[13]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[13]' (FDRE) to 'checker/status_reg[14]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[14]' (FDRE) to 'checker/status_reg[15]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[15]' (FDRE) to 'checker/status_reg[16]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[16]' (FDRE) to 'checker/status_reg[17]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[17]' (FDRE) to 'checker/status_reg[18]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[18]' (FDRE) to 'checker/status_reg[19]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[19]' (FDRE) to 'checker/status_reg[20]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[20]' (FDRE) to 'checker/testcnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[20]' (FDRE) to 'checker/status_reg[21]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[21]' (FDRE) to 'checker/testcnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[21]' (FDRE) to 'checker/status_reg[22]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[22]' (FDRE) to 'checker/testcnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[22]' (FDRE) to 'checker/status_reg[23]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[23]' (FDRE) to 'checker/testcnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[23]' (FDRE) to 'checker/status_reg[24]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[24]' (FDRE) to 'checker/testcnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[24]' (FDRE) to 'checker/status_reg[25]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[25]' (FDRE) to 'checker/testcnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[25]' (FDRE) to 'checker/status_reg[26]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[26]' (FDRE) to 'checker/testcnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[26]' (FDRE) to 'checker/status_reg[27]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[27]' (FDRE) to 'checker/testcnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[27]' (FDRE) to 'checker/status_reg[28]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[28]' (FDRE) to 'checker/testcnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[28]' (FDRE) to 'checker/status_reg[29]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[29]' (FDRE) to 'checker/testcnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[29]' (FDRE) to 'checker/status_reg[30]'
INFO: [Synth 8-3886] merging instance 'checker/testcnt_reg[30]' (FDRE) to 'checker/testcnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'checker/status_reg[30]' (FDRE) to 'checker/status_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checker/testcnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checker/status_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|soc_top     | your_cache/tags_way1_reg | Implied   | 128 x 22             | RAM128X1D x 22	 | 
|soc_top     | your_cache/tags_way0_reg | Implied   | 128 x 22             | RAM128X1D x 22	 | 
+------------+--------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|soc_top     | your_cache/tags_way1_reg | Implied   | 128 x 22             | RAM128X1D x 22	 | 
|soc_top     | your_cache/tags_way0_reg | Implied   | 128 x 22             | RAM128X1D x 22	 | 
+------------+--------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_axi has unconnected pin s_axi_wstrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_axi has unconnected pin s_axi_wstrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_axi has unconnected pin s_axi_wstrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_axi has unconnected pin s_axi_wstrb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_pll          |         1|
|2     |mr_bram          |         1|
|3     |lcd_controller_0 |         1|
|4     |ma_river_core_0  |         1|
|5     |axi_bus          |         1|
|6     |axi              |         1|
|7     |cache_trace      |         1|
|8     |blk_mem_gen_0    |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axi              |     1|
|2     |axi_bus          |     1|
|3     |blk_mem_gen_0    |     1|
|4     |blk_mem_gen_0__2 |     1|
|5     |cache_trace      |     1|
|6     |clk_pll          |     1|
|7     |lcd_controller_0 |     1|
|8     |ma_river_core_0  |     1|
|9     |mr_bram          |     1|
|10    |CARRY4           |    48|
|11    |LUT1             |     7|
|12    |LUT2             |    13|
|13    |LUT3             |    36|
|14    |LUT4             |    48|
|15    |LUT5             |    44|
|16    |LUT6             |   165|
|17    |RAM128X1D        |    43|
|18    |FDRE             |   634|
|19    |FDSE             |     1|
|20    |IBUF             |     1|
|21    |OBUF             |     6|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |  2401|
|2     |  checker    |cache_checker   |   452|
|3     |  cw         |checker_wrapper |   196|
|4     |  your_cache |cache           |   469|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1218.539 ; gain = 311.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1218.539 ; gain = 428.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1228.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 43 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 103 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1230.848 ; gain = 769.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/hitcs/hitcs/computer_architecture/labs/lab3/lab3.runs/synth_1/soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 21:37:53 2024...
