
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035196                       # Number of seconds simulated
sim_ticks                                 35196151914                       # Number of ticks simulated
final_tick                               564760531851                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122354                       # Simulator instruction rate (inst/s)
host_op_rate                                   154673                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1954370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912900                       # Number of bytes of host memory used
host_seconds                                 18008.95                       # Real time elapsed on the host
sim_insts                                  2203473988                       # Number of instructions simulated
sim_ops                                    2785504352                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       435328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       272384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               710528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       706176                       # Number of bytes written to this memory
system.physmem.bytes_written::total            706176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2128                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5551                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5517                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5517                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        40004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12368625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7739028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20187661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        40004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              80009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20064012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20064012                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20064012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        40004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12368625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7739028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40251673                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84403243                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004174                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25429498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019540                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13063375                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087729                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3160377                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87094                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32048128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170312285                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004174                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594164                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815759                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6200154                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675720                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83606200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.503565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47012036     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658104      4.38%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3193814      3.82%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440805      4.12%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2990889      3.58%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577497      1.89%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026226      1.23%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717611      3.25%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17989218     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83606200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367334                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017841                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33707940                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5783982                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34814897                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542082                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8757290                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5081250                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6634                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202004830                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8757290                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380664                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2335738                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       766064                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33652106                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2714330                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195133064                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11672                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1691986                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          119                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271107003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909910650                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909910650                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102847744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34040                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18018                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229975                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19232268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243131                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3290726                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183958509                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147813465                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61051855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186515107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83606200                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767973                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29403574     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17803834     21.29%     56.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12008712     14.36%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7643309      9.14%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7520079      8.99%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428615      5.30%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3401164      4.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743399      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653514      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83606200                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083285     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205639     13.27%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261164     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121604025     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017559      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15748021     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8427838      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147813465                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751277                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010487                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381062976                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245045432                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143666436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149363591                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262846                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7020139                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          510                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2278872                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8757290                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1607748                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       158250                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183992531                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19232268                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1062                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365203                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145234904                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798443                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578557                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988534                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588621                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8190091                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720727                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143813736                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143666436                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93715503                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261773242                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702144                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358003                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61573646                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044804                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74848910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29543839     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20446030     27.32%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372596     11.19%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290800      5.73%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688748      4.93%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814176      2.42%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999160      2.67%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011022      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3682539      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74848910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3682539                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255161937                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376756802                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 797043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844032                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844032                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184789                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184789                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655733565                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197089492                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189432572                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84403243                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31138297                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25345132                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079646                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13282437                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12276079                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3204140                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91765                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34413304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170060485                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31138297                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15480219                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35737690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10670174                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4972953                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16821117                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       834495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83679194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47941504     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1928578      2.30%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2519479      3.01%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3786071      4.52%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3675424      4.39%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2791918      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1661692      1.99%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2485268      2.97%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16889260     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83679194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368923                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014857                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35550114                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4855571                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34448859                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       269678                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8554971                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5270640                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203467341                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8554971                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37438474                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1007841                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1098990                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32786297                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2792615                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197539668                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          700                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1205757                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       877787                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275249082                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919984765                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919984765                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171191676                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104057386                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41884                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23668                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7901268                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18308114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9701133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188649                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3131104                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183595332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147913107                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275409                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59667146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181445789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83679194                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767621                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28759317     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18502343     22.11%     56.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11926428     14.25%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8151861      9.74%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7629576      9.12%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4067370      4.86%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2997014      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       897193      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748092      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83679194                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         726630     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149724     14.24%     83.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174991     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123079234     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089603      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16711      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14601662      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8125897      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147913107                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752458                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1051353                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380832170                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243303136                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143762534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148964460                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       501640                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7011342                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          858                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2460348                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8554971                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         583910                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98316                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183635174                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1260656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18308114                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9701133                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23125                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74348                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          858                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2445065                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145084898                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13746187                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2828209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21690800                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20323512                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7944613                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143800682                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143762534                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92370961                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259401377                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703282                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100258182                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123221654                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60413739                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113983                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75124223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28650615     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21730499     28.93%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8007033     10.66%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4583763      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3825964      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1879375      2.50%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1874317      2.49%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       802089      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3770568      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75124223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100258182                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123221654                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18537550                       # Number of memory references committed
system.switch_cpus1.commit.loads             11296765                       # Number of loads committed
system.switch_cpus1.commit.membars              16712                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17672903                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111067589                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2514253                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3770568                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254989048                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375830251                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 724049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100258182                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123221654                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100258182                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841859                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841859                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187848                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187848                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652889612                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198557844                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187914448                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33424                       # number of misc regfile writes
system.l2.replacements                           5551                       # number of replacements
system.l2.tagsinuse                      131071.988480                       # Cycle average of tags in use
system.l2.total_refs                          1962943                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136623                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.367588                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         86554.737886                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.996574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1775.215233                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.997375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1092.987775                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            160.353692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18464.812992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            130.997350                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          22870.889603                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.660360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013544                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140875                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000999                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.174491                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        91810                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50181                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  141993                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            71429                       # number of Writeback hits
system.l2.Writeback_hits::total                 71429                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        91810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50181                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141993                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        91810                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50181                       # number of overall hits
system.l2.overall_hits::total                  141993                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2126                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5549                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2128                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5551                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3401                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2128                       # number of overall misses
system.l2.overall_misses::total                  5551                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    181509099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       426720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    112767043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       295143680                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       110634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        110634                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    181509099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       426720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    112877677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        295254314                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    181509099                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       426720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    112877677                       # number of overall miss cycles
system.l2.overall_miss_latency::total       295254314                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              147542                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        71429                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             71429                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95211                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147544                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95211                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147544                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.035721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.040645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.037610                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.035721                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.040681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.035721                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.040681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037623                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53369.332255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53041.882879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53188.624977                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        55317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        55317                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53369.332255                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53044.021147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53189.391821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53369.332255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53044.021147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53189.391821                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5517                       # number of writebacks
system.l2.writebacks::total                      5517                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5549                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5551                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    161691450                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       362479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    100396104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    262826922                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        98397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        98397                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    161691450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       362479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    100494501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    262925319                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    161691450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       362479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    100494501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    262925319                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.035721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.037610                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.035721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.040681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037623                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.035721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.040681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037623                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47542.325787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47223.002822                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47364.736349                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 49198.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49198.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47542.325787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47224.859492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47365.397046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47542.325787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47224.859492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47365.397046                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996572                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015683369                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843345.497278                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996572                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675708                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675708                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675708                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675720                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95211                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191904375                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95467                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2010.164507                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11639898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11639898                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17163                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19349368                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19349368                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19349368                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19349368                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       351289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       351289                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       351344                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        351344                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       351344                       # number of overall misses
system.cpu0.dcache.overall_misses::total       351344                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8506384236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8506384236                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1934991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1934991                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8508319227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8508319227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8508319227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8508319227                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700712                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029296                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24214.775401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24214.775401                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35181.654545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35181.654545                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24216.492176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24216.492176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24216.492176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24216.492176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42789                       # number of writebacks
system.cpu0.dcache.writebacks::total            42789                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       256078                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       256078                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       256133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       256133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       256133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       256133                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95211                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1110241905                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1110241905                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1110241905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1110241905                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1110241905                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1110241905                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004833                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004833                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004833                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004833                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11660.857516                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11660.857516                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11660.857516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11660.857516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11660.857516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11660.857516                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997049                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020044523                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056541.377016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997049                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16821102                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16821102                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16821102                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16821102                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16821102                       # number of overall hits
system.cpu1.icache.overall_hits::total       16821102                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       574575                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       574575                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       574575                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       574575                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       574575                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       574575                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16821117                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16821117                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16821117                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16821117                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16821117                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16821117                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        38305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        38305                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        38305                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        38305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        38305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        38305                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       447526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       447526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       447526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       447526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       447526                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       447526                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34425.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52309                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174164383                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52565                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3313.314620                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.214417                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.785583                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910994                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089006                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10457685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10457685                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7203143                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7203143                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17682                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16712                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16712                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17660828                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17660828                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17660828                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17660828                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133414                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3209                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136623                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136623                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3268124204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3268124204                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    179775993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    179775993                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3447900197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3447900197                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3447900197                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3447900197                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10591099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10591099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7206352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7206352                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17797451                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17797451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17797451                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17797451                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012597                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007677                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007677                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007677                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24496.111383                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24496.111383                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 56022.434715                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56022.434715                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25236.601429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25236.601429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25236.601429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25236.601429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       496826                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 31051.625000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28640                       # number of writebacks
system.cpu1.dcache.writebacks::total            28640                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81107                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81107                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3207                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3207                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84314                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84314                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52307                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52307                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52309                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52309                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52309                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    569086926                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    569086926                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       112634                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       112634                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    569199560                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    569199560                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    569199560                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    569199560                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10879.746994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10879.746994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        56317                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        56317                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10881.484257                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10881.484257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10881.484257                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10881.484257                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
