#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 13 15:05:28 2022
# Process ID: 24541
# Current directory: /nfs/home/a/ar_gauta/coen313/lab4/lab4_script
# Command line: vivado -log lab4.log -mode batch -source lab4_script.tcl
# Log file: /nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4.log
# Journal file: /nfs/home/a/ar_gauta/coen313/lab4/lab4_script/vivado.jou
#-----------------------------------------------------------
source lab4_script.tcl
# read_vhdl  { ../lab4.vhd }
# read_xdc lab4_script.xdc
# synth_design -top registers_min_max -part xc7a100tcsg324-1
Command: synth_design -top registers_min_max -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24629 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1467.590 ; gain = 86.727 ; free physical = 109347 ; free virtual = 155904
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'registers_min_max' [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:25]
WARNING: [Synth 8-614] signal 'd_r0' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:67]
WARNING: [Synth 8-614] signal 'd_r1' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:67]
WARNING: [Synth 8-614] signal 'd_r2' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:67]
WARNING: [Synth 8-614] signal 'd_r3' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:67]
WARNING: [Synth 8-614] signal 'max_reg_in' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:151]
WARNING: [Synth 8-614] signal 'min_reg_in' is read in the process but is not in the sensitivity list [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'registers_min_max' (1#1) [/nfs/home/a/ar_gauta/coen313/lab4/lab4.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1511.230 ; gain = 130.367 ; free physical = 109360 ; free virtual = 155918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.230 ; gain = 130.367 ; free physical = 109360 ; free virtual = 155918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1511.230 ; gain = 130.367 ; free physical = 109360 ; free virtual = 155918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4_script.xdc]
Finished Parsing XDC File [/nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4_script.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4_script.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/registers_min_max_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/registers_min_max_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1876.148 ; gain = 0.000 ; free physical = 109064 ; free virtual = 155622
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 109143 ; free virtual = 155701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 109143 ; free virtual = 155701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:31 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 109144 ; free virtual = 155703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:32 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 109136 ; free virtual = 155695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers_min_max 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'LED_min_reg' (FDE) to 'LED_max_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:33 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 109114 ; free virtual = 155674
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:58 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 108994 ; free virtual = 155554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:58 . Memory (MB): peak = 1876.148 ; gain = 495.285 ; free physical = 108994 ; free virtual = 155554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LED_max_reg) is unused and will be removed from module registers_min_max.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:58 . Memory (MB): peak = 1899.414 ; gain = 518.551 ; free physical = 108991 ; free virtual = 155551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     5|
|3     |LUT5 |    14|
|4     |LUT6 |    22|
|5     |FDCE |    18|
|6     |FDPE |     6|
|7     |IBUF |     8|
|8     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.418 ; gain = 518.555 ; free physical = 108992 ; free virtual = 155552
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 1899.418 ; gain = 153.637 ; free physical = 109050 ; free virtual = 155610
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:59 . Memory (MB): peak = 1899.422 ; gain = 518.555 ; free physical = 109060 ; free virtual = 155620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4_script.xdc]
Finished Parsing XDC File [/nfs/home/a/ar_gauta/coen313/lab4/lab4_script/lab4_script.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:02:01 . Memory (MB): peak = 1931.434 ; gain = 563.297 ; free physical = 109045 ; free virtual = 155605
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1995.465 ; gain = 64.031 ; free physical = 109043 ; free virtual = 155603

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25d413b07

Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 2308.629 ; gain = 313.164 ; free physical = 108733 ; free virtual = 155293

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25d413b07

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25d413b07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25d413b07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25d413b07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25d413b07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25d413b07

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
Ending Logic Optimization Task | Checksum: 25d413b07

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25d413b07

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25d413b07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.629 ; gain = 0.000 ; free physical = 108749 ; free virtual = 155310
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2308.629 ; gain = 377.195 ; free physical = 108749 ; free virtual = 155310
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108743 ; free virtual = 155303
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1818b5882

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108743 ; free virtual = 155303
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108743 ; free virtual = 155303

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfd86fd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108740 ; free virtual = 155300

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d5065065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108741 ; free virtual = 155302

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d5065065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108741 ; free virtual = 155302
Phase 1 Placer Initialization | Checksum: d5065065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108741 ; free virtual = 155302

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d5065065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2372.660 ; gain = 0.000 ; free physical = 108740 ; free virtual = 155300
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: d5bb84e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108696 ; free virtual = 155256

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d5bb84e4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108696 ; free virtual = 155256

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12d538349

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108695 ; free virtual = 155255

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168841a47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108695 ; free virtual = 155255

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168841a47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108695 ; free virtual = 155255

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252
Phase 3 Detail Placement | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23579f19d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2b2657304

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b2657304

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108692 ; free virtual = 155252
Ending Placer Task | Checksum: 1da066435

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.707 ; gain = 104.047 ; free physical = 108710 ; free virtual = 155270
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2476.707 ; gain = 168.078 ; free physical = 108710 ; free virtual = 155270
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: facc2dbf ConstDB: 0 ShapeSum: df3a3676 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a4c0c01c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2476.707 ; gain = 0.000 ; free physical = 108576 ; free virtual = 155137
Post Restoration Checksum: NetGraph: 9358a891 NumContArr: 1168178b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a4c0c01c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2476.707 ; gain = 0.000 ; free physical = 108545 ; free virtual = 155105

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a4c0c01c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2476.707 ; gain = 0.000 ; free physical = 108545 ; free virtual = 155105
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 938228b4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108535 ; free virtual = 155095

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153be7a6b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108534 ; free virtual = 155094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096
Phase 4 Rip-up And Reroute | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096
Phase 6 Post Hold Fix | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0205423 %
  Global Horizontal Routing Utilization  = 0.0102302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.586 ; gain = 7.879 ; free physical = 108536 ; free virtual = 155096

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ce45c9c9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.586 ; gain = 10.879 ; free physical = 108535 ; free virtual = 155095

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e1b50e70

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.586 ; gain = 10.879 ; free physical = 108535 ; free virtual = 155095
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2487.586 ; gain = 10.879 ; free physical = 108570 ; free virtual = 155130

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2487.586 ; gain = 10.879 ; free physical = 108570 ; free virtual = 155130
# report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Apr 13 15:09:30 2022
| Host         : awareness.encs.concordia.ca running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary
| Design       : registers_min_max
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


# set_property SEVERITY {Warning} {get_drc_checks NSTD-1}
ERROR: [Common 17-161] Invalid option value 'get_drc_checks NSTD-1' specified for 'objects'.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 15:09:31 2022...
