[{"commit":{"message":"Review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"c1ccb0ffd6394ad1e63a6dc0f8044aeb5bf2e6ed"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"fd29f150a8516c5626ad9f9bc68be399fc16271c"},{"commit":{"message":"Review fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"73bed21a3d9e639bc055f42a78fd1608d1e6d8d2"},{"commit":{"message":"Bug and review fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"1d43cdb990f58a88c7c66dc6143097271ae6a852"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"5bc0536d9e0d0b154b0c57e88c92c7194b2acf44"},{"commit":{"message":"Revert back to default relaxed"},"files":[],"sha":"73f419aa7a12fed2c944f8850c9d197c0b0d050c"},{"commit":{"message":"Merge branch 'master' into 8356159"},"files":[],"sha":"744da88119f99ab980c71ab2fdb0d5ba350a815e"},{"commit":{"message":"Fixed ws"},"files":[],"sha":"bb2bc02f7be040da1b5d874e46f4ce6f80a96c30"},{"commit":{"message":"Initial draft"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"24e5a140becf0284aa52c13edd50e4a13631b432"}]