/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter  -link  -top  ADC_top  -multisrs  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_comp.srs  -osyn  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_mult.srs  -log  /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synlog/OneBitADCTestLattice_First_Implementation_multi_srs_gen.srr 
relcom:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter -link -top ADC_top -multisrs ../synwork/OneBitADCTestLattice_First_Implementation_comp.srs -osyn ../synwork/OneBitADCTestLattice_First_Implementation_mult.srs -log ../synlog/OneBitADCTestLattice_First_Implementation_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/OneBitADCTestLattice_First_Implementation_comp.srs|io:i|time:1716712006|size:5480|exec:0|csum:2AE85BA54836B65AB1E83569DE0EA089
file:../synwork/OneBitADCTestLattice_First_Implementation_mult.srs|io:o|time:1716712007|size:2384|exec:0|csum:
file:../synlog/OneBitADCTestLattice_First_Implementation_multi_srs_gen.srr|io:o|time:1716712007|size:1329|exec:0|csum:
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/syn_nfilter|io:i|time:1691686801|size:14307024|exec:1|csum:DCFFD1FC80E17949E93B27FFDE78343E
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/syn_nfilter|io:i|time:1691686326|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
