<stg><name>loop_imperfect</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %dist) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %k_0 = phi i4 [ 0, %0 ], [ %k, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="4">
<![CDATA[
.loopexit:1  %zext_ln96 = zext i4 %k_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %icmp_ln96 = icmp eq i4 %k_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %k = add i4 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln96, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader1.preheader:0  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader1.preheader:1  %shl_ln99_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %k_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln99_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i4 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln97 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln97, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:0  %shl_ln99_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln99_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:1  %shl_ln99_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln99_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln99_3 = zext i5 %shl_ln99_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln99_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %add_ln99_4 = add i7 %zext_ln99_3, %shl_ln99_2

]]></Node>
<StgValue><ssdm name="add_ln99_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:4  %add_ln99 = add i7 %add_ln99_4, %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:5  %zext_ln99 = zext i7 %add_ln99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %dist_addr = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="dist_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i4 [ %j, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="4">
<![CDATA[
.preheader:1  %zext_ln98 = zext i4 %j_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="4">
<![CDATA[
.preheader:2  %zext_ln98_1 = zext i4 %j_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %icmp_ln98 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln98, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln99_1 = add i7 %add_ln99_4, %zext_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln99_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln99_5 = add i5 %shl_ln99_1, %zext_ln98

]]></Node>
<StgValue><ssdm name="add_ln99_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="5">
<![CDATA[
:6  %zext_ln99_4 = zext i5 %add_ln99_5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln99_4"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %add_ln99_2 = add i7 %zext_ln99_4, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln99_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln99_1 = zext i7 %add_ln99_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dist_addr_1 = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="dist_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
:3  %dist_load = load i32* %dist_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dist_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
:3  %dist_load = load i32* %dist_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dist_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
:4  %dist_load_1 = load i32* %dist_addr, align 4

]]></Node>
<StgValue><ssdm name="dist_load_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
:8  %zext_ln99_2 = zext i7 %add_ln99_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dist_addr_2 = getelementptr [100 x i32]* %dist, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="dist_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
:10  %dist_load_2 = load i32* %dist_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dist_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
:4  %dist_load_1 = load i32* %dist_addr, align 4

]]></Node>
<StgValue><ssdm name="dist_load_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
:10  %dist_load_2 = load i32* %dist_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dist_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln99_3 = add nsw i32 %dist_load_1, %dist_load_2

]]></Node>
<StgValue><ssdm name="add_ln99_3"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %icmp_ln99 = icmp sgt i32 %dist_load, %add_ln99_3

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln99, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  store i32 %add_ln99_3, i32* %dist_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="dist" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dist"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="dist" to="specbitsmap_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="loop_imperfect_str" to="spectopmodule_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="k_0" fromId="85" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="br_ln96" to="k_0" fromId="12" toId="13">
</dataflow>
<dataflow id="88" from="k" to="k_0" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln0" to="k_0" fromId="36" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="90" from="k_0" to="zext_ln96" fromId="13" toId="14">
</dataflow>
<dataflow id="91" from="k_0" to="icmp_ln96" fromId="13" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln96" fromId="92" toId="15">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_96" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_96" to="empty" fromId="96" toId="16">
</dataflow>
<dataflow id="100" from="k_0" to="k" fromId="13" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="k" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="icmp_ln96" to="br_ln96" fromId="15" toId="18">
</dataflow>
<dataflow id="105" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="k_0" to="shl_ln" fromId="13" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="shl_ln" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln99_1" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="k_0" to="shl_ln99_1" fromId="13" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="shl_ln99_1" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_85" to="i_0" fromId="85" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln97" to="i_0" fromId="21" toId="23">
</dataflow>
<dataflow id="116" from="i" to="i_0" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln0" to="i_0" fromId="48" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="118" from="i_0" to="icmp_ln97" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_92" to="icmp_ln97" fromId="92" toId="24">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="94" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_96" to="empty_2" fromId="96" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_96" to="empty_2" fromId="96" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_96" to="empty_2" fromId="96" toId="25">
</dataflow>
<dataflow id="124" from="i_0" to="i" fromId="23" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_101" to="i" fromId="101" toId="26">
</dataflow>
<dataflow id="126" from="icmp_ln97" to="br_ln97" fromId="24" toId="27">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="shl_ln99_2" fromId="104" toId="28">
</dataflow>
<dataflow id="128" from="i_0" to="shl_ln99_2" fromId="23" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_107" to="shl_ln99_2" fromId="107" toId="28">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln99_3" fromId="109" toId="29">
</dataflow>
<dataflow id="131" from="i_0" to="shl_ln99_3" fromId="23" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_112" to="shl_ln99_3" fromId="112" toId="29">
</dataflow>
<dataflow id="133" from="shl_ln99_3" to="zext_ln99_3" fromId="29" toId="30">
</dataflow>
<dataflow id="134" from="zext_ln99_3" to="add_ln99_4" fromId="30" toId="31">
</dataflow>
<dataflow id="135" from="shl_ln99_2" to="add_ln99_4" fromId="28" toId="31">
</dataflow>
<dataflow id="136" from="add_ln99_4" to="add_ln99" fromId="31" toId="32">
</dataflow>
<dataflow id="137" from="zext_ln96" to="add_ln99" fromId="14" toId="32">
</dataflow>
<dataflow id="138" from="add_ln99" to="zext_ln99" fromId="32" toId="33">
</dataflow>
<dataflow id="139" from="dist" to="dist_addr" fromId="77" toId="34">
</dataflow>
<dataflow id="141" from="StgValue_140" to="dist_addr" fromId="140" toId="34">
</dataflow>
<dataflow id="142" from="zext_ln99" to="dist_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="j" to="j_0" fromId="42" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln98" to="j_0" fromId="64" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="145" from="StgValue_85" to="j_0" fromId="85" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="br_ln98" to="j_0" fromId="35" toId="37">
</dataflow>
<dataflow id="147" from="j_0" to="zext_ln98" fromId="37" toId="38">
</dataflow>
<dataflow id="148" from="j_0" to="zext_ln98_1" fromId="37" toId="39">
</dataflow>
<dataflow id="149" from="j_0" to="icmp_ln98" fromId="37" toId="40">
</dataflow>
<dataflow id="150" from="StgValue_92" to="icmp_ln98" fromId="92" toId="40">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="94" toId="41">
</dataflow>
<dataflow id="152" from="StgValue_96" to="empty_3" fromId="96" toId="41">
</dataflow>
<dataflow id="153" from="StgValue_96" to="empty_3" fromId="96" toId="41">
</dataflow>
<dataflow id="154" from="StgValue_96" to="empty_3" fromId="96" toId="41">
</dataflow>
<dataflow id="155" from="j_0" to="j" fromId="37" toId="42">
</dataflow>
<dataflow id="156" from="StgValue_101" to="j" fromId="101" toId="42">
</dataflow>
<dataflow id="157" from="icmp_ln98" to="br_ln98" fromId="40" toId="43">
</dataflow>
<dataflow id="158" from="add_ln99_4" to="add_ln99_1" fromId="31" toId="44">
</dataflow>
<dataflow id="159" from="zext_ln98_1" to="add_ln99_1" fromId="39" toId="44">
</dataflow>
<dataflow id="160" from="shl_ln99_1" to="add_ln99_5" fromId="20" toId="45">
</dataflow>
<dataflow id="161" from="zext_ln98" to="add_ln99_5" fromId="38" toId="45">
</dataflow>
<dataflow id="162" from="add_ln99_5" to="zext_ln99_4" fromId="45" toId="46">
</dataflow>
<dataflow id="163" from="zext_ln99_4" to="add_ln99_2" fromId="46" toId="47">
</dataflow>
<dataflow id="164" from="shl_ln" to="add_ln99_2" fromId="19" toId="47">
</dataflow>
<dataflow id="165" from="add_ln99_1" to="zext_ln99_1" fromId="44" toId="49">
</dataflow>
<dataflow id="166" from="dist" to="dist_addr_1" fromId="77" toId="50">
</dataflow>
<dataflow id="167" from="StgValue_140" to="dist_addr_1" fromId="140" toId="50">
</dataflow>
<dataflow id="168" from="zext_ln99_1" to="dist_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="169" from="dist_addr_1" to="dist_load" fromId="50" toId="51">
</dataflow>
<dataflow id="170" from="dist_addr_1" to="dist_load" fromId="50" toId="52">
</dataflow>
<dataflow id="171" from="dist_addr" to="dist_load_1" fromId="34" toId="53">
</dataflow>
<dataflow id="172" from="add_ln99_2" to="zext_ln99_2" fromId="47" toId="54">
</dataflow>
<dataflow id="173" from="dist" to="dist_addr_2" fromId="77" toId="55">
</dataflow>
<dataflow id="174" from="StgValue_140" to="dist_addr_2" fromId="140" toId="55">
</dataflow>
<dataflow id="175" from="zext_ln99_2" to="dist_addr_2" fromId="54" toId="55">
</dataflow>
<dataflow id="176" from="dist_addr_2" to="dist_load_2" fromId="55" toId="56">
</dataflow>
<dataflow id="177" from="dist_addr" to="dist_load_1" fromId="34" toId="57">
</dataflow>
<dataflow id="178" from="dist_addr_2" to="dist_load_2" fromId="55" toId="58">
</dataflow>
<dataflow id="179" from="dist_load_1" to="add_ln99_3" fromId="57" toId="59">
</dataflow>
<dataflow id="180" from="dist_load_2" to="add_ln99_3" fromId="58" toId="59">
</dataflow>
<dataflow id="181" from="dist_load" to="icmp_ln99" fromId="52" toId="60">
</dataflow>
<dataflow id="182" from="add_ln99_3" to="icmp_ln99" fromId="59" toId="60">
</dataflow>
<dataflow id="183" from="icmp_ln99" to="br_ln99" fromId="60" toId="61">
</dataflow>
<dataflow id="184" from="add_ln99_3" to="store_ln100" fromId="59" toId="62">
</dataflow>
<dataflow id="185" from="dist_addr_1" to="store_ln100" fromId="50" toId="62">
</dataflow>
<dataflow id="186" from="icmp_ln96" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="187" from="icmp_ln97" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="188" from="icmp_ln98" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="189" from="icmp_ln99" to="StgValue_9" fromId="60" toId="9">
</dataflow>
</dataflows>


</stg>
