`timescale  1ns/1ns
module tb_state_machine_up_1();

reg sys_clk;
reg sys_rst_n;
reg pi_money_half;
reg pi_money_one;


wire po_money;
wire po_cola;

initial
	begin
		sys_clk = 1'b1;
		sys_rst_n <= 1'b0;
		#20
		sys_rst_n <= 1'b1;
		pi_money_half <=1'b0;
		pi_money_one  <=1'b0;
	end

always	#10   sys_clk = ~sys_clk;
always  #20	  pi_money_half <= {$random}%2;
always	#20	  pi_money_one  <= {$random}%2;



wire [1:0] pi_money = state_machine_up_1.pi_money;
wire [4:0] state = state_machine_up_1.state;


initial
	begin
		$timeformat(-9,0,"ns",-6);
		$monitor("@time %t:pi_money_half=%b,pi_money_one=%b,state=%b,pi_money=%b,po_cola=%b,po_money=%b",$time,pi_money_half,pi_money_one,state,pi_money,po_cola,po_money);
	end

state_machine_up_1	state_machine_up_1_inst1
(
	.sys_clk	  (sys_clk	  ),
	.sys_rst_n	  (sys_rst_n	  ),
	.pi_money_half(pi_money_half),
	.pi_money_one (pi_money_one ),
	.
	.po_money	  (po_money	  ),
	.po_cola	  (po_cola	  )
);


endmodule

