+incdir+/fhome/icdata/hr_li/Music/M0_test/design/include
/fhome/icdata/hr_li/Music/M0_test/design/define/common/common_define.v
/fhome/icdata/hr_li/Music/M0_test/design/define/fpga/fpga_define.v
/fhome/icdata/hr_li/Music/M0_test/design/xilinx/xcku115/fpga_clk_rst.v
/fhome/icdata/hr_li/Music/M0_test/design/xilinx/xcku115/fpga_sdpram_async.v
/fhome/icdata/hr_li/Music/M0_test/design/xilinx/xcku115/fpga_sdpram_sync.v
/fhome/icdata/hr_li/Music/M0_test/design/xilinx/xcku115/fpga_spram.v
/fhome/icdata/hr_li/Music/M0_test/design/xilinx/xcku115/fpga_top.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/IBUFDS.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/glbl.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/BUFG.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/MMCME3_ADV.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/IOBUF.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/LDCE.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/LDPE.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/PULLDOWN.v
/shome/software/Xilin/vivado2018.2/Vivado/2018.2/data/verilog/src/unisims/PULLUP.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/apb/cmsdk_ahb_to_apb.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/apb/cmsdk_apb_slave_mux.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/apb/cmsdk_apb_subsystem.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/m0_core/CORTEXM0INTEGRATION.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/m0_core/cortexm0ds_logic.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/mcu_top/cmsdk_mcu.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/mcu_top/cmsdk_mcu_clkctrl.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/mcu_top/cmsdk_mcu_pin_mux.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/mcu_top/cmsdk_mcu_stclkctrl.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/mcu_top/cmsdk_mcu_system.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_ahb_cs_rom_table.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_ahb_ram.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_ahb_ram_beh.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_ahb_ram_fpga.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_ahb_rom.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/cmsdk_sram256x16.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/memory/ram.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_ahb_default_slave.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_ahb_gpio.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_ahb_slave_mux.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_ahb_to_iop.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_dualtimers.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_dualtimers_frc.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_test_slave.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_timer.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_uart.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_watchdog.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_apb_watchdog_frc.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/peripheral/cmsdk_iop_gpio.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/sysctrl/cmsdk_mcu_addr_decode.v
/fhome/icdata/hr_li/Music/M0_test/design/verilog/sysctrl/cmsdk_mcu_sysctrl.v
../testbench/cmsdk_clkreset.v
../testbench/cmsdk_uart_capture.v
../testbench/tb_cmsdk_mcu.v
