<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver wdtps v2_0: xwdtps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xwdtps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#aa55483ea4e4979700111be19b03d06e7">XWDTPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ae41b46b220ba0da6a9f28e594c3c0a47">XWdtPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ac1cc7282f826a550a7f5107f1e12523b">XWdtPs_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Offsets of registers from the start of the device </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#abfb6c271ee50fc3735fde379c938be0c">XWDTPS_ZMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a55c7e50c407f1bb66181c306fc51e3b3">XWDTPS_CCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#aa8bb5ca85ad74f2e5601444673e6ed09">XWDTPS_RESTART_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#af91a6934748dedcd7f21665696277922">XWDTPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC</td></tr>
<tr><td colspan="2"><div class="groupHeader">Zero Mode Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp705db5760323c284e2d679ff257e1990"></a> This register controls how the time out is indicated and also contains the access code (0xABC) to allow writes to the register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ab5a46221cc01e7b376f46ee60f726dad">XWDTPS_ZMR_WDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ace442e2a904cbae1a530f29f96e183ec">XWDTPS_ZMR_RSTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a8ab972f80540aaa4dcab5fa69c355354">XWDTPS_ZMR_IRQEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#aecc5f08ee18069fdd264027e7da22165">XWDTPS_ZMR_RSTLN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a9038442d353f8b8dc15786f1efaad62d">XWDTPS_ZMR_RSTLN_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a23875fd789deb201c12053d6339c4d43">XWDTPS_ZMR_IRQLN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ae16f80502d0c7542dcc7269c62f93701">XWDTPS_ZMR_IRQLN_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a90391e03ac8d6d1e404a8f654129abbf">XWDTPS_ZMR_ZKEY_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFF000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a1d77314aa941add791ce8d0bfa9ec3b9">XWDTPS_ZMR_ZKEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00ABC000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Counter Control register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf8413d0c46a66a7140c5648b14acb06a"></a> This register controls how fast the timer runs and the reset value and also contains the access code (0x248) to allow writes to the register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a57d4d9381e95475f46b366139f39ce51">XWDTPS_CCR_CLKSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a8459363e0e0ad2d44291c68dfaa444d0">XWDTPS_CCR_CRV_MASK</a>&nbsp;&nbsp;&nbsp;0x00003FFC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#add87253d3c5419b22ea299760058ab00">XWDTPS_CCR_CRV_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#af030acbc21b20d7cb8a857a10cb965ed">XWDTPS_CCR_CKEY_MASK</a>&nbsp;&nbsp;&nbsp;0x03FFC000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a25fcda0719e4ead71bd6bef791c7ec83">XWDTPS_CCR_CKEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00920000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a9c5980e1118cff3e565fcc1f3b6e140a">XWDTPS_CCR_PSCALE_0008</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a77aab579ac71f7ac44d785ff35564c05">XWDTPS_CCR_PSCALE_0064</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a5a1088e125265e83d8f75a4e39110ee6">XWDTPS_CCR_PSCALE_0512</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ac45a97f7c45ce5c10365a27c199d8d2c">XWDTPS_CCR_PSCALE_4096</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td colspan="2"><div class="groupHeader">Restart register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp627666e67c8a735c7b95fc5fcd6eb166"></a> This register resets the timer preventing a timeout. Value is specific 0x1999 </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a798fcec0eac576d8309e3995e3597b3e">XWDTPS_RESTART_KEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00001999</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp34a6ed3107422ce46ab6bd1b89b084bd"></a> This register indicates timer reached zero count. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#a79c7165641f0f9b4e356675fc0d0960b">XWDTPS_SR_WDZ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains the hardware interface to the System Watch Dog Timer (WDT).</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date     Changes
 ----- ------ -------- ---------------------------------------------
 1.00a ecm/jz 01/15/10 First release
 1.02a  sg    07/15/12 Removed defines related to  External Signal
			Length functionality for CR 658287
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="af030acbc21b20d7cb8a857a10cb965ed"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CKEY_MASK" ref="af030acbc21b20d7cb8a857a10cb965ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_CKEY_MASK&nbsp;&nbsp;&nbsp;0x03FFC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>mask for writing access key </p>

</div>
</div>
<a class="anchor" id="a25fcda0719e4ead71bd6bef791c7ec83"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CKEY_VAL" ref="a25fcda0719e4ead71bd6bef791c7ec83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_CKEY_VAL&nbsp;&nbsp;&nbsp;0x00920000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>access key, 0x248 &lt;&lt; 14 </p>

</div>
</div>
<a class="anchor" id="a57d4d9381e95475f46b366139f39ce51"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CLKSEL_MASK" ref="a57d4d9381e95475f46b366139f39ce51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_CLKSEL_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>counter clock prescale </p>

</div>
</div>
<a class="anchor" id="a8459363e0e0ad2d44291c68dfaa444d0"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CRV_MASK" ref="a8459363e0e0ad2d44291c68dfaa444d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_CRV_MASK&nbsp;&nbsp;&nbsp;0x00003FFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>counter reset value </p>

</div>
</div>
<a class="anchor" id="add87253d3c5419b22ea299760058ab00"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CRV_SHIFT" ref="add87253d3c5419b22ea299760058ab00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_CRV_SHIFT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>shift for writing value </p>

</div>
</div>
<a class="anchor" id="a55c7e50c407f1bb66181c306fc51e3b3"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_OFFSET" ref="a55c7e50c407f1bb66181c306fc51e3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_OFFSET&nbsp;&nbsp;&nbsp;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Control Register </p>

</div>
</div>
<a class="anchor" id="a9c5980e1118cff3e565fcc1f3b6e140a"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0008" ref="a9c5980e1118cff3e565fcc1f3b6e140a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_PSCALE_0008&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>divide clock by 8 </p>

</div>
</div>
<a class="anchor" id="a77aab579ac71f7ac44d785ff35564c05"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0064" ref="a77aab579ac71f7ac44d785ff35564c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_PSCALE_0064&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>divide clock by 64 </p>

</div>
</div>
<a class="anchor" id="a5a1088e125265e83d8f75a4e39110ee6"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0512" ref="a5a1088e125265e83d8f75a4e39110ee6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_PSCALE_0512&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>divide clock by 512 </p>

</div>
</div>
<a class="anchor" id="ac45a97f7c45ce5c10365a27c199d8d2c"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_4096" ref="ac45a97f7c45ce5c10365a27c199d8d2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_CCR_PSCALE_4096&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>divide clock by 4096 </p>

</div>
</div>
<a class="anchor" id="aa55483ea4e4979700111be19b03d06e7"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_HW_H" ref="aa55483ea4e4979700111be19b03d06e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae41b46b220ba0da6a9f28e594c3c0a47"></a><!-- doxytag: member="xwdtps_hw.h::XWdtPs_ReadReg" ref="ae41b46b220ba0da6a9f28e594c3c0a47" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWdtPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xwdtps__hw_8h.html#ae41b46b220ba0da6a9f28e594c3c0a47">XWdtPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a798fcec0eac576d8309e3995e3597b3e"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_RESTART_KEY_VAL" ref="a798fcec0eac576d8309e3995e3597b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_RESTART_KEY_VAL&nbsp;&nbsp;&nbsp;0x00001999</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>valid key </p>

</div>
</div>
<a class="anchor" id="aa8bb5ca85ad74f2e5601444673e6ed09"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_RESTART_OFFSET" ref="aa8bb5ca85ad74f2e5601444673e6ed09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_RESTART_OFFSET&nbsp;&nbsp;&nbsp;0x8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Restart Register </p>

</div>
</div>
<a class="anchor" id="af91a6934748dedcd7f21665696277922"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_SR_OFFSET" ref="af91a6934748dedcd7f21665696277922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0xC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="a79c7165641f0f9b4e356675fc0d0960b"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_SR_WDZ_MASK" ref="a79c7165641f0f9b4e356675fc0d0960b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_SR_WDZ_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>time out occurred </p>

</div>
</div>
<a class="anchor" id="ac1cc7282f826a550a7f5107f1e12523b"></a><!-- doxytag: member="xwdtps_hw.h::XWdtPs_WriteReg" ref="ac1cc7282f826a550a7f5107f1e12523b" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWdtPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xwdtps__hw_8h.html#ac1cc7282f826a550a7f5107f1e12523b">XWdtPs_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a8ab972f80540aaa4dcab5fa69c355354"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQEN_MASK" ref="a8ab972f80540aaa4dcab5fa69c355354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_IRQEN_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>enable the IRQ output </p>

</div>
</div>
<a class="anchor" id="a23875fd789deb201c12053d6339c4d43"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQLN_MASK" ref="a23875fd789deb201c12053d6339c4d43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_IRQLN_MASK&nbsp;&nbsp;&nbsp;0x00000180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>set length of interrupt pulse </p>

</div>
</div>
<a class="anchor" id="ae16f80502d0c7542dcc7269c62f93701"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQLN_SHIFT" ref="ae16f80502d0c7542dcc7269c62f93701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_IRQLN_SHIFT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>shift for interrupt pulse </p>

</div>
</div>
<a class="anchor" id="abfb6c271ee50fc3735fde379c938be0c"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_OFFSET" ref="abfb6c271ee50fc3735fde379c938be0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_OFFSET&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Zero Mode Register </p>

</div>
</div>
<a class="anchor" id="ace442e2a904cbae1a530f29f96e183ec"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTEN_MASK" ref="ace442e2a904cbae1a530f29f96e183ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_RSTEN_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>enable the reset output </p>

</div>
</div>
<a class="anchor" id="aecc5f08ee18069fdd264027e7da22165"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTLN_MASK" ref="aecc5f08ee18069fdd264027e7da22165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_RSTLN_MASK&nbsp;&nbsp;&nbsp;0x00000070</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>set length of reset pulse </p>

</div>
</div>
<a class="anchor" id="a9038442d353f8b8dc15786f1efaad62d"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTLN_SHIFT" ref="a9038442d353f8b8dc15786f1efaad62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_RSTLN_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>shift for reset pulse </p>

</div>
</div>
<a class="anchor" id="ab5a46221cc01e7b376f46ee60f726dad"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_WDEN_MASK" ref="ab5a46221cc01e7b376f46ee60f726dad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_WDEN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>enable the WDT </p>

</div>
</div>
<a class="anchor" id="a90391e03ac8d6d1e404a8f654129abbf"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_ZKEY_MASK" ref="a90391e03ac8d6d1e404a8f654129abbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_ZKEY_MASK&nbsp;&nbsp;&nbsp;0x00FFF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>mask for writing access key </p>

</div>
</div>
<a class="anchor" id="a1d77314aa941add791ce8d0bfa9ec3b9"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_ZKEY_VAL" ref="a1d77314aa941add791ce8d0bfa9ec3b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XWDTPS_ZMR_ZKEY_VAL&nbsp;&nbsp;&nbsp;0x00ABC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>access key, 0xABC &lt;&lt; 12 </p>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

