#ifndef __MPC830_BCM985620_H__
#define __MPC830_BCM985620_H__
#include <linux/types.h>

struct mpc8309_gpio {
	__be32 gpio_dir;   /* direction register */
	__be32 gpio_odr;   /* open-drain register */
	__be32 gpio_dat;   /* data register */
	__be32 gpio_ier;   /* interrupt event register */
	__be32 gpio_imr;   /* interrupt mask register */
	__be32 gpio_icr;   /* interrupt control register */
};

#define MPC8309_IMMR_SICR1_OFFSET   0x00000114
#define MPC8309_IMMR_SICR2_OFFSET   0x00000118
#define MPC8309_IMMR_GPR1_OFFSET    0x00000150
#define MPC8309_IMMR_GPIO1_OFFSET   0x00000c00
#define MPC8309_IMMR_GPIO2_OFFSET   0x00000d00

/* GPIO */
enum {
	MPC8309_GPIO_0=0, MPC8309_GPIO_1, MPC8309_GPIO_2,  MPC8309_GPIO_3,
	MPC8309_GPIO_4,  MPC8309_GPIO_5,  MPC8309_GPIO_6,  MPC8309_GPIO_7,
	MPC8309_GPIO_8,  MPC8309_GPIO_9,  MPC8309_GPIO_10, MPC8309_GPIO_11,
	MPC8309_GPIO_12, MPC8309_GPIO_13, MPC8309_GPIO_14, MPC8309_GPIO_15,
	MPC8309_GPIO_16, MPC8309_GPIO_17, MPC8309_GPIO_18, MPC8309_GPIO_19,
	MPC8309_GPIO_20, MPC8309_GPIO_21, MPC8309_GPIO_22, MPC8309_GPIO_23,
	MPC8309_GPIO_24, MPC8309_GPIO_25, MPC8309_GPIO_26, MPC8309_GPIO_27,
	MPC8309_GPIO_28, MPC8309_GPIO_29, MPC8309_GPIO_30, MPC8309_GPIO_31,
	MPC8309_GPIO_32, MPC8309_GPIO_33, MPC8309_GPIO_34, MPC8309_GPIO_35,
	MPC8309_GPIO_36, MPC8309_GPIO_37, MPC8309_GPIO_38, MPC8309_GPIO_39,
	MPC8309_GPIO_40, MPC8309_GPIO_41, MPC8309_GPIO_42, MPC8309_GPIO_43,
	MPC8309_GPIO_44, MPC8309_GPIO_45, MPC8309_GPIO_46, MPC8309_GPIO_47,
	MPC8309_GPIO_48, MPC8309_GPIO_49, MPC8309_GPIO_50, MPC8309_GPIO_51,
	MPC8309_GPIO_52, MPC8309_GPIO_53, MPC8309_GPIO_54, MPC8309_GPIO_55,
	MPC8309_GPIO_56, MPC8309_GPIO_57, MPC8309_GPIO_58, MPC8309_GPIO_59,
	MPC8309_GPIO_60, MPC8309_GPIO_61, MPC8309_GPIO_62, MPC8309_GPIO_63
};
                                                                     /*   I/O     Board Type */

#define MPC8309_BCM985620_GPIO_SPI_CS_CPLD1          MPC8309_GPIO_13 /*   o         620+620W */
#define MPC8309_BCM985620_GPIO_SPI_CS_CPLD2          MPC8309_GPIO_14 /*   o         620+620W */
#define MPC8309_BCM985620_GPIO_SPI1_CLK           	 MPC8309_GPIO_8  /*   o         SPI_1 */
#define MPC8309_BCM985620_GPIO_SPI1_MOSI           	 MPC8309_GPIO_9  /*   o         SPI_1 */
#define MPC8309_BCM985620_GPIO_SPI1_MISO           	 MPC8309_GPIO_10 /*   I         SPI_1 */
#define MPC8309_BCM985620_GPIO_MPC_GPIO0             MPC8309_GPIO_15 /*   o         620+620W */


#define MPC8309_NUMBER_OF_GPIOS 64
#define MPC8309_GPIO_DIR_INPUT  0
#define MPC8309_GPIO_DIR_OUTPUT 1

/* SICR2 bits */
#define MPC8309_IMMR_SICR1_UART2_1_MUX_BITS   0x00000100
#define MPC8309_IMMR_SICR1_UART2_1_MUX_MASK   0x00000300
#define MPC8309_IMMR_SICR1_UART2_2_MUX_BITS   0x00000040
#define MPC8309_IMMR_SICR1_UART2_2_MUX_MASK   0x000000c0
#define MPC8309_IMMR_SICR2_GPIO17_MUX_BITS    0x00000100
#define MPC8309_IMMR_SICR2_GPIO17_MUX_MASK    0x00000300
#define MPC8309_IMMR_SICR2_GPIO20_MUX_BITS    0x00400000
#define MPC8309_IMMR_SICR2_GPIO20_MUX_MASK    0x00c00000
#define MPC8309_IMMR_SICR2_GPIO32_TO_39_MUX_BITS    0x00080000
#define MPC8309_IMMR_SICR2_GPIO32_TO_39_MUX_MASK    0x000c0000
#define MPC8309_IMMR_GPR1_FEC_PULLUP_MUX_MASK 0x70000000
#define MPC8309_IMMR_GPR1_FEC_PULLUP_MUX_BITS 0x70000000

/* character devices */ 


#endif /* __MPC830_BCM985620_H__ */

