git clone --depth 1 --no-tags https://github.com/Fabelifer2797/Vector-ASIP-for-image-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415185822
git clone --depth 1 --no-tags https://github.com/Momelez-Mchunu/EEE-WorkPackage6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423614483
git clone --depth 1 --no-tags https://github.com/PratikNarkhede20/DMA_Controller_Assertion_Based_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427904967
git clone --depth 1 --no-tags https://github.com/LordKanelsnegle/CrossyRobbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429895726
git clone --depth 1 --no-tags https://github.com/elYuma/miri-pd-Cores-SweRV-EH2-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412811671
git clone --depth 1 --no-tags https://github.com/dbli2000/6.111_Acoustic_Levitator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436202772
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb_error.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432471668
git clone --depth 1 --no-tags https://github.com/ignacioFernandez1/mips-final-arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432819113
git clone --depth 1 --no-tags https://github.com/MenaMishriky/Pong-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438007961
git clone --depth 1 --no-tags https://github.com/kitune-san/KFSDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413090642
git clone --depth 1 --no-tags https://github.com/zzhang681/MLP-Hand-written-Pattern-Classifier-Model-on-DE-10-Lite-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430252207
git clone --depth 1 --no-tags https://github.com/R2D2Power/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439108387
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/cv32e40x-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438667025
git clone --depth 1 --no-tags https://github.com/Yantom1/digitation_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421391987
git clone --depth 1 --no-tags https://github.com/haberme42/arbiter_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405615327
git clone --depth 1 --no-tags https://github.com/jradding10/YouShallNotPass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400356922
git clone --depth 1 --no-tags https://github.com/UDXS/hdl-vlsi-exprs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419579962
git clone --depth 1 --no-tags https://github.com/alerner-6502/NoC_partitioner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441298087
git clone --depth 1 --no-tags https://github.com/skudlur/riscv-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429672211
git clone --depth 1 --no-tags https://github.com/ff1211/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437257148
git clone --depth 1 --no-tags https://github.com/chonein/Catch-me-if-You-Can-DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397474834
git clone --depth 1 --no-tags https://github.com/SteveLRojas/TRS-80_MC-10_DragonBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439487426
git clone --depth 1 --no-tags https://github.com/Dragon-Git/Design_Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405284225
git clone --depth 1 --no-tags https://github.com/eigenco/OPL3SPDIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419299007
git clone --depth 1 --no-tags https://github.com/HT12D/AXI_SPI_SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412996804
git clone --depth 1 --no-tags https://github.com/bigdot123456/vlogRun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402620724
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-MCDF-phase2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428956306
git clone --depth 1 --no-tags https://github.com/AdulisL/CSE-141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401204169
git clone --depth 1 --no-tags https://github.com/tapegun/Simple-SLC-3-CPU-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411450684
git clone --depth 1 --no-tags https://github.com/N-O-O-B-Coder/State-Machine-based-Controller-For-Traffic-Signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397974139
git clone --depth 1 --no-tags https://github.com/jehosuaa/sc_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415044875
git clone --depth 1 --no-tags https://github.com/sondip18/Verlog-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406667543
git clone --depth 1 --no-tags https://github.com/4Kamei/verilog_sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403148641
git clone --depth 1 --no-tags https://github.com/marwanibrahim546/Relu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407474735
git clone --depth 1 --no-tags https://github.com/rhemm23/ece-554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408315136
git clone --depth 1 --no-tags https://github.com/Sampsonksw/Avenger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411178021
git clone --depth 1 --no-tags https://github.com/miguel100398/radix4_booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413228831
git clone --depth 1 --no-tags https://github.com/NermeenMohammed-M/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399596995
git clone --depth 1 --no-tags https://github.com/harkerrussell/ECE111_Russell_Del-Torro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399989169
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/avip_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416420784
git clone --depth 1 --no-tags https://github.com/taka30/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399964640
git clone --depth 1 --no-tags https://github.com/zipotron/ulx3s_sdram8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415289248
git clone --depth 1 --no-tags https://github.com/imbasmd/ARIMA-Hardware-Implementaion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428191913
git clone --depth 1 --no-tags https://github.com/Tal-Ko/Digital-Systems-Simulation1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432433817
git clone --depth 1 --no-tags https://github.com/pmanthu/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439146354
git clone --depth 1 --no-tags https://github.com/cwirzenm/3002CEM_MipsSingleCycleMicroprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429027546
git clone --depth 1 --no-tags https://github.com/js4ngu/Dang9_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430649676
git clone --depth 1 --no-tags https://github.com/rag1404/magicsquare_parametrization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419194169
git clone --depth 1 --no-tags https://github.com/dtrich2/ee271-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423540417
git clone --depth 1 --no-tags https://github.com/harihitode/ecliptic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423123557
git clone --depth 1 --no-tags https://github.com/rhit-davidsjt/ECE433_PongVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421140379
git clone --depth 1 --no-tags https://github.com/vk5-pdx/hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419171350
git clone --depth 1 --no-tags https://github.com/isa-Lai/Image_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440032452
git clone --depth 1 --no-tags https://github.com/kenjo78/swerv_eh1_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396328919
git clone --depth 1 --no-tags https://github.com/AI-SBU/Hardware-Generation-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397470750
git clone --depth 1 --no-tags https://github.com/robertstar/AGC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418939668
git clone --depth 1 --no-tags https://github.com/pilipovicn/fv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422277742
git clone --depth 1 --no-tags https://github.com/ThymeTraveler/3096_prac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424209011
git clone --depth 1 --no-tags https://github.com/emanu1004/Quiz_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421669897
git clone --depth 1 --no-tags https://github.com/vinmarbey/Prozessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424899584
git clone --depth 1 --no-tags https://github.com/ducall/redix8_unsigned8mul1.0.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436904662
git clone --depth 1 --no-tags https://github.com/prvbharadwaj1731/ACA_final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436096678
git clone --depth 1 --no-tags https://github.com/muresant18/LAB5_DE_STM21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437551474
git clone --depth 1 --no-tags https://github.com/AnishVipperla/riscvprocessorformulticoresystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437616610
git clone --depth 1 --no-tags https://github.com/sabbirshibli/Verilog_EDA-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413031166
git clone --depth 1 --no-tags https://github.com/Ashley-Ratau/EEE3096S-Group-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423584371
git clone --depth 1 --no-tags https://github.com/yink12138/DigitalLogicAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429366767
git clone --depth 1 --no-tags https://github.com/sufyankhan97/Knight-s-tour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429461694
git clone --depth 1 --no-tags https://github.com/parajk1/KTNE-CPE200L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428486905
git clone --depth 1 --no-tags https://github.com/sweet12prof/ComProtocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428981809
git clone --depth 1 --no-tags https://github.com/pausalv/MIDIReceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417007578
git clone --depth 1 --no-tags https://github.com/calvinyao00/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419507325
git clone --depth 1 --no-tags https://github.com/crgrace/madcap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421527527
git clone --depth 1 --no-tags https://github.com/ulloazhector/arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426813140
git clone --depth 1 --no-tags https://github.com/imamura-slab/DPRs_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416156176
git clone --depth 1 --no-tags https://github.com/mattsini1/udma_camera-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415938943
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP5-TPU-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412202764
git clone --depth 1 --no-tags https://github.com/thechosenone98/IL2203-Seminar-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413113189
git clone --depth 1 --no-tags https://github.com/JordanUFlores/VerificacionJU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424429445
git clone --depth 1 --no-tags https://github.com/emanu1004/quiz_uvm_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422638259
git clone --depth 1 --no-tags https://github.com/doraviv02/RTLDonkeyKongJR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433501071
git clone --depth 1 --no-tags https://github.com/myreliavilla/4-bit-Johnson-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430462000
git clone --depth 1 --no-tags https://github.com/Smattacus/carp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403725822
git clone --depth 1 --no-tags https://github.com/nimra471/systemverilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405468039
git clone --depth 1 --no-tags https://github.com/sompally12/interface_bhaskar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409203706
git clone --depth 1 --no-tags https://github.com/RoraChen/Adder-Tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408377915
git clone --depth 1 --no-tags https://github.com/sairamesh1973/OpenTitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404313801
git clone --depth 1 --no-tags https://github.com/Radiophantom/i2c_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398257523
git clone --depth 1 --no-tags https://github.com/Vilanya/SIT329-Week_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398788725
git clone --depth 1 --no-tags https://github.com/mrreider/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404865633
git clone --depth 1 --no-tags https://github.com/T-Szymk/timing_constraints_testbed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405093250
git clone --depth 1 --no-tags https://github.com/parthoBhoumk/VLSI2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434256920
git clone --depth 1 --no-tags https://github.com/HR1025/verilator_hr10255.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435047336
git clone --depth 1 --no-tags https://github.com/EzraCharles/MIPS_Single_Cycle_Charles_Ezra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435360606
git clone --depth 1 --no-tags https://github.com/huicongxu/cpuDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435107938
git clone --depth 1 --no-tags https://github.com/ajbeaulier/System-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439128129
git clone --depth 1 --no-tags https://github.com/Aleksa98Stojkovic/Formal-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436680663
git clone --depth 1 --no-tags https://github.com/anniejchu/i2scontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436749453
git clone --depth 1 --no-tags https://github.com/bren11/470proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437416030
git clone --depth 1 --no-tags https://github.com/dpenebac/ece270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438373436
