CHIP_FAMILY_R300,VAR_0
CHIP_FAMILY_R350,VAR_1
CHIP_FAMILY_RV100,VAR_2
CHIP_FAMILY_RV350,VAR_3
CLK_PIN_CNTL__SCLK_DYN_START_CNTL,VAR_4
INPLL,FUNC_0
MCLK_CNTL__FORCE_AIC,VAR_5
MCLK_CNTL__FORCE_MC,VAR_6
MCLK_CNTL__FORCE_MCLKA,VAR_7
MCLK_CNTL__FORCE_MCLKB,VAR_8
MCLK_CNTL__FORCE_YCLKA,VAR_9
MCLK_CNTL__FORCE_YCLKB,VAR_10
MCLK_MISC__IO_MCLK_DYN_ENABLE,VAR_11
MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT,VAR_12
MCLK_MISC__MC_MCLK_DYN_ENABLE,VAR_13
MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT,VAR_14
OUTPLL,FUNC_1
PIXCLKS_CNTL__DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb,VAR_15
PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb,VAR_16
PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb,VAR_17
PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb,VAR_18
PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb,VAR_19
PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb,VAR_20
PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb,VAR_21
PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb,VAR_22
PIXCLKS_CNTL__R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF,VAR_23
PIXCLKS_CNTL__R300_DVOCLK_ALWAYS_ONb,VAR_24
PIXCLKS_CNTL__R300_P2G2CLK_ALWAYS_ONb,VAR_25
PIXCLKS_CNTL__R300_PIXCLK_DVO_ALWAYS_ONb,VAR_26
PIXCLKS_CNTL__R300_PIXCLK_TRANS_ALWAYS_ONb,VAR_27
PIXCLKS_CNTL__R300_PIXCLK_TVO_ALWAYS_ONb,VAR_28
SCLK_CNTL2__R300_FORCE_CBA,VAR_29
SCLK_CNTL2__R300_FORCE_GA,VAR_30
SCLK_CNTL2__R300_FORCE_TCL,VAR_31
SCLK_CNTL__CP_MAX_DYN_STOP_LAT,VAR_32
SCLK_CNTL__DYN_STOP_LAT_MASK,VAR_33
SCLK_CNTL__FORCEON_MASK,VAR_34
SCLK_CNTL__FORCE_CP,VAR_35
SCLK_CNTL__FORCE_DISP1,VAR_36
SCLK_CNTL__FORCE_DISP2,VAR_37
SCLK_CNTL__FORCE_E2,VAR_38
SCLK_CNTL__FORCE_HDP,VAR_39
SCLK_CNTL__FORCE_IDCT,VAR_40
SCLK_CNTL__FORCE_OV0,VAR_41
SCLK_CNTL__FORCE_PB,VAR_42
SCLK_CNTL__FORCE_RB,VAR_43
SCLK_CNTL__FORCE_RE,VAR_44
SCLK_CNTL__FORCE_SE,VAR_45
SCLK_CNTL__FORCE_SUBPIC,VAR_46
SCLK_CNTL__FORCE_TAM,VAR_47
SCLK_CNTL__FORCE_TDM,VAR_48
SCLK_CNTL__FORCE_TOP,VAR_49
SCLK_CNTL__FORCE_TV_SCLK,VAR_50
SCLK_CNTL__FORCE_VIP,VAR_51
SCLK_CNTL__R300_FORCE_PX,VAR_52
SCLK_CNTL__R300_FORCE_SR,VAR_53
SCLK_CNTL__R300_FORCE_SU,VAR_54
SCLK_CNTL__R300_FORCE_TX,VAR_55
SCLK_CNTL__R300_FORCE_US,VAR_56
SCLK_CNTL__R300_FORCE_VAP,VAR_57
SCLK_MORE_CNTL__FORCE_DISPREGS,VAR_58
SCLK_MORE_CNTL__FORCE_MC_GUI,VAR_59
SCLK_MORE_CNTL__FORCE_MC_HOST,VAR_60
VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb,VAR_61
VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb,VAR_62
VCLK_ECP_CNTL__R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF,VAR_63
pllCLK_PIN_CNTL,VAR_64
pllMCLK_CNTL,VAR_65
pllMCLK_MISC,VAR_66
pllPIXCLKS_CNTL,VAR_67
pllSCLK_CNTL,VAR_68
pllSCLK_CNTL2,VAR_69
pllSCLK_MORE_CNTL,VAR_70
pllVCLK_ECP_CNTL,VAR_71
radeon_msleep,FUNC_2
radeon_pm_disable_dynamic_mode,FUNC_3
rinfo,VAR_72
tmp,VAR_73
