# Reading D:/Program Files/altera/13/modelsim_ae/tcl/vsim/pref.tcl 
# do FenPinQi_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Program Files\altera\13\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program Files\altera\13\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {I:/MyProject/FenPinQi/FenPinQi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FENPINQI
# -- Compiling architecture F of FENPINQI
# 
vsim work.fenpinqi
# vsim work.fenpinqi 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fenpinqi(f)
add wave -position insertpoint  \
sim:/fenpinqi/clear \
sim:/fenpinqi/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: zc  Hostname: PC201404150064  ProcessID: 8804
# 
#           Attempting to use alternate WLF file "./wlftj829k0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj829k0
# 
wave create -pattern none -portmode in -language vhdl /fenpinqi/clear
# fenpinqi
wave create -pattern none -portmode in -language vhdl /fenpinqi/clk
# fenpinqi
wave create -pattern none -portmode buffer -language vhdl /fenpinqi/clk_1
# fenpinqi
wave create -pattern none -portmode buffer -language vhdl /fenpinqi/clk_100
# fenpinqi
wave create -pattern none -portmode buffer -language vhdl /fenpinqi/clk_500
# fenpinqi
add wave -position insertpoint  \
sim:/fenpinqi/clk_500
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps Edit:/fenpinqi/clear
# fenpinqi
wave modify -driver freeze -pattern clock -initialvalue 1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/fenpinqi/clk
# fenpinqi
run -all
