{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731549203989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731549203989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 19:53:23 2024 " "Processing started: Wed Nov 13 19:53:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731549203989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731549203989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorConFiltros -c ProcesadorConFiltros --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorConFiltros -c ProcesadorConFiltros --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731549203989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731549204448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731549204448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/vga_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/ROM2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/RAM2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interpreter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interpreter " "Found entity 1: interpreter" {  } { { "interpreter.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/interpreter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731549210924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/display7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210926 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731549210927 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(41) " "Verilog HDL warning at decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1731549210927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210930 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/condlogic.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/barrel_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adderalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderalu " "Found entity 1: adderalu" {  } { { "adderalu.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/adderalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549210937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549210937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731549210988 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pixelAdrOriginalA 0 main.sv(20) " "Net \"pixelAdrOriginalA\" at main.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731549210989 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "main.sv" "arm" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/controller.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549210999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderalu arm:arm\|datapath:dp\|alu:alu\|adderalu:adder_inst " "Elaborating entity \"adderalu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|adderalu:adder_inst\"" {  } { { "alu.sv" "adder_inst" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter arm:arm\|datapath:dp\|alu:alu\|barrel_shifter:b_shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|barrel_shifter:b_shifter\"" {  } { { "alu.sv" "b_shifter" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "main.sv" "imem" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211008 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "101 0 127 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (101) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1731549211009 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.data_a 0 imem.sv(5) " "Net \"INST_RAM.data_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731549211009 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.waddr_a 0 imem.sv(5) " "Net \"INST_RAM.waddr_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731549211009 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST_RAM.we_a 0 imem.sv(5) " "Net \"INST_RAM.we_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731549211009 "|main|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "main.sv" "dmem" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 dmem:dmem\|RAM2:iram " "Elaborating entity \"RAM2\" for hierarchy \"dmem:dmem\|RAM2:iram\"" {  } { { "dmem.sv" "iram" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/dmem.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "altsyncram_component" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/RAM2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/RAM2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_hex_data.mif " "Parameter \"init_file\" = \"image_hex_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 70000 " "Parameter \"numwords_a\" = \"70000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 70000 " "Parameter \"numwords_b\" = \"70000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211051 ""}  } { { "RAM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/RAM2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1731549211051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pq2 " "Found entity 1: altsyncram_2pq2" {  } { { "db/altsyncram_2pq2.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_2pq2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2pq2 dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated " "Elaborating entity \"altsyncram_2pq2\" for hierarchy \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fla " "Found entity 1: decode_fla" {  } { { "db/decode_fla.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/decode_fla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fla dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|decode_fla:decode2 " "Elaborating entity \"decode_fla\" for hierarchy \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|decode_fla:decode2\"" {  } { { "db/altsyncram_2pq2.tdf" "decode2" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_2pq2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_81a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_81a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_81a " "Found entity 1: decode_81a" {  } { { "db/decode_81a.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/decode_81a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_81a dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|decode_81a:rden_decode_a " "Elaborating entity \"decode_81a\" for hierarchy \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|decode_81a:rden_decode_a\"" {  } { { "db/altsyncram_2pq2.tdf" "rden_decode_a" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_2pq2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"dmem:dmem\|RAM2:iram\|altsyncram:altsyncram_component\|altsyncram_2pq2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_2pq2.tdf" "mux4" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_2pq2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2 ROM2:image_rom " "Elaborating entity \"ROM2\" for hierarchy \"ROM2:image_rom\"" {  } { { "main.sv" "image_rom" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM2:image_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM2:image_rom\|altsyncram:altsyncram_component\"" {  } { { "ROM2.v" "altsyncram_component" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/ROM2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM2:image_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM2:image_rom\|altsyncram:altsyncram_component\"" {  } { { "ROM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/ROM2.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM2:image_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM2:image_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_hex_data.mif " "Parameter \"init_file\" = \"image_hex_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211298 ""}  } { { "ROM2.v" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/ROM2.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1731549211298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hia2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hia2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hia2 " "Found entity 1: altsyncram_hia2" {  } { { "db/altsyncram_hia2.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_hia2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hia2 ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated " "Elaborating entity \"altsyncram_hia2\" for hierarchy \"ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_hia2.tdf" "decode2" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_hia2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_hia2.tdf" "rden_decode_a" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_hia2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731549211505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731549211505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"ROM2:image_rom\|altsyncram:altsyncram_component\|altsyncram_hia2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_hia2.tdf" "mux4" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/db/altsyncram_hia2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpreter interpreter:inter " "Elaborating entity \"interpreter\" for hierarchy \"interpreter:inter\"" {  } { { "main.sv" "inter" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:draw " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:draw\"" {  } { { "main.sv" "draw" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/main.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_driver:draw\|counter:horizontal_counter " "Elaborating entity \"counter\" for hierarchy \"vga_driver:draw\|counter:horizontal_counter\"" {  } { { "vga_driver.sv" "horizontal_counter" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/vga_driver.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_driver:draw\|comparator:h_active_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_driver:draw\|comparator:h_active_comparator\"" {  } { { "vga_driver.sv" "h_active_comparator" { Text "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/vga_driver.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731549211519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/output_files/ProcesadorConFiltros.map.smsg " "Generated suppressed messages file D:/TEC/2Semestre2024/TallerDD/Proyecto/ProyectoPrueba/sfallas_digital_design_lab_2023-main/PruebaProyecto/output_files/ProcesadorConFiltros.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1731549211901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731549211958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 19:53:31 2024 " "Processing ended: Wed Nov 13 19:53:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731549211958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731549211958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731549211958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731549211958 ""}
