/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [24:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[40] ? in_data[30] : in_data[90];
  assign celloutsig_0_4z = celloutsig_0_1z[0] ? in_data[40] : celloutsig_0_1z[2];
  assign celloutsig_1_1z = in_data[171] ? celloutsig_1_0z[4] : in_data[130];
  assign celloutsig_0_22z = celloutsig_0_11z[14] ? in_data[68] : celloutsig_0_10z;
  assign celloutsig_0_44z = ~(celloutsig_0_8z[1] & celloutsig_0_11z[15]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[12] & in_data[117]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z & celloutsig_1_3z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z & celloutsig_0_6z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_0z & celloutsig_0_26z);
  assign celloutsig_0_7z = ~celloutsig_0_5z;
  assign celloutsig_0_30z = ~((celloutsig_0_1z[2] | celloutsig_0_29z[24]) & celloutsig_0_27z);
  assign celloutsig_0_19z = celloutsig_0_2z ^ celloutsig_0_15z;
  assign celloutsig_0_35z = ~(celloutsig_0_10z ^ celloutsig_0_1z[4]);
  assign celloutsig_0_36z = ~(celloutsig_0_15z ^ celloutsig_0_34z[2]);
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_5z } + { celloutsig_0_23z[17:15], celloutsig_0_13z };
  assign celloutsig_0_25z = { celloutsig_0_1z[0], celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_0z } + { celloutsig_0_24z[3:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_20z[4], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_18z } + { celloutsig_0_11z[21:2], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_28z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_29z[13:11];
  reg [14:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 15'h0000;
    else _21_ <= { celloutsig_0_25z[1:0], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_13z };
  assign out_data[14:0] = _21_;
  reg [12:0] _22_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _22_ <= 13'h0000;
    else _22_ <= { in_data[137:132], celloutsig_1_0z, celloutsig_1_1z };
  assign { _02_[12:11], _00_, _02_[9:0] } = _22_;
  assign celloutsig_1_0z = in_data[117:112] & in_data[106:101];
  assign celloutsig_0_18z = { celloutsig_0_11z[15:6], celloutsig_0_2z } == in_data[65:55];
  assign celloutsig_0_70z = { in_data[41], celloutsig_0_67z, celloutsig_0_30z, _01_, celloutsig_0_5z } === { celloutsig_0_11z[8:5], celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_2z[10:7], celloutsig_1_1z } === celloutsig_1_0z[5:1];
  assign celloutsig_0_9z = { in_data[20:17], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[54:41], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_2z[10:3] > _02_[9:2];
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_9z } > { in_data[18:13], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_1z[1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_22z } > { in_data[91:89], celloutsig_0_22z };
  assign celloutsig_0_76z = { celloutsig_0_70z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_7z } <= { celloutsig_0_14z[1:0], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_1_18z = ! celloutsig_1_13z[13:8];
  assign celloutsig_0_10z = ! { in_data[71:68], celloutsig_0_2z };
  assign celloutsig_0_15z = ! { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_17z = ! { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_8z = celloutsig_1_2z[12:6] < { celloutsig_1_4z[8:3], celloutsig_1_3z };
  assign celloutsig_0_67z = celloutsig_0_12z & ~(celloutsig_0_44z);
  assign celloutsig_1_7z = celloutsig_1_2z[2] & ~(celloutsig_1_4z[6]);
  assign celloutsig_0_6z = celloutsig_0_1z[3] ? { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } : { in_data[40:39], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[71:67] : in_data[17:13];
  assign celloutsig_0_20z = celloutsig_0_0z ? { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_5z } : { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_3z = - in_data[22:20];
  assign celloutsig_1_4z = - { in_data[183:182], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_41z = | { celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_5z = | celloutsig_0_1z[3:0];
  assign celloutsig_0_26z = | { celloutsig_0_21z, celloutsig_0_6z[4:3], celloutsig_0_3z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1:0], celloutsig_0_5z } >> { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z } << in_data[117:103];
  assign celloutsig_1_13z = { _02_[6:5], celloutsig_1_7z, celloutsig_1_11z } >> { celloutsig_1_4z[5:2], _02_[12:11], _00_, _02_[9:0], celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_3z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } >> in_data[78:57];
  assign celloutsig_0_21z = { celloutsig_0_11z[10], celloutsig_0_16z, celloutsig_0_4z } >> celloutsig_0_8z;
  assign celloutsig_0_31z = { celloutsig_0_8z[1], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_5z } >> { in_data[45], celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z } <<< { celloutsig_0_6z[2], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_23z = { in_data[33:17], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_12z } <<< { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[117:105] - { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_11z[6:4] ^ { celloutsig_0_3z[1:0], celloutsig_0_7z };
  assign celloutsig_0_34z[2:1] = celloutsig_0_23z[5:4] ^ celloutsig_0_3z[2:1];
  assign _02_[10] = _00_;
  assign celloutsig_0_34z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z };
endmodule
