// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Ctrl(	// playground/src/ctrl/Ctrl.scala:9:7
  output [63:0] io_fetchUnit_target,	// playground/src/ctrl/Ctrl.scala:10:14
  output        io_fetchUnit_ctrlSignal_allow_to_go,	// playground/src/ctrl/Ctrl.scala:10:14
                io_fetchUnit_ctrlSignal_do_flush,	// playground/src/ctrl/Ctrl.scala:10:14
  input         io_decodeUnit_src_info_src1_ren,	// playground/src/ctrl/Ctrl.scala:10:14
  input  [4:0]  io_decodeUnit_src_info_src1_raddr,	// playground/src/ctrl/Ctrl.scala:10:14
  input         io_decodeUnit_src_info_src2_ren,	// playground/src/ctrl/Ctrl.scala:10:14
  input  [4:0]  io_decodeUnit_src_info_src2_raddr,	// playground/src/ctrl/Ctrl.scala:10:14
  output        io_decodeUnit_ctrlSignal_allow_to_go,	// playground/src/ctrl/Ctrl.scala:10:14
                io_decodeUnit_ctrlSignal_do_flush,	// playground/src/ctrl/Ctrl.scala:10:14
  input         io_executeUnit_data_is_load,	// playground/src/ctrl/Ctrl.scala:10:14
  input  [4:0]  io_executeUnit_data_reg_waddr,	// playground/src/ctrl/Ctrl.scala:10:14
  input         io_executeUnit_flush,	// playground/src/ctrl/Ctrl.scala:10:14
  input  [63:0] io_executeUnit_target	// playground/src/ctrl/Ctrl.scala:10:14
);

  wire lw_stall =
    io_executeUnit_data_is_load & (|io_executeUnit_data_reg_waddr)
    & (io_decodeUnit_src_info_src1_ren
       & io_decodeUnit_src_info_src1_raddr == io_executeUnit_data_reg_waddr
       | io_decodeUnit_src_info_src2_ren
       & io_decodeUnit_src_info_src2_raddr == io_executeUnit_data_reg_waddr);	// playground/src/ctrl/Ctrl.scala:18:{81,85}, :19:{38,75,109}, :20:{39,76}
  assign io_fetchUnit_target = io_executeUnit_target;	// playground/src/ctrl/Ctrl.scala:9:7
  assign io_fetchUnit_ctrlSignal_allow_to_go = ~lw_stall;	// playground/src/ctrl/Ctrl.scala:9:7, :18:85, :22:46
  assign io_fetchUnit_ctrlSignal_do_flush = io_executeUnit_flush;	// playground/src/ctrl/Ctrl.scala:9:7
  assign io_decodeUnit_ctrlSignal_allow_to_go = ~lw_stall;	// playground/src/ctrl/Ctrl.scala:9:7, :18:85, :22:46
  assign io_decodeUnit_ctrlSignal_do_flush = io_executeUnit_flush | lw_stall;	// playground/src/ctrl/Ctrl.scala:9:7, :18:85, :29:61
endmodule

module FetchUnit(	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
  input         clock,	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
                reset,	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
  input  [63:0] io_ctrl_target,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  input         io_ctrl_ctrlSignal_allow_to_go,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
                io_ctrl_ctrlSignal_do_flush,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  output [63:0] io_decodeStage_data_inst,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  output        io_decodeStage_data_valid,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  output [63:0] io_decodeStage_data_pc,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  output        io_instSram_en,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  output [31:0] io_instSram_addr,	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
  input  [31:0] io_instSram_rdata	// playground/src/pipeline/fetch/FetchUnit.scala:10:14
);

  reg  [1:0]  state;	// playground/src/pipeline/fetch/FetchUnit.scala:17:47
  reg  [63:0] pc;	// playground/src/pipeline/fetch/FetchUnit.scala:29:21
  wire [31:0] _io_instSram_addr_T_4 =
    io_ctrl_ctrlSignal_do_flush
      ? io_ctrl_target[31:0]
      : io_ctrl_ctrlSignal_allow_to_go ? pc[31:0] + 32'h4 : pc[31:0];	// playground/src/pipeline/fetch/FetchUnit.scala:10:14, :29:21, :32:8, src/main/scala/chisel3/util/Mux.scala:126:16
  always @(posedge clock) begin	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
    if (reset) begin	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      state <= 2'h0;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47
      pc <= 64'h7FFFFFFC;	// playground/src/pipeline/fetch/FetchUnit.scala:29:{21,49}
    end
    else begin	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      if (state == 2'h0)	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47, :19:17
        state <= 2'h1;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47
      else if (state == 2'h1)	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47, :19:17
        state <= 2'h2;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47
      if (|state)	// playground/src/pipeline/fetch/FetchUnit.scala:17:47, :29:63
        pc <= {32'h0, _io_instSram_addr_T_4};	// playground/src/pipeline/fetch/FetchUnit.scala:29:21, src/main/scala/chisel3/util/Mux.scala:126:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      automatic logic [31:0] _RANDOM[0:2];	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
        end	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
        state = _RANDOM[2'h0][1:0];	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47
        pc = {_RANDOM[2'h0][31:2], _RANDOM[2'h1], _RANDOM[2'h2][1:0]};	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47, :29:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/fetch/FetchUnit.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_decodeStage_data_inst = {32'h0, io_instSram_rdata};	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :29:21, :41:39
  assign io_decodeStage_data_valid = state == 2'h2;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :17:47, :39:48
  assign io_decodeStage_data_pc = pc;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :29:21
  assign io_instSram_en = ~reset;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, :43:24
  assign io_instSram_addr = _io_instSram_addr_T_4;	// playground/src/pipeline/fetch/FetchUnit.scala:9:7, src/main/scala/chisel3/util/Mux.scala:126:16
endmodule

module DecodeStage(	// playground/src/pipeline/decode/DecodeStage.scala:19:7
  input         clock,	// playground/src/pipeline/decode/DecodeStage.scala:19:7
                reset,	// playground/src/pipeline/decode/DecodeStage.scala:19:7
                io_ctrl_allow_to_go,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
                io_ctrl_do_flush,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  input  [63:0] io_fetchUnit_data_inst,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  input         io_fetchUnit_data_valid,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  input  [63:0] io_fetchUnit_data_pc,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  output [63:0] io_decodeUnit_data_inst,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  output        io_decodeUnit_data_valid,	// playground/src/pipeline/decode/DecodeStage.scala:20:14
  output [63:0] io_decodeUnit_data_pc	// playground/src/pipeline/decode/DecodeStage.scala:20:14
);

  reg [63:0] data_inst;	// playground/src/pipeline/decode/DecodeStage.scala:26:21
  reg        data_valid;	// playground/src/pipeline/decode/DecodeStage.scala:26:21
  reg [63:0] data_pc;	// playground/src/pipeline/decode/DecodeStage.scala:26:21
  always @(posedge clock) begin	// playground/src/pipeline/decode/DecodeStage.scala:19:7
    if (reset) begin	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      data_inst <= 64'h0;	// playground/src/pipeline/decode/DecodeStage.scala:26:{21,34}
      data_valid <= 1'h0;	// playground/src/pipeline/decode/DecodeStage.scala:26:{21,34}
      data_pc <= 64'h0;	// playground/src/pipeline/decode/DecodeStage.scala:26:{21,34}
    end
    else begin	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      if (io_ctrl_do_flush) begin	// playground/src/pipeline/decode/DecodeStage.scala:20:14
        data_inst <= 64'h0;	// playground/src/pipeline/decode/DecodeStage.scala:26:{21,34}
        data_pc <= 64'h0;	// playground/src/pipeline/decode/DecodeStage.scala:26:{21,34}
      end
      else if (io_ctrl_allow_to_go) begin	// playground/src/pipeline/decode/DecodeStage.scala:20:14
        data_inst <= io_fetchUnit_data_inst;	// playground/src/pipeline/decode/DecodeStage.scala:26:21
        data_pc <= io_fetchUnit_data_pc;	// playground/src/pipeline/decode/DecodeStage.scala:26:21
      end
      data_valid <=
        ~io_ctrl_do_flush & (io_ctrl_allow_to_go ? io_fetchUnit_data_valid : data_valid);	// playground/src/pipeline/decode/DecodeStage.scala:26:21, :28:26, :29:10, :30:35, :31:10
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/decode/DecodeStage.scala:19:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/decode/DecodeStage.scala:19:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      automatic logic [31:0] _RANDOM[0:4];	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/decode/DecodeStage.scala:19:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/decode/DecodeStage.scala:19:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/pipeline/decode/DecodeStage.scala:19:7
        end	// playground/src/pipeline/decode/DecodeStage.scala:19:7
        data_inst = {_RANDOM[3'h0], _RANDOM[3'h1]};	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
        data_valid = _RANDOM[3'h2][0];	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
        data_pc = {_RANDOM[3'h2][31:1], _RANDOM[3'h3], _RANDOM[3'h4][0]};	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/decode/DecodeStage.scala:19:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/decode/DecodeStage.scala:19:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_decodeUnit_data_inst = data_inst;	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
  assign io_decodeUnit_data_valid = data_valid;	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
  assign io_decodeUnit_data_pc = data_pc;	// playground/src/pipeline/decode/DecodeStage.scala:19:7, :26:21
endmodule

module Decoder(	// playground/src/pipeline/decode/Decoder.scala:8:7
  input  [63:0] io_in_inst,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output        io_out_info_src1_ren,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [4:0]  io_out_info_src1_raddr,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output        io_out_info_src2_ren,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [4:0]  io_out_info_src2_raddr,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [2:0]  io_out_info_fusel,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [6:0]  io_out_info_op,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output        io_out_info_reg_wen,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [4:0]  io_out_info_reg_waddr,	// playground/src/pipeline/decode/Decoder.scala:9:14
  output [63:0] io_out_info_imm,	// playground/src/pipeline/decode/Decoder.scala:9:14
                io_out_info_inst	// playground/src/pipeline/decode/Decoder.scala:9:14
);

  wire [9:0]  _GEN = {io_in_inst[14:12], io_in_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_0 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [15:0] _GEN_1 = {io_in_inst[31:26], io_in_inst[14:12], io_in_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_2 = _GEN_1 == 16'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_3 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_4 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_5 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_6 = _GEN_1 == 16'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_7 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_8 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_9 = _GEN_1 == 16'h4293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_10 = {io_in_inst[31:25], io_in_inst[14:12], io_in_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_11 = _GEN_10 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_12 = _GEN_10 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_13 = _GEN_10 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_14 = _GEN_10 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_15 = _GEN_10 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_16 = _GEN_10 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_17 = _GEN_10 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_18 = _GEN_10 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_19 = _GEN_10 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_20 = _GEN_10 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_21 = io_in_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_22 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_23 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_24 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_25 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_26 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_27 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_28 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_29 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_30 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_31 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_32 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_33 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_34 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_35 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_36 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_37 = _GEN == 10'h1B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_38 = _GEN_10 == 17'h9B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_39 = _GEN_10 == 17'h29B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_40 = _GEN_10 == 17'h829B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_41 = _GEN_10 == 17'hBB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_42 = _GEN_10 == 17'h2BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_43 = _GEN_10 == 17'h82BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_44 = _GEN_10 == 17'h3B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_45 = _GEN_10 == 17'h803B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_46 = _GEN == 10'h303;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_47 = _GEN == 10'h183;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_48 = _GEN == 10'h1A3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_49 = _GEN_10 == 17'h433;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_50 = _GEN_10 == 17'h4B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_51 = _GEN_10 == 17'h533;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_52 = _GEN_10 == 17'h5B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_53 = _GEN_10 == 17'h633;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_54 = _GEN_10 == 17'h6B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_55 = _GEN_10 == 17'h733;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_56 = _GEN_10 == 17'h7B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_57 = _GEN_10 == 17'h43B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_58 = _GEN_10 == 17'h63B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_59 = _GEN_10 == 17'h6BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_60 = _GEN_10 == 17'h73B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_61 = _GEN_10 == 17'h7BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_62 =
    _GEN_49 | _GEN_50 | _GEN_51 | _GEN_52 | _GEN_53 | _GEN_54 | _GEN_55 | _GEN_56
    | _GEN_57 | _GEN_58 | _GEN_59 | _GEN_60 | _GEN_61;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_63 = _GEN_41 | _GEN_42 | _GEN_43 | _GEN_44 | _GEN_45;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_64 = _GEN_34 | _GEN_35 | _GEN_36;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_65 = _GEN_23 | _GEN_24 | _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_66 = io_in_inst[6:0] == 7'h17 | io_in_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [2:0]  instrType =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
      ? 3'h4
      : _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18
        | _GEN_19 | _GEN_20
          ? 3'h5
          : _GEN_66
              ? 3'h6
              : _GEN_21
                  ? 3'h7
                  : _GEN_22
                      ? 3'h4
                      : _GEN_65
                          ? 3'h1
                          : _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33
                              ? 3'h4
                              : _GEN_64
                                  ? 3'h2
                                  : _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40
                                      ? 3'h4
                                      : _GEN_63
                                          ? 3'h5
                                          : _GEN_46 | _GEN_47
                                              ? 3'h4
                                              : _GEN_48 ? 3'h2 : _GEN_62 ? 3'h5 : 3'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _io_out_info_imm_T_31 = instrType == 3'h4;	// playground/src/defines/Util.scala:22:34, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire        _io_out_info_imm_T_35 = instrType == 3'h6;	// playground/src/defines/Util.scala:22:34, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire        _src2Type_T_15 = instrType == 3'h0;	// playground/src/defines/Util.scala:22:34, src/main/scala/chisel3/util/Lookup.scala:34:39
  wire        src1Type = _io_out_info_imm_T_35 | (&instrType) | _src2Type_T_15;	// playground/src/defines/Util.scala:22:34, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        src2Type =
    _io_out_info_imm_T_31 | _io_out_info_imm_T_35 | (&instrType) | _src2Type_T_15;	// playground/src/defines/Util.scala:22:34, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_src1_ren = ~src1Type;	// playground/src/pipeline/decode/Decoder.scala:8:7, :42:38, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_src1_raddr = src1Type ? 5'h0 : io_in_inst[19:15];	// playground/src/pipeline/decode/Decoder.scala:8:7, :37:27, :43:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_src2_ren = ~src2Type;	// playground/src/pipeline/decode/Decoder.scala:8:7, :44:38, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_src2_raddr = src2Type ? 5'h0 : io_in_inst[24:20];	// playground/src/pipeline/decode/Decoder.scala:8:7, :37:41, :43:32, :45:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_fusel =
    _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9
    | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18
    | _GEN_19 | _GEN_20 | _GEN_66
      ? 3'h0
      : _GEN_21 | _GEN_22 | _GEN_65
          ? 3'h5
          : {1'h0,
             _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_64
               ? 2'h1
               : _GEN_37 | _GEN_38 | _GEN_39 | _GEN_40 | _GEN_63
                   ? 2'h0
                   : _GEN_46 | _GEN_47 | _GEN_48 ? 2'h1 : {_GEN_62, 1'h0}};	// playground/src/pipeline/decode/Decoder.scala:8:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_out_info_op =
    {1'h0,
     _GEN_0
       ? 6'h20
       : _GEN_2
           ? 6'h1
           : _GEN_3
               ? 6'h2
               : _GEN_4
                   ? 6'h3
                   : _GEN_5
                       ? 6'h4
                       : _GEN_6
                           ? 6'h5
                           : _GEN_7
                               ? 6'h6
                               : _GEN_8
                                   ? 6'h7
                                   : _GEN_9
                                       ? 6'hD
                                       : _GEN_11
                                           ? 6'h20
                                           : _GEN_12
                                               ? 6'h1
                                               : _GEN_13
                                                   ? 6'h2
                                                   : _GEN_14
                                                       ? 6'h3
                                                       : _GEN_15
                                                           ? 6'h4
                                                           : _GEN_16
                                                               ? 6'h5
                                                               : _GEN_17
                                                                   ? 6'h6
                                                                   : _GEN_18
                                                                       ? 6'h7
                                                                       : _GEN_19
                                                                           ? 6'h8
                                                                           : _GEN_20
                                                                               ? 6'hD
                                                                               : _GEN_66
                                                                                   ? 6'h20
                                                                                   : _GEN_21
                                                                                       ? 6'h8
                                                                                       : _GEN_22
                                                                                           ? 6'hA
                                                                                           : _GEN_23
                                                                                               ? 6'h0
                                                                                               : _GEN_24
                                                                                                   ? 6'h1
                                                                                                   : _GEN_25
                                                                                                       ? 6'h4
                                                                                                       : _GEN_26
                                                                                                           ? 6'h5
                                                                                                           : _GEN_27
                                                                                                               ? 6'h6
                                                                                                               : _GEN_28
                                                                                                                   ? 6'h7
                                                                                                                   : _GEN_29
                                                                                                                       ? 6'h0
                                                                                                                       : _GEN_30
                                                                                                                           ? 6'h1
                                                                                                                           : _GEN_31
                                                                                                                               ? 6'h2
                                                                                                                               : _GEN_32
                                                                                                                                   ? 6'h4
                                                                                                                                   : _GEN_33
                                                                                                                                       ? 6'h5
                                                                                                                                       : _GEN_34
                                                                                                                                           ? 6'h8
                                                                                                                                           : _GEN_35
                                                                                                                                               ? 6'h9
                                                                                                                                               : _GEN_36
                                                                                                                                                   ? 6'hA
                                                                                                                                                   : _GEN_37
                                                                                                                                                       ? 6'h30
                                                                                                                                                       : _GEN_38
                                                                                                                                                           ? 6'h11
                                                                                                                                                           : _GEN_39
                                                                                                                                                               ? 6'h15
                                                                                                                                                               : _GEN_40
                                                                                                                                                                   ? 6'h1D
                                                                                                                                                                   : _GEN_41
                                                                                                                                                                       ? 6'h11
                                                                                                                                                                       : _GEN_42
                                                                                                                                                                           ? 6'h15
                                                                                                                                                                           : _GEN_43
                                                                                                                                                                               ? 6'h1D
                                                                                                                                                                               : _GEN_44
                                                                                                                                                                                   ? 6'h30
                                                                                                                                                                                   : _GEN_45
                                                                                                                                                                                       ? 6'h18
                                                                                                                                                                                       : _GEN_46
                                                                                                                                                                                           ? 6'h6
                                                                                                                                                                                           : _GEN_47
                                                                                                                                                                                               ? 6'h3
                                                                                                                                                                                               : _GEN_48
                                                                                                                                                                                                   ? 6'hB
                                                                                                                                                                                                   : _GEN_49
                                                                                                                                                                                                       ? 6'h0
                                                                                                                                                                                                       : _GEN_50
                                                                                                                                                                                                           ? 6'h1
                                                                                                                                                                                                           : _GEN_51
                                                                                                                                                                                                               ? 6'h2
                                                                                                                                                                                                               : _GEN_52
                                                                                                                                                                                                                   ? 6'h3
                                                                                                                                                                                                                   : _GEN_53
                                                                                                                                                                                                                       ? 6'h4
                                                                                                                                                                                                                       : _GEN_54
                                                                                                                                                                                                                           ? 6'h5
                                                                                                                                                                                                                           : _GEN_55
                                                                                                                                                                                                                               ? 6'h6
                                                                                                                                                                                                                               : _GEN_56
                                                                                                                                                                                                                                   ? 6'h7
                                                                                                                                                                                                                                   : _GEN_57
                                                                                                                                                                                                                                       ? 6'h8
                                                                                                                                                                                                                                       : _GEN_58
                                                                                                                                                                                                                                           ? 6'hC
                                                                                                                                                                                                                                           : _GEN_59
                                                                                                                                                                                                                                               ? 6'hD
                                                                                                                                                                                                                                               : _GEN_60
                                                                                                                                                                                                                                                   ? 6'hE
                                                                                                                                                                                                                                                   : _GEN_61
                                                                                                                                                                                                                                                       ? 6'hF
                                                                                                                                                                                                                                                       : 6'h20};	// playground/src/pipeline/decode/Decoder.scala:8:7, :47:26, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_out_info_reg_wen = instrType[2];	// playground/src/defines/isa/Instructions.scala:16:50, playground/src/pipeline/decode/Decoder.scala:8:7, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_out_info_reg_waddr = instrType[2] ? io_in_inst[11:7] : 5'h0;	// playground/src/defines/isa/Instructions.scala:16:50, playground/src/pipeline/decode/Decoder.scala:8:7, :37:55, :43:32, :49:32, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_out_info_imm =
    (_io_out_info_imm_T_31 ? {{52{io_in_inst[31]}}, io_in_inst[31:20]} : 64'h0)
    | (instrType == 3'h2
         ? {{52{io_in_inst[31]}}, io_in_inst[31:25], io_in_inst[11:7]}
         : 64'h0)
    | (instrType == 3'h1
         ? {{52{io_in_inst[31]}},
            io_in_inst[7],
            io_in_inst[30:25],
            io_in_inst[11:8],
            1'h0}
         : 64'h0)
    | (_io_out_info_imm_T_35 ? {{32{io_in_inst[31]}}, io_in_inst[31:12], 12'h0} : 64'h0)
    | ((&instrType)
         ? {{44{io_in_inst[31]}},
            io_in_inst[19:12],
            io_in_inst[20],
            io_in_inst[30:21],
            1'h0}
         : 64'h0);	// playground/src/defines/Util.scala:9:20, :10:{44,49}, :22:34, playground/src/pipeline/decode/Decoder.scala:8:7, :37:55, :53:35, :54:39, :56:{39,49,58,72}, :57:{34,39}, :58:{49,63,73}, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_info_inst = io_in_inst;	// playground/src/pipeline/decode/Decoder.scala:8:7
endmodule

module ForwardCtrl(	// playground/src/pipeline/decode/ForwardCtrl.scala:10:7
  input         io_in_forward_exe_wen,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [4:0]  io_in_forward_exe_waddr,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [63:0] io_in_forward_exe_wdata,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input         io_in_forward_is_load,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
                io_in_forward_mem_wen,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [4:0]  io_in_forward_mem_waddr,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [63:0] io_in_forward_mem_wdata,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [4:0]  io_in_regfile_src1_raddr,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [63:0] io_in_regfile_src1_rdata,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [4:0]  io_in_regfile_src2_raddr,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  input  [63:0] io_in_regfile_src2_rdata,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
  output [63:0] io_out_data_src1_rdata,	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
                io_out_data_src2_rdata	// playground/src/pipeline/decode/ForwardCtrl.scala:11:14
);

  wire _GEN = io_in_forward_exe_wen & ~io_in_forward_is_load;	// playground/src/pipeline/decode/ForwardCtrl.scala:43:{27,30}
  assign io_out_data_src1_rdata =
    io_in_regfile_src1_raddr == 5'h0
      ? 64'h0
      : _GEN & io_in_forward_exe_waddr == io_in_regfile_src1_raddr
          ? io_in_forward_exe_wdata
          : io_in_forward_mem_wen & io_in_forward_mem_waddr == io_in_regfile_src1_raddr
              ? io_in_forward_mem_wdata
              : io_in_regfile_src1_rdata;	// playground/src/pipeline/decode/ForwardCtrl.scala:10:7, :24:26, :29:27, :30:31, :31:5, :32:28, :43:{27,53}, :44:31, :45:5, :46:28, :56:{33,42}, :57:28
  assign io_out_data_src2_rdata =
    io_in_regfile_src2_raddr == 5'h0
      ? 64'h0
      : _GEN & io_in_forward_exe_waddr == io_in_regfile_src2_raddr
          ? io_in_forward_exe_wdata
          : io_in_forward_mem_wen & io_in_forward_mem_waddr == io_in_regfile_src2_raddr
              ? io_in_forward_mem_wdata
              : io_in_regfile_src2_rdata;	// playground/src/pipeline/decode/ForwardCtrl.scala:10:7, :25:26, :35:27, :36:31, :37:5, :38:28, :43:27, :49:53, :50:31, :51:5, :52:28, :56:33, :57:28, :59:{33,42}, :60:28
endmodule

module DecodeUnit(	// playground/src/pipeline/decode/DecodeUnit.scala:14:7
  output        io_ctrl_src_info_src1_ren,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [4:0]  io_ctrl_src_info_src1_raddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output        io_ctrl_src_info_src2_ren,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [4:0]  io_ctrl_src_info_src2_raddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_decodeStage_data_inst,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input         io_decodeStage_data_valid,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_decodeStage_data_pc,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [4:0]  io_regfile_src1_raddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_regfile_src1_rdata,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [4:0]  io_regfile_src2_raddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_regfile_src2_rdata,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input         io_forward_exe_wen,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [4:0]  io_forward_exe_waddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_forward_exe_wdata,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input         io_forward_is_load,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
                io_forward_mem_wen,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [4:0]  io_forward_mem_waddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  input  [63:0] io_forward_mem_wdata,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [63:0] io_executeStage_data_pc,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output        io_executeStage_data_info_valid,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [2:0]  io_executeStage_data_info_fusel,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [6:0]  io_executeStage_data_info_op,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output        io_executeStage_data_info_reg_wen,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [4:0]  io_executeStage_data_info_reg_waddr,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
  output [63:0] io_executeStage_data_info_imm,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
                io_executeStage_data_src_info_src1_data,	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
                io_executeStage_data_src_info_src2_data	// playground/src/pipeline/decode/DecodeUnit.scala:15:14
);

  wire [63:0] _ForwardCtrl_io_out_data_src1_rdata;	// playground/src/pipeline/decode/DecodeUnit.scala:28:27
  wire [63:0] _ForwardCtrl_io_out_data_src2_rdata;	// playground/src/pipeline/decode/DecodeUnit.scala:28:27
  wire        _Decoder_io_out_info_src1_ren;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  wire [4:0]  _Decoder_io_out_info_src1_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  wire        _Decoder_io_out_info_src2_ren;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  wire [4:0]  _Decoder_io_out_info_src2_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  wire [63:0] _Decoder_io_out_info_imm;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  wire [63:0] _Decoder_io_out_info_inst;	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
  Decoder Decoder (	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
    .io_in_inst             (io_decodeStage_data_inst),
    .io_out_info_src1_ren   (_Decoder_io_out_info_src1_ren),
    .io_out_info_src1_raddr (_Decoder_io_out_info_src1_raddr),
    .io_out_info_src2_ren   (_Decoder_io_out_info_src2_ren),
    .io_out_info_src2_raddr (_Decoder_io_out_info_src2_raddr),
    .io_out_info_fusel      (io_executeStage_data_info_fusel),
    .io_out_info_op         (io_executeStage_data_info_op),
    .io_out_info_reg_wen    (io_executeStage_data_info_reg_wen),
    .io_out_info_reg_waddr  (io_executeStage_data_info_reg_waddr),
    .io_out_info_imm        (_Decoder_io_out_info_imm),
    .io_out_info_inst       (_Decoder_io_out_info_inst)
  );
  ForwardCtrl ForwardCtrl (	// playground/src/pipeline/decode/DecodeUnit.scala:28:27
    .io_in_forward_exe_wen    (io_forward_exe_wen),
    .io_in_forward_exe_waddr  (io_forward_exe_waddr),
    .io_in_forward_exe_wdata  (io_forward_exe_wdata),
    .io_in_forward_is_load    (io_forward_is_load),
    .io_in_forward_mem_wen    (io_forward_mem_wen),
    .io_in_forward_mem_waddr  (io_forward_mem_waddr),
    .io_in_forward_mem_wdata  (io_forward_mem_wdata),
    .io_in_regfile_src1_raddr (_Decoder_io_out_info_src1_raddr),	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
    .io_in_regfile_src1_rdata (io_regfile_src1_rdata),
    .io_in_regfile_src2_raddr (_Decoder_io_out_info_src2_raddr),	// playground/src/pipeline/decode/DecodeUnit.scala:25:23
    .io_in_regfile_src2_rdata (io_regfile_src2_rdata),
    .io_out_data_src1_rdata   (_ForwardCtrl_io_out_data_src1_rdata),
    .io_out_data_src2_rdata   (_ForwardCtrl_io_out_data_src2_rdata)
  );
  assign io_ctrl_src_info_src1_ren = _Decoder_io_out_info_src1_ren;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_ctrl_src_info_src1_raddr = _Decoder_io_out_info_src1_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_ctrl_src_info_src2_ren = _Decoder_io_out_info_src2_ren;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_ctrl_src_info_src2_raddr = _Decoder_io_out_info_src2_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_regfile_src1_raddr = _Decoder_io_out_info_src1_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_regfile_src2_raddr = _Decoder_io_out_info_src2_raddr;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_executeStage_data_pc = io_decodeStage_data_pc;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7
  assign io_executeStage_data_info_valid = io_decodeStage_data_valid;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7
  assign io_executeStage_data_info_imm = _Decoder_io_out_info_imm;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23
  assign io_executeStage_data_src_info_src1_data =
    _Decoder_io_out_info_src1_ren
      ? _ForwardCtrl_io_out_data_src1_rdata
      : _Decoder_io_out_info_inst[6:0] == 7'h37 ? 64'h0 : io_decodeStage_data_pc;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23, :28:27, :53:{17,24}, src/main/scala/chisel3/util/Mux.scala:126:16
  assign io_executeStage_data_src_info_src2_data =
    _Decoder_io_out_info_src2_ren
      ? _ForwardCtrl_io_out_data_src2_rdata
      : _Decoder_io_out_info_imm;	// playground/src/pipeline/decode/DecodeUnit.scala:14:7, :25:23, :28:27, :56:49
endmodule

module ARegFile(	// playground/src/pipeline/decode/ARegfile.scala:25:7
  input         clock,	// playground/src/pipeline/decode/ARegfile.scala:25:7
                reset,	// playground/src/pipeline/decode/ARegfile.scala:25:7
  input  [4:0]  io_read_src1_raddr,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  output [63:0] io_read_src1_rdata,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  input  [4:0]  io_read_src2_raddr,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  output [63:0] io_read_src2_rdata,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  input         io_write_wen,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  input  [4:0]  io_write_waddr,	// playground/src/pipeline/decode/ARegfile.scala:26:14
  input  [63:0] io_write_wdata	// playground/src/pipeline/decode/ARegfile.scala:26:14
);

  reg  [63:0]       regs_0;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_1;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_2;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_3;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_4;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_5;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_6;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_7;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_8;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_9;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_10;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_11;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_12;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_13;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_14;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_15;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_16;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_17;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_18;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_19;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_20;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_21;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_22;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_23;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_24;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_25;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_26;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_27;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_28;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_29;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_30;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  reg  [63:0]       regs_31;	// playground/src/pipeline/decode/ARegfile.scala:32:21
  wire [31:0][63:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// playground/src/pipeline/decode/ARegfile.scala:32:21, :44:24
  always @(posedge clock) begin	// playground/src/pipeline/decode/ARegfile.scala:25:7
    if (reset) begin	// playground/src/pipeline/decode/ARegfile.scala:25:7
      regs_0 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_1 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_2 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_3 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_4 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_5 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_6 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_7 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_8 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_9 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_10 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_11 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_12 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_13 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_14 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_15 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_16 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_17 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_18 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_19 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_20 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_21 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_22 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_23 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_24 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_25 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_26 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_27 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_28 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_29 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_30 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
      regs_31 <= 64'h0;	// playground/src/pipeline/decode/ARegfile.scala:32:{21,29}
    end
    else begin	// playground/src/pipeline/decode/ARegfile.scala:25:7
      automatic logic _GEN_0 = io_write_wen & (|io_write_waddr);	// playground/src/pipeline/decode/ARegfile.scala:35:{21,39}
      if (_GEN_0 & ~(|io_write_waddr))	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,39,48}, :36:26
        regs_0 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_1 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h2)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_2 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h3)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_3 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h4)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_4 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h5)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_5 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h6)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_6 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h7)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_7 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h8)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_8 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h9)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_9 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hA)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_10 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hB)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_11 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hC)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_12 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hD)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_13 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hE)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_14 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'hF)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_15 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h10)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_16 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h11)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_17 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h12)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_18 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h13)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_19 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h14)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_20 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h15)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_21 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h16)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_22 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h17)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_23 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h18)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_24 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h19)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_25 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1A)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_26 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1B)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_27 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1C)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_28 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1D)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_29 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & io_write_waddr == 5'h1E)	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_30 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
      if (_GEN_0 & (&io_write_waddr))	// playground/src/pipeline/decode/ARegfile.scala:32:21, :35:{21,48}, :36:26
        regs_31 <= io_write_wdata;	// playground/src/pipeline/decode/ARegfile.scala:32:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/decode/ARegfile.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/decode/ARegfile.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/decode/ARegfile.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/decode/ARegfile.scala:25:7
      automatic logic [31:0] _RANDOM[0:63];	// playground/src/pipeline/decode/ARegfile.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/decode/ARegfile.scala:25:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/decode/ARegfile.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/decode/ARegfile.scala:25:7
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM[i[5:0]] = `RANDOM;	// playground/src/pipeline/decode/ARegfile.scala:25:7
        end	// playground/src/pipeline/decode/ARegfile.scala:25:7
        regs_0 = {_RANDOM[6'h0], _RANDOM[6'h1]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_1 = {_RANDOM[6'h2], _RANDOM[6'h3]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_2 = {_RANDOM[6'h4], _RANDOM[6'h5]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_3 = {_RANDOM[6'h6], _RANDOM[6'h7]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_4 = {_RANDOM[6'h8], _RANDOM[6'h9]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_5 = {_RANDOM[6'hA], _RANDOM[6'hB]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_6 = {_RANDOM[6'hC], _RANDOM[6'hD]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_7 = {_RANDOM[6'hE], _RANDOM[6'hF]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_8 = {_RANDOM[6'h10], _RANDOM[6'h11]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_9 = {_RANDOM[6'h12], _RANDOM[6'h13]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_10 = {_RANDOM[6'h14], _RANDOM[6'h15]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_11 = {_RANDOM[6'h16], _RANDOM[6'h17]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_12 = {_RANDOM[6'h18], _RANDOM[6'h19]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_13 = {_RANDOM[6'h1A], _RANDOM[6'h1B]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_14 = {_RANDOM[6'h1C], _RANDOM[6'h1D]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_15 = {_RANDOM[6'h1E], _RANDOM[6'h1F]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_16 = {_RANDOM[6'h20], _RANDOM[6'h21]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_17 = {_RANDOM[6'h22], _RANDOM[6'h23]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_18 = {_RANDOM[6'h24], _RANDOM[6'h25]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_19 = {_RANDOM[6'h26], _RANDOM[6'h27]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_20 = {_RANDOM[6'h28], _RANDOM[6'h29]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_21 = {_RANDOM[6'h2A], _RANDOM[6'h2B]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_22 = {_RANDOM[6'h2C], _RANDOM[6'h2D]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_23 = {_RANDOM[6'h2E], _RANDOM[6'h2F]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_24 = {_RANDOM[6'h30], _RANDOM[6'h31]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_25 = {_RANDOM[6'h32], _RANDOM[6'h33]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_26 = {_RANDOM[6'h34], _RANDOM[6'h35]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_27 = {_RANDOM[6'h36], _RANDOM[6'h37]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_28 = {_RANDOM[6'h38], _RANDOM[6'h39]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_29 = {_RANDOM[6'h3A], _RANDOM[6'h3B]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_30 = {_RANDOM[6'h3C], _RANDOM[6'h3D]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
        regs_31 = {_RANDOM[6'h3E], _RANDOM[6'h3F]};	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/decode/ARegfile.scala:25:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/decode/ARegfile.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_src1_rdata =
    io_read_src1_raddr == 5'h0
      ? 64'h0
      : io_write_wen & io_read_src1_raddr == io_write_waddr
          ? io_write_wdata
          : _GEN[io_read_src1_raddr];	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:29, :35:39, :41:{27,36}, :42:24, :44:24, :45:{23,45,65}, :46:26
  assign io_read_src2_rdata =
    io_read_src2_raddr == 5'h0
      ? 64'h0
      : io_write_wen & io_read_src2_raddr == io_write_waddr
          ? io_write_wdata
          : _GEN[io_read_src2_raddr];	// playground/src/pipeline/decode/ARegfile.scala:25:7, :32:29, :35:39, :44:24, :50:{27,36}, :51:24, :53:24, :54:{23,45,65}, :55:26
endmodule

module ExecuteStage(	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
  input         clock,	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
                reset,	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
                io_ctrl_allow_to_go,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
                io_ctrl_do_flush,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input  [63:0] io_decodeUnit_data_pc,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input         io_decodeUnit_data_info_valid,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input  [2:0]  io_decodeUnit_data_info_fusel,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input  [6:0]  io_decodeUnit_data_info_op,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input         io_decodeUnit_data_info_reg_wen,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input  [4:0]  io_decodeUnit_data_info_reg_waddr,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  input  [63:0] io_decodeUnit_data_info_imm,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
                io_decodeUnit_data_src_info_src1_data,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
                io_decodeUnit_data_src_info_src2_data,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output [63:0] io_executeUnit_data_pc,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output        io_executeUnit_data_info_valid,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output [2:0]  io_executeUnit_data_info_fusel,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output [6:0]  io_executeUnit_data_info_op,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output        io_executeUnit_data_info_reg_wen,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output [4:0]  io_executeUnit_data_info_reg_waddr,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
  output [63:0] io_executeUnit_data_info_imm,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
                io_executeUnit_data_src_info_src1_data,	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
                io_executeUnit_data_src_info_src2_data	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
);

  reg [63:0] data_pc;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg        data_info_valid;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [2:0]  data_info_fusel;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [6:0]  data_info_op;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg        data_info_reg_wen;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [4:0]  data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [63:0] data_info_imm;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [63:0] data_src_info_src1_data;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  reg [63:0] data_src_info_src2_data;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
  always @(posedge clock) begin	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
    if (reset) begin	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      data_pc <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_valid <= 1'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_fusel <= 3'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_op <= 7'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_reg_wen <= 1'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_reg_waddr <= 5'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_info_imm <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_src_info_src1_data <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      data_src_info_src2_data <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
    end
    else begin	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      if (io_ctrl_do_flush) begin	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
        data_pc <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_info_fusel <= 3'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_info_op <= 7'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_info_reg_waddr <= 5'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_info_imm <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_src_info_src1_data <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
        data_src_info_src2_data <= 64'h0;	// playground/src/pipeline/execute/ExecuteStage.scala:26:{21,34}
      end
      else if (io_ctrl_allow_to_go) begin	// playground/src/pipeline/execute/ExecuteStage.scala:20:14
        data_pc <= io_decodeUnit_data_pc;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_info_fusel <= io_decodeUnit_data_info_fusel;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_info_op <= io_decodeUnit_data_info_op;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_info_reg_waddr <= io_decodeUnit_data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_info_imm <= io_decodeUnit_data_info_imm;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_src_info_src1_data <= io_decodeUnit_data_src_info_src1_data;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
        data_src_info_src2_data <= io_decodeUnit_data_src_info_src2_data;	// playground/src/pipeline/execute/ExecuteStage.scala:26:21
      end
      data_info_valid <=
        ~io_ctrl_do_flush
        & (io_ctrl_allow_to_go ? io_decodeUnit_data_info_valid : data_info_valid);	// playground/src/pipeline/execute/ExecuteStage.scala:26:21, :28:26, :29:10, :30:35, :31:10
      data_info_reg_wen <=
        ~io_ctrl_do_flush
        & (io_ctrl_allow_to_go ? io_decodeUnit_data_info_reg_wen : data_info_reg_wen);	// playground/src/pipeline/execute/ExecuteStage.scala:26:21, :28:26, :29:10, :30:35, :31:10
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      automatic logic [31:0] _RANDOM[0:10];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
        end	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
        data_pc = {_RANDOM[4'h0], _RANDOM[4'h1]};	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_valid = _RANDOM[4'h2][0];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_fusel = _RANDOM[4'h2][16:14];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_op = _RANDOM[4'h2][23:17];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_reg_wen = _RANDOM[4'h2][24];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_reg_waddr = _RANDOM[4'h2][29:25];	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_info_imm = {_RANDOM[4'h2][31:30], _RANDOM[4'h3], _RANDOM[4'h4][29:0]};	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_src_info_src1_data =
          {_RANDOM[4'h6][31:30], _RANDOM[4'h7], _RANDOM[4'h8][29:0]};	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
        data_src_info_src2_data =
          {_RANDOM[4'h8][31:30], _RANDOM[4'h9], _RANDOM[4'hA][29:0]};	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/execute/ExecuteStage.scala:19:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_executeUnit_data_pc = data_pc;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_valid = data_info_valid;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_fusel = data_info_fusel;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_op = data_info_op;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_reg_wen = data_info_reg_wen;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_reg_waddr = data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_info_imm = data_info_imm;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_src_info_src1_data = data_src_info_src1_data;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
  assign io_executeUnit_data_src_info_src2_data = data_src_info_src2_data;	// playground/src/pipeline/execute/ExecuteStage.scala:19:7, :26:21
endmodule

module Alu(	// playground/src/pipeline/execute/fu/Alu.scala:8:7
  input  [6:0]  io_info_op,	// playground/src/pipeline/execute/fu/Alu.scala:9:14
  input  [63:0] io_src_info_src1_data,	// playground/src/pipeline/execute/fu/Alu.scala:9:14
                io_src_info_src2_data,	// playground/src/pipeline/execute/fu/Alu.scala:9:14
  output [63:0] io_result	// playground/src/pipeline/execute/fu/Alu.scala:9:14
);

  wire [64:0]  _sum_T_3 =
    {1'h0, io_src_info_src1_data} + {1'h0, io_src_info_src2_data ^ {64{~(io_info_op[5])}}}
    + {64'h0, ~(io_info_op[5])};	// playground/src/defines/isa/Instructions.scala:61:34, playground/src/pipeline/execute/fu/Alu.scala:17:16, :18:{22,31,37,54}
  wire [63:0]  xor_0 = io_src_info_src1_data ^ io_src_info_src2_data;	// playground/src/pipeline/execute/fu/Alu.scala:19:21
  wire [63:0]  shsrc1 =
    io_info_op == 7'h1D
      ? {{32{io_src_info_src1_data[31]}}, io_src_info_src1_data[31:0]}
      : io_info_op == 7'h15
          ? {32'h0, io_src_info_src1_data[31:0]}
          : io_src_info_src1_data;	// playground/src/defines/Util.scala:9:20, :10:{44,49}, :17:44, playground/src/pipeline/execute/fu/Alu.scala:23:48, :25:40
  wire [5:0]   shamt =
    io_info_op[4] ? {1'h0, io_src_info_src2_data[4:0]} : io_src_info_src2_data[5:0];	// playground/src/defines/isa/Instructions.scala:60:34, playground/src/pipeline/execute/fu/Alu.scala:18:22, :29:{18,47,75}
  wire [126:0] _res_T_1 = {63'h0, shsrc1} << shamt;	// playground/src/defines/Util.scala:17:44, playground/src/pipeline/execute/fu/Alu.scala:23:48, :29:18, :32:34
  wire [63:0]  _GEN = {58'h0, shamt};	// playground/src/pipeline/execute/fu/Alu.scala:29:18, :36:33
  wire [63:0]  res =
    io_info_op[3:0] == 4'hD
      ? $signed($signed(shsrc1) >>> _GEN)
      : io_info_op[3:0] == 4'h7
          ? io_src_info_src1_data & io_src_info_src2_data
          : io_info_op[3:0] == 4'h6
              ? io_src_info_src1_data | io_src_info_src2_data
              : io_info_op[3:0] == 4'h5
                  ? shsrc1 >> _GEN
                  : io_info_op[3:0] == 4'h4
                      ? xor_0
                      : io_info_op[3:0] == 4'h3
                          ? {63'h0, ~(_sum_T_3[64])}
                          : io_info_op[3:0] == 4'h2
                              ? {63'h0, xor_0[63] ^ ~(_sum_T_3[64])}
                              : io_info_op[3:0] == 4'h1 ? _res_T_1[63:0] : _sum_T_3[63:0];	// playground/src/defines/Util.scala:17:44, playground/src/pipeline/execute/fu/Alu.scala:18:54, :19:21, :20:{16,20}, :21:{19,30}, :23:48, :30:{25,37}, :32:{34,43}, :36:33, :37:31, :38:31, :39:41
  assign io_result = io_info_op[4] ? {{32{res[31]}}, res[31:0]} : res;	// playground/src/defines/Util.scala:9:20, :10:49, playground/src/defines/isa/Instructions.scala:60:34, playground/src/pipeline/execute/fu/Alu.scala:8:7, :30:37, :42:{19,60}
endmodule

module Bru(	// playground/src/pipeline/execute/fu/Bru.scala:8:7
  input  [63:0] io_in_pc,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  input         io_in_info_valid,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  input  [2:0]  io_in_info_fusel,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  input  [6:0]  io_in_info_op,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  input  [63:0] io_in_info_imm,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
                io_in_src_info_src1_data,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
                io_in_src_info_src2_data,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  output        io_out_branch,	// playground/src/pipeline/execute/fu/Bru.scala:9:14
  output [63:0] io_out_target	// playground/src/pipeline/execute/fu/Bru.scala:9:14
);

  wire [64:0] _adder_T_3 =
    {1'h0, io_in_src_info_src1_data}
    + {1'h0, io_in_src_info_src2_data ^ {64{~(io_in_info_op[3])}}}
    + {64'h0, ~(io_in_info_op[3])};	// playground/src/defines/isa/Instructions.scala:74:{36,41}, playground/src/pipeline/execute/fu/Bru.scala:25:16, :26:{22,31,37,54}
  wire [63:0] xor_0 = io_in_src_info_src1_data ^ io_in_src_info_src2_data;	// playground/src/pipeline/execute/fu/Bru.scala:27:21
  assign io_out_branch =
    io_in_info_fusel == 3'h5 & io_in_info_valid
    & (io_in_info_op[3]
       | (io_in_info_op[2:1] == 2'h0 & xor_0 == 64'h0 | io_in_info_op[2:1] == 2'h2
          & (xor_0[63] ^ ~(_adder_T_3[64])) | (&(io_in_info_op[2:1])) & ~(_adder_T_3[64]))
       ^ io_in_info_op[0]);	// playground/src/defines/Util.scala:22:34, playground/src/defines/isa/Instructions.scala:74:41, :77:40, :78:40, playground/src/pipeline/execute/fu/Bru.scala:8:7, :21:22, :26:{37,54}, :27:21, :28:{16,22}, :29:{19,30}, :31:53, :37:67, :41:{26,37}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_target =
    io_in_info_op == 7'hA
      ? io_in_src_info_src1_data + io_in_src_info_src2_data & 64'hFFFFFFFFFFFFFFFE
      : io_in_pc + io_in_info_imm;	// playground/src/pipeline/execute/fu/Bru.scala:8:7, :39:20, :42:{23,40,48,50,75}
endmodule

module Mul(	// playground/src/pipeline/execute/fu/Mul.scala:9:7
  input  [64:0]  io_src1,	// playground/src/pipeline/execute/fu/Mul.scala:10:14
                 io_src2,	// playground/src/pipeline/execute/fu/Mul.scala:10:14
  output [127:0] io_result	// playground/src/pipeline/execute/fu/Mul.scala:10:14
);

  assign io_result = {{63{io_src1[64]}}, io_src1} * {{63{io_src2[64]}}, io_src2};	// playground/src/pipeline/execute/fu/Mul.scala:9:7, :18:32
endmodule

module Div(	// playground/src/pipeline/execute/fu/Div.scala:9:7
  input  [63:0]  io_src1,	// playground/src/pipeline/execute/fu/Div.scala:10:14
                 io_src2,	// playground/src/pipeline/execute/fu/Div.scala:10:14
  input          io_signed,	// playground/src/pipeline/execute/fu/Div.scala:10:14
  output [127:0] io_result	// playground/src/pipeline/execute/fu/Div.scala:10:14
);

  wire [63:0] dividend_abs = io_src1[63] & io_signed ? 64'h0 - io_src1 : io_src1;	// playground/src/pipeline/execute/fu/Div.scala:20:{32,43}, :23:{25,44}, :30:51
  wire [63:0] divisor_abs = io_src2[63] & io_signed ? 64'h0 - io_src2 : io_src2;	// playground/src/pipeline/execute/fu/Div.scala:21:{32,43}, :23:44, :24:{25,43}, :30:51
  wire [63:0] quotient_abs = dividend_abs / divisor_abs;	// playground/src/pipeline/execute/fu/Div.scala:23:25, :24:25, :29:36
  wire [63:0] _remainder_abs_T_1 = dividend_abs - quotient_abs * divisor_abs;	// playground/src/pipeline/execute/fu/Div.scala:23:25, :24:25, :29:36, :30:{36,51}
  wire        _GEN = io_src2 == 64'h0;	// playground/src/pipeline/execute/fu/Div.scala:30:51, :37:16
  assign io_result =
    {_GEN
       ? io_src1
       : io_src1[63] & io_signed ? 64'h0 - _remainder_abs_T_1 : _remainder_abs_T_1,
     _GEN
       ? 64'hFFFFFFFFFFFFFFFF
       : (io_src1[63] ^ io_src2[63]) & io_signed ? 64'h0 - quotient_abs : quotient_abs};	// playground/src/pipeline/execute/fu/Div.scala:9:7, :20:32, :21:32, :23:44, :26:{45,66}, :27:44, :29:36, :30:{36,51}, :35:{13,19,38}, :36:{13,19,39}, :37:{16,25}, :38:15, :39:15, :42:19
endmodule

module Mdu(	// playground/src/pipeline/execute/fu/Mdu.scala:9:7
  input  [6:0]  io_info_op,	// playground/src/pipeline/execute/fu/Mdu.scala:10:14
  input  [63:0] io_src_info_src1_data,	// playground/src/pipeline/execute/fu/Mdu.scala:10:14
                io_src_info_src2_data,	// playground/src/pipeline/execute/fu/Mdu.scala:10:14
  output [63:0] io_result	// playground/src/pipeline/execute/fu/Mdu.scala:10:14
);

  wire [127:0] _Div_io_result;	// playground/src/pipeline/execute/fu/Mdu.scala:18:19
  wire [127:0] _Mul_io_result;	// playground/src/pipeline/execute/fu/Mdu.scala:17:19
  wire [64:0]  _GEN = {1'h0, io_src_info_src1_data};	// playground/src/defines/Util.scala:17:44
  wire [64:0]  _GEN_0 = {io_src_info_src1_data[63], io_src_info_src1_data};	// playground/src/defines/Util.scala:9:20, :10:44
  wire         _GEN_1 = io_info_op[1:0] == 2'h1;	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Mdu.scala:37:28
  wire         _GEN_2 = io_info_op[1:0] == 2'h2;	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Mdu.scala:37:28
  wire [64:0]  _GEN_3 = {1'h0, io_src_info_src2_data};	// playground/src/defines/Util.scala:17:44
  wire         _GEN_4 = io_info_op[2] & ~(io_info_op[0]);	// playground/src/defines/isa/Instructions.scala:140:31, :141:{39,42,45}
  wire [63:0]  result =
    io_info_op[2]
      ? (io_info_op[1] ? _Div_io_result[127:64] : _Div_io_result[63:0])
      : (|(io_info_op[1:0])) ? _Mul_io_result[127:64] : _Mul_io_result[63:0];	// playground/src/defines/Util.scala:22:34, playground/src/defines/isa/Instructions.scala:140:31, playground/src/pipeline/execute/fu/Mdu.scala:17:19, :18:19, :37:28, :46:{23,62,87}, :47:{23,26,41,73}, :48:23
  Mul Mul (	// playground/src/pipeline/execute/fu/Mdu.scala:17:19
    .io_src1
      (((|(io_info_op[1:0])) ? 65'h0 : _GEN) | (_GEN_1 ? _GEN_0 : 65'h0)
       | (_GEN_2 ? _GEN_0 : 65'h0) | ((&(io_info_op[1:0])) ? _GEN : 65'h0)),	// playground/src/defines/Util.scala:10:44, :17:44, :22:34, playground/src/pipeline/execute/fu/Mdu.scala:37:28, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_src2
      (((|(io_info_op[1:0])) ? 65'h0 : _GEN_3)
       | (_GEN_1 ? {io_src_info_src2_data[63], io_src_info_src2_data} : 65'h0)
       | (_GEN_2 ? _GEN_3 : 65'h0) | ((&(io_info_op[1:0])) ? _GEN_3 : 65'h0)),	// playground/src/defines/Util.scala:9:20, :10:44, :17:44, :22:34, playground/src/pipeline/execute/fu/Mdu.scala:37:28, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_result (_Mul_io_result)
  );
  Div Div (	// playground/src/pipeline/execute/fu/Mdu.scala:18:19
    .io_src1
      (io_info_op[3]
         ? {{32{_GEN_4 & io_src_info_src1_data[31]}}, io_src_info_src1_data[31:0]}
         : io_src_info_src1_data),	// playground/src/defines/Util.scala:9:20, :10:{44,49}, :17:44, playground/src/defines/isa/Instructions.scala:141:39, :142:31, playground/src/pipeline/execute/fu/Mdu.scala:41:{8,18,58}
    .io_src2
      (io_info_op[3]
         ? {{32{_GEN_4 & io_src_info_src2_data[31]}}, io_src_info_src2_data[31:0]}
         : io_src_info_src2_data),	// playground/src/defines/Util.scala:9:20, :10:{44,49}, :17:44, playground/src/defines/isa/Instructions.scala:141:39, :142:31, playground/src/pipeline/execute/fu/Mdu.scala:41:{8,18,58}
    .io_signed (_GEN_4),	// playground/src/defines/isa/Instructions.scala:141:39
    .io_result (_Div_io_result)
  );
  assign io_result = io_info_op[3] ? {{32{result[31]}}, result[31:0]} : result;	// playground/src/defines/Util.scala:9:20, :10:{44,49}, playground/src/defines/isa/Instructions.scala:142:31, playground/src/pipeline/execute/fu/Mdu.scala:9:7, :48:23, :50:{19,45}
endmodule

module Lsu(	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
  input         clock,	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
                io_info_valid,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  input  [2:0]  io_info_fusel,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  input  [6:0]  io_info_op,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  input  [63:0] io_info_imm,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
                io_src_info_src1_data,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
                io_src_info_src2_data,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  output        io_dataSram_en,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  output [31:0] io_dataSram_addr,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  output [63:0] io_dataSram_wdata,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  output [7:0]  io_dataSram_wen,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  input  [63:0] io_dataSram_rdata,	// playground/src/pipeline/execute/fu/Lsu.scala:11:14
  input         allow_to_go__bore,
  output [63:0] result__bore,
  input  [63:0] mem_addr__bore,
  input  [6:0]  mem_op__bore
);

  wire        valid = io_info_valid & io_info_fusel == 3'h1 & allow_to_go__bore;	// playground/src/pipeline/execute/fu/Lsu.scala:64:{50,65}
  wire [63:0] _addr_T = io_src_info_src1_data + io_info_imm;	// playground/src/pipeline/execute/fu/Lsu.scala:68:41
  wire        _req_wmask_T_1 = io_info_op[1:0] == 2'h1;	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :70:21
  wire        _req_wmask_T_2 = io_info_op[1:0] == 2'h2;	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :70:21
  wire [14:0] req_wmask =
    {7'h0,
     {4'h0,
      {2'h0, {1'h0, ~(|(io_info_op[1:0]))} | {2{_req_wmask_T_1}}} | {4{_req_wmask_T_2}}}
       | {8{&(io_info_op[1:0])}}} << _addr_T[2:0];	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :29:{7,14}, :68:41, :70:21, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [63:0] _rdata64_T_17 = mem_addr__bore[2:0] == 3'h0 ? io_dataSram_rdata : 64'h0;	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [55:0] _GEN =
    _rdata64_T_17[55:0] | (mem_addr__bore[2:0] == 3'h1 ? io_dataSram_rdata[63:8] : 56'h0);	// playground/src/defines/Util.scala:10:49, :22:34, playground/src/pipeline/execute/fu/Lsu.scala:64:50, :81:13, :84:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [47:0] _GEN_0 =
    _GEN[47:0] | (mem_addr__bore[2:0] == 3'h2 ? io_dataSram_rdata[63:16] : 48'h0);	// playground/src/defines/Util.scala:10:49, :22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :85:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [39:0] _GEN_1 =
    _GEN_0[39:0] | (mem_addr__bore[2:0] == 3'h3 ? io_dataSram_rdata[63:24] : 40'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :86:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [31:0] _GEN_2 =
    _GEN_1[31:0] | (mem_addr__bore[2:0] == 3'h4 ? io_dataSram_rdata[63:32] : 32'h0);	// playground/src/defines/Util.scala:10:49, :22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :87:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [23:0] _GEN_3 =
    _GEN_2[23:0] | (mem_addr__bore[2:0] == 3'h5 ? io_dataSram_rdata[63:40] : 24'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :88:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [15:0] _GEN_4 =
    _GEN_3[15:0] | (mem_addr__bore[2:0] == 3'h6 ? io_dataSram_rdata[63:48] : 16'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :89:24, src/main/scala/chisel3/util/Mux.scala:30:73
  wire [7:0]  _rdata_partial_result_T_9 =
    _GEN_4[7:0] | ((&(mem_addr__bore[2:0])) ? io_dataSram_rdata[63:56] : 8'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:81:13, :90:24, :126:40, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [63:0] addr_last;	// playground/src/pipeline/execute/fu/Lsu.scala:123:28
  wire [63:0] result =
    ~(mem_op__bore[3]) & mem_op__bore != 7'h3
      ? (mem_op__bore == 7'h0
           ? {{56{_rdata_partial_result_T_9[7]}}, _rdata_partial_result_T_9}
           : 64'h0)
        | (mem_op__bore == 7'h1
             ? {{48{_GEN_4[15]}}, _GEN_4[15:8], _rdata_partial_result_T_9}
             : 64'h0)
        | (mem_op__bore == 7'h2
             ? {{32{_GEN_2[31]}},
                _GEN_2[31:24],
                _GEN_3[23:16],
                _GEN_4[15:8],
                _rdata_partial_result_T_9}
             : 64'h0)
        | (mem_op__bore == 7'h4 ? {56'h0, _rdata_partial_result_T_9} : 64'h0)
        | (mem_op__bore == 7'h5
             ? {48'h0, _GEN_4[15:8], _rdata_partial_result_T_9}
             : 64'h0)
        | (mem_op__bore == 7'h6
             ? {32'h0,
                _GEN_2[31:24],
                _GEN_3[23:16],
                _GEN_4[15:8],
                _rdata_partial_result_T_9}
             : 64'h0)
      : {_rdata64_T_17[63:56],
         _GEN[55:48],
         _GEN_0[47:40],
         _GEN_1[39:32],
         _GEN_2[31:24],
         _GEN_3[23:16],
         _GEN_4[15:8],
         _rdata_partial_result_T_9};	// playground/src/defines/Util.scala:9:20, :10:{44,49}, :17:44, :22:34, playground/src/defines/isa/Instructions.scala:109:39, playground/src/pipeline/execute/fu/Lsu.scala:29:7, :78:{26,53,64}, :106:49, :107:49, :108:49, :130:20, :131:16, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
    if (allow_to_go__bore)
      addr_last <= _addr_T;	// playground/src/pipeline/execute/fu/Lsu.scala:68:41, :123:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
      automatic logic [31:0] _RANDOM[0:1];	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
        end	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
        addr_last = {_RANDOM[1'h0], _RANDOM[1'h1]};	// playground/src/pipeline/execute/fu/Lsu.scala:10:7, :123:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/execute/fu/Lsu.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dataSram_en =
    valid
    & (~(|(io_info_op[1:0])) | io_info_op[1:0] == 2'h1 & ~(_addr_T[0])
       | io_info_op[1:0] == 2'h2 & _addr_T[1:0] == 2'h0 | (&(io_info_op[1:0]))
       & _addr_T[2:0] == 3'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :29:14, :64:65, :68:41, :70:21, :118:{23,27}, :119:{23,30}, :120:30, :125:30, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_dataSram_addr = allow_to_go__bore ? _addr_T[31:0] : addr_last[31:0];	// playground/src/pipeline/execute/fu/Lsu.scala:10:7, :68:41, :123:28, :127:27
  assign io_dataSram_wdata =
    ((|(io_info_op[1:0])) ? 64'h0 : {2{{2{{2{io_src_info_src2_data[7:0]}}}}}})
    | (_req_wmask_T_1 ? {2{{2{io_src_info_src2_data[15:0]}}}} : 64'h0)
    | (_req_wmask_T_2 ? {2{io_src_info_src2_data[31:0]}} : 64'h0)
    | ((&(io_info_op[1:0])) ? io_src_info_src2_data : 64'h0);	// playground/src/defines/Util.scala:22:34, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :35:{24,32}, :36:{24,32}, :37:{24,32}, :70:21, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_dataSram_wen = req_wmask[7:0] & {8{valid & io_info_op[3]}};	// playground/src/defines/isa/Instructions.scala:109:39, playground/src/pipeline/execute/fu/Lsu.scala:10:7, :29:7, :64:65, :67:25, :126:{34,40}
  assign result__bore = result;	// playground/src/pipeline/execute/fu/Lsu.scala:10:7, :130:20
endmodule

module Fu(	// playground/src/pipeline/execute/Fu.scala:9:7
  input         clock,	// playground/src/pipeline/execute/Fu.scala:9:7
  input  [63:0] io_data_pc,	// playground/src/pipeline/execute/Fu.scala:10:14
  input         io_data_info_valid,	// playground/src/pipeline/execute/Fu.scala:10:14
  input  [2:0]  io_data_info_fusel,	// playground/src/pipeline/execute/Fu.scala:10:14
  input  [6:0]  io_data_info_op,	// playground/src/pipeline/execute/Fu.scala:10:14
  input  [63:0] io_data_info_imm,	// playground/src/pipeline/execute/Fu.scala:10:14
                io_data_src_info_src1_data,	// playground/src/pipeline/execute/Fu.scala:10:14
                io_data_src_info_src2_data,	// playground/src/pipeline/execute/Fu.scala:10:14
  output [63:0] io_data_rd_info_wdata_0,	// playground/src/pipeline/execute/Fu.scala:10:14
                io_data_rd_info_wdata_2,	// playground/src/pipeline/execute/Fu.scala:10:14
                io_data_rd_info_wdata_5,	// playground/src/pipeline/execute/Fu.scala:10:14
  output        io_dataSram_en,	// playground/src/pipeline/execute/Fu.scala:10:14
  output [31:0] io_dataSram_addr,	// playground/src/pipeline/execute/Fu.scala:10:14
  output [63:0] io_dataSram_wdata,	// playground/src/pipeline/execute/Fu.scala:10:14
  output [7:0]  io_dataSram_wen,	// playground/src/pipeline/execute/Fu.scala:10:14
  input  [63:0] io_dataSram_rdata,	// playground/src/pipeline/execute/Fu.scala:10:14
  output        io_ctrl_flush,	// playground/src/pipeline/execute/Fu.scala:10:14
  output [63:0] io_ctrl_target,	// playground/src/pipeline/execute/Fu.scala:10:14
  input         Lsu_allow_to_go__bore,
  output [63:0] Lsu_result__bore,
  input  [63:0] Lsu_mem_addr__bore,
  input  [6:0]  Lsu_mem_op__bore
);

  Alu Alu (	// playground/src/pipeline/execute/Fu.scala:25:19
    .io_info_op            (io_data_info_op),
    .io_src_info_src1_data (io_data_src_info_src1_data),
    .io_src_info_src2_data (io_data_src_info_src2_data),
    .io_result             (io_data_rd_info_wdata_0)
  );
  Bru Bru (	// playground/src/pipeline/execute/Fu.scala:26:19
    .io_in_pc                 (io_data_pc),
    .io_in_info_valid         (io_data_info_valid),
    .io_in_info_fusel         (io_data_info_fusel),
    .io_in_info_op            (io_data_info_op),
    .io_in_info_imm           (io_data_info_imm),
    .io_in_src_info_src1_data (io_data_src_info_src1_data),
    .io_in_src_info_src2_data (io_data_src_info_src2_data),
    .io_out_branch            (io_ctrl_flush),
    .io_out_target            (io_ctrl_target)
  );
  Mdu Mdu (	// playground/src/pipeline/execute/Fu.scala:27:19
    .io_info_op            (io_data_info_op),
    .io_src_info_src1_data (io_data_src_info_src1_data),
    .io_src_info_src2_data (io_data_src_info_src2_data),
    .io_result             (io_data_rd_info_wdata_2)
  );
  Lsu Lsu (	// playground/src/pipeline/execute/Fu.scala:28:19
    .clock                 (clock),
    .io_info_valid         (io_data_info_valid),
    .io_info_fusel         (io_data_info_fusel),
    .io_info_op            (io_data_info_op),
    .io_info_imm           (io_data_info_imm),
    .io_src_info_src1_data (io_data_src_info_src1_data),
    .io_src_info_src2_data (io_data_src_info_src2_data),
    .io_dataSram_en        (io_dataSram_en),
    .io_dataSram_addr      (io_dataSram_addr),
    .io_dataSram_wdata     (io_dataSram_wdata),
    .io_dataSram_wen       (io_dataSram_wen),
    .io_dataSram_rdata     (io_dataSram_rdata),
    .allow_to_go__bore     (Lsu_allow_to_go__bore),
    .result__bore          (Lsu_result__bore),
    .mem_addr__bore        (Lsu_mem_addr__bore),
    .mem_op__bore          (Lsu_mem_op__bore)
  );
  assign io_data_rd_info_wdata_5 = io_data_pc + 64'h4;	// playground/src/pipeline/execute/Fu.scala:9:7, :46:51
endmodule

module ExecuteUnit(	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  input         clock,	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  output        io_ctrl_data_is_load,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_ctrl_data_reg_waddr,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_ctrl_flush,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] io_ctrl_target,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input         io_ctrl_ctrlSignal_allow_to_go,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [63:0] io_executeStage_data_pc,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input         io_executeStage_data_info_valid,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [2:0]  io_executeStage_data_info_fusel,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [6:0]  io_executeStage_data_info_op,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input         io_executeStage_data_info_reg_wen,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [4:0]  io_executeStage_data_info_reg_waddr,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [63:0] io_executeStage_data_info_imm,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_executeStage_data_src_info_src1_data,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_executeStage_data_src_info_src2_data,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_decodeUnit_forward_exe_wen,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_decodeUnit_forward_exe_waddr,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] io_decodeUnit_forward_exe_wdata,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_decodeUnit_forward_is_load,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] io_memoryStage_data_pc,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_memoryStage_data_info_valid,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [2:0]  io_memoryStage_data_info_fusel,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [6:0]  io_memoryStage_data_info_op,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_memoryStage_data_info_reg_wen,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_memoryStage_data_info_reg_waddr,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] io_memoryStage_data_info_imm,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_0,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_2,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_5,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
                io_memoryStage_data_src_info_src1_data,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output        io_dataSram_en,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [31:0] io_dataSram_addr,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] io_dataSram_wdata,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [7:0]  io_dataSram_wen,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  input  [63:0] io_dataSram_rdata,	// playground/src/pipeline/execute/ExecuteUnit.scala:11:14
  output [63:0] Fu_Lsu_result__bore,
  input  [63:0] Fu_Lsu_mem_addr__bore,
  input  [6:0]  Fu_Lsu_mem_op__bore
);

  wire [63:0]      _Fu_io_data_rd_info_wdata_0;	// playground/src/pipeline/execute/ExecuteUnit.scala:32:18
  wire [63:0]      _Fu_io_data_rd_info_wdata_2;	// playground/src/pipeline/execute/ExecuteUnit.scala:32:18
  wire [63:0]      _Fu_io_data_rd_info_wdata_5;	// playground/src/pipeline/execute/ExecuteUnit.scala:32:18
  wire             _Fu_io_ctrl_flush;	// playground/src/pipeline/execute/ExecuteUnit.scala:32:18
  wire             io_ctrl_data_is_load_0 =
    io_executeStage_data_info_fusel == 3'h1 & ~(io_executeStage_data_info_op[3])
    & ~(io_executeStage_data_info_op[5]);	// playground/src/defines/isa/Instructions.scala:108:39, :109:39, :110:{35,52}, playground/src/pipeline/execute/ExecuteUnit.scala:39:{35,50}
  wire [7:0][63:0] _GEN =
    {{_Fu_io_data_rd_info_wdata_0},
     {_Fu_io_data_rd_info_wdata_0},
     {_Fu_io_data_rd_info_wdata_5},
     {64'h0},
     {64'h0},
     {_Fu_io_data_rd_info_wdata_2},
     {64'h0},
     {_Fu_io_data_rd_info_wdata_0}};	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :11:14, :32:18, :52:35
  Fu Fu (	// playground/src/pipeline/execute/ExecuteUnit.scala:32:18
    .clock                      (clock),
    .io_data_pc                 (io_executeStage_data_pc),
    .io_data_info_valid         (io_executeStage_data_info_valid),
    .io_data_info_fusel         (io_executeStage_data_info_fusel),
    .io_data_info_op            (io_executeStage_data_info_op),
    .io_data_info_imm           (io_executeStage_data_info_imm),
    .io_data_src_info_src1_data (io_executeStage_data_src_info_src1_data),
    .io_data_src_info_src2_data (io_executeStage_data_src_info_src2_data),
    .io_data_rd_info_wdata_0    (_Fu_io_data_rd_info_wdata_0),
    .io_data_rd_info_wdata_2    (_Fu_io_data_rd_info_wdata_2),
    .io_data_rd_info_wdata_5    (_Fu_io_data_rd_info_wdata_5),
    .io_dataSram_en             (io_dataSram_en),
    .io_dataSram_addr           (io_dataSram_addr),
    .io_dataSram_wdata          (io_dataSram_wdata),
    .io_dataSram_wen            (io_dataSram_wen),
    .io_dataSram_rdata          (io_dataSram_rdata),
    .io_ctrl_flush              (_Fu_io_ctrl_flush),
    .io_ctrl_target             (io_ctrl_target),
    .Lsu_allow_to_go__bore      (io_ctrl_ctrlSignal_allow_to_go),
    .Lsu_result__bore           (Fu_Lsu_result__bore),
    .Lsu_mem_addr__bore         (Fu_Lsu_mem_addr__bore),
    .Lsu_mem_op__bore           (Fu_Lsu_mem_op__bore)
  );
  assign io_ctrl_data_is_load = io_ctrl_data_is_load_0;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :39:50
  assign io_ctrl_data_reg_waddr = io_executeStage_data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_ctrl_flush =
    io_executeStage_data_info_valid & io_ctrl_ctrlSignal_allow_to_go & _Fu_io_ctrl_flush;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :32:18, :41:35
  assign io_decodeUnit_forward_exe_wen = io_executeStage_data_info_reg_wen;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_decodeUnit_forward_exe_waddr = io_executeStage_data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_decodeUnit_forward_exe_wdata = _GEN[io_executeStage_data_info_fusel];	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :52:35
  assign io_decodeUnit_forward_is_load = io_ctrl_data_is_load_0;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :39:50
  assign io_memoryStage_data_pc = io_executeStage_data_pc;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_valid = io_executeStage_data_info_valid;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_fusel = io_executeStage_data_info_fusel;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_op = io_executeStage_data_info_op;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_reg_wen = io_executeStage_data_info_reg_wen;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_reg_waddr = io_executeStage_data_info_reg_waddr;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_info_imm = io_executeStage_data_info_imm;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
  assign io_memoryStage_data_rd_info_wdata_0 = _Fu_io_data_rd_info_wdata_0;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :32:18
  assign io_memoryStage_data_rd_info_wdata_2 = _Fu_io_data_rd_info_wdata_2;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :32:18
  assign io_memoryStage_data_rd_info_wdata_5 = _Fu_io_data_rd_info_wdata_5;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7, :32:18
  assign io_memoryStage_data_src_info_src1_data = io_executeStage_data_src_info_src1_data;	// playground/src/pipeline/execute/ExecuteUnit.scala:10:7
endmodule

module MemoryStage(	// playground/src/pipeline/memory/MemoryStage.scala:20:7
  input         clock,	// playground/src/pipeline/memory/MemoryStage.scala:20:7
                reset,	// playground/src/pipeline/memory/MemoryStage.scala:20:7
  input  [63:0] io_executeUnit_data_pc,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input         io_executeUnit_data_info_valid,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input  [2:0]  io_executeUnit_data_info_fusel,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input  [6:0]  io_executeUnit_data_info_op,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input         io_executeUnit_data_info_reg_wen,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input  [4:0]  io_executeUnit_data_info_reg_waddr,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  input  [63:0] io_executeUnit_data_info_imm,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_executeUnit_data_rd_info_wdata_0,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_executeUnit_data_rd_info_wdata_2,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_executeUnit_data_rd_info_wdata_5,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_executeUnit_data_src_info_src1_data,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output [63:0] io_memoryUnit_data_pc,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output        io_memoryUnit_data_info_valid,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output [2:0]  io_memoryUnit_data_info_fusel,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output [6:0]  io_memoryUnit_data_info_op,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output        io_memoryUnit_data_info_reg_wen,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output [4:0]  io_memoryUnit_data_info_reg_waddr,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
  output [63:0] io_memoryUnit_data_info_imm,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_memoryUnit_data_rd_info_wdata_0,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_memoryUnit_data_rd_info_wdata_2,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_memoryUnit_data_rd_info_wdata_5,	// playground/src/pipeline/memory/MemoryStage.scala:21:14
                io_memoryUnit_data_src_info_src1_data	// playground/src/pipeline/memory/MemoryStage.scala:21:14
);

  reg [63:0] data_pc;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg        data_info_valid;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [2:0]  data_info_fusel;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [6:0]  data_info_op;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg        data_info_reg_wen;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [4:0]  data_info_reg_waddr;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [63:0] data_info_imm;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [63:0] data_rd_info_wdata_0;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [63:0] data_rd_info_wdata_2;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [63:0] data_rd_info_wdata_5;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  reg [63:0] data_src_info_src1_data;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
  always @(posedge clock) begin	// playground/src/pipeline/memory/MemoryStage.scala:20:7
    if (reset) begin	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      data_pc <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
      data_info_valid <= 1'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21
      data_info_fusel <= 3'h0;	// playground/src/pipeline/memory/MemoryStage.scala:27:{21,34}
      data_info_op <= 7'h0;	// playground/src/pipeline/memory/MemoryStage.scala:27:{21,34}
      data_info_reg_wen <= 1'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21
      data_info_reg_waddr <= 5'h0;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
      data_info_imm <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
      data_rd_info_wdata_0 <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
      data_rd_info_wdata_2 <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
      data_rd_info_wdata_5 <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
      data_src_info_src1_data <= 64'h0;	// playground/src/pipeline/memory/MemoryStage.scala:21:14, :27:21, :28:26, :29:10, :30:35
    end
    else begin	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      data_pc <= io_executeUnit_data_pc;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_valid <= io_executeUnit_data_info_valid;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_fusel <= io_executeUnit_data_info_fusel;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_op <= io_executeUnit_data_info_op;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_reg_wen <= io_executeUnit_data_info_reg_wen;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_reg_waddr <= io_executeUnit_data_info_reg_waddr;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_info_imm <= io_executeUnit_data_info_imm;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_rd_info_wdata_0 <= io_executeUnit_data_rd_info_wdata_0;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_rd_info_wdata_2 <= io_executeUnit_data_rd_info_wdata_2;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_rd_info_wdata_5 <= io_executeUnit_data_rd_info_wdata_5;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
      data_src_info_src1_data <= io_executeUnit_data_src_info_src1_data;	// playground/src/pipeline/memory/MemoryStage.scala:27:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/memory/MemoryStage.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/memory/MemoryStage.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      automatic logic [31:0] _RANDOM[0:20];	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/memory/MemoryStage.scala:20:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/memory/MemoryStage.scala:20:7
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/pipeline/memory/MemoryStage.scala:20:7
        end	// playground/src/pipeline/memory/MemoryStage.scala:20:7
        data_pc = {_RANDOM[5'h0], _RANDOM[5'h1]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_valid = _RANDOM[5'h2][0];	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_fusel = _RANDOM[5'h2][16:14];	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_op = _RANDOM[5'h2][23:17];	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_reg_wen = _RANDOM[5'h2][24];	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_reg_waddr = _RANDOM[5'h2][29:25];	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_info_imm = {_RANDOM[5'h2][31:30], _RANDOM[5'h3], _RANDOM[5'h4][29:0]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_rd_info_wdata_0 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7], _RANDOM[5'h8][29:0]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_rd_info_wdata_2 = {_RANDOM[5'hA][31:30], _RANDOM[5'hB], _RANDOM[5'hC][29:0]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_rd_info_wdata_5 =
          {_RANDOM[5'h10][31:30], _RANDOM[5'h11], _RANDOM[5'h12][29:0]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
        data_src_info_src1_data =
          {_RANDOM[5'h12][31:30], _RANDOM[5'h13], _RANDOM[5'h14][29:0]};	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/memory/MemoryStage.scala:20:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/memory/MemoryStage.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_memoryUnit_data_pc = data_pc;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_valid = data_info_valid;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_fusel = data_info_fusel;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_op = data_info_op;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_reg_wen = data_info_reg_wen;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_reg_waddr = data_info_reg_waddr;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_info_imm = data_info_imm;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_rd_info_wdata_0 = data_rd_info_wdata_0;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_rd_info_wdata_2 = data_rd_info_wdata_2;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_rd_info_wdata_5 = data_rd_info_wdata_5;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
  assign io_memoryUnit_data_src_info_src1_data = data_src_info_src1_data;	// playground/src/pipeline/memory/MemoryStage.scala:20:7, :27:21
endmodule

module MemoryUnit(	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  input  [63:0] io_memoryStage_data_pc,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input         io_memoryStage_data_info_valid,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input  [2:0]  io_memoryStage_data_info_fusel,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input  [6:0]  io_memoryStage_data_info_op,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input         io_memoryStage_data_info_reg_wen,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input  [4:0]  io_memoryStage_data_info_reg_waddr,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input  [63:0] io_memoryStage_data_info_imm,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_0,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_2,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_memoryStage_data_rd_info_wdata_5,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_memoryStage_data_src_info_src1_data,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output        io_decodeUnit_wen,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output [4:0]  io_decodeUnit_waddr,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output [63:0] io_decodeUnit_wdata,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_writeBackStage_data_pc,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output        io_writeBackStage_data_info_valid,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output [2:0]  io_writeBackStage_data_info_fusel,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output        io_writeBackStage_data_info_reg_wen,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output [4:0]  io_writeBackStage_data_info_reg_waddr,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  output [63:0] io_writeBackStage_data_rd_info_wdata_0,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_writeBackStage_data_rd_info_wdata_1,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_writeBackStage_data_rd_info_wdata_2,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
                io_writeBackStage_data_rd_info_wdata_5,	// playground/src/pipeline/memory/MemoryUnit.scala:11:14
  input  [63:0] rdata__bore,
  output [63:0] addr__bore,
  output [6:0]  op__bore
);

  wire [6:0]       op = io_memoryStage_data_info_op;	// playground/src/pipeline/memory/MemoryUnit.scala:19:19
  wire [63:0]      addr =
    io_memoryStage_data_src_info_src1_data + io_memoryStage_data_info_imm;	// playground/src/pipeline/memory/MemoryUnit.scala:20:19, :22:50
  wire [7:0][63:0] _GEN =
    {{io_memoryStage_data_rd_info_wdata_0},
     {io_memoryStage_data_rd_info_wdata_0},
     {io_memoryStage_data_rd_info_wdata_5},
     {64'h0},
     {64'h0},
     {io_memoryStage_data_rd_info_wdata_2},
     {rdata__bore},
     {io_memoryStage_data_rd_info_wdata_0}};	// playground/src/pipeline/memory/MemoryUnit.scala:11:14, :29:23
  assign io_decodeUnit_wen = io_memoryStage_data_info_reg_wen;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_decodeUnit_waddr = io_memoryStage_data_info_reg_waddr;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_decodeUnit_wdata = _GEN[io_memoryStage_data_info_fusel];	// playground/src/pipeline/memory/MemoryUnit.scala:10:7, :29:23
  assign io_writeBackStage_data_pc = io_memoryStage_data_pc;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_info_valid = io_memoryStage_data_info_valid;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_info_fusel = io_memoryStage_data_info_fusel;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_info_reg_wen = io_memoryStage_data_info_reg_wen;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_info_reg_waddr = io_memoryStage_data_info_reg_waddr;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_rd_info_wdata_0 = io_memoryStage_data_rd_info_wdata_0;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_rd_info_wdata_1 = rdata__bore;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_rd_info_wdata_2 = io_memoryStage_data_rd_info_wdata_2;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign io_writeBackStage_data_rd_info_wdata_5 = io_memoryStage_data_rd_info_wdata_5;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7
  assign addr__bore = addr;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7, :20:19
  assign op__bore = op;	// playground/src/pipeline/memory/MemoryUnit.scala:10:7, :19:19
endmodule

module WriteBackStage(	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
  input         clock,	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
                reset,	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
  input  [63:0] io_memoryUnit_data_pc,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  input         io_memoryUnit_data_info_valid,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  input  [2:0]  io_memoryUnit_data_info_fusel,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  input         io_memoryUnit_data_info_reg_wen,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  input  [4:0]  io_memoryUnit_data_info_reg_waddr,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  input  [63:0] io_memoryUnit_data_rd_info_wdata_0,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_memoryUnit_data_rd_info_wdata_1,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_memoryUnit_data_rd_info_wdata_2,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_memoryUnit_data_rd_info_wdata_5,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output [63:0] io_writeBackUnit_data_pc,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output        io_writeBackUnit_data_info_valid,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output [2:0]  io_writeBackUnit_data_info_fusel,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output        io_writeBackUnit_data_info_reg_wen,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output [4:0]  io_writeBackUnit_data_info_reg_waddr,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
  output [63:0] io_writeBackUnit_data_rd_info_wdata_0,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_writeBackUnit_data_rd_info_wdata_1,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_writeBackUnit_data_rd_info_wdata_2,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_writeBackUnit_data_rd_info_wdata_3,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_writeBackUnit_data_rd_info_wdata_4,	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
                io_writeBackUnit_data_rd_info_wdata_5	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14
);

  reg [63:0] data_pc;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg        data_info_valid;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [2:0]  data_info_fusel;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg        data_info_reg_wen;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [4:0]  data_info_reg_waddr;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_0;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_1;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_2;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_3;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_4;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  reg [63:0] data_rd_info_wdata_5;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
  always @(posedge clock) begin	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
    if (reset) begin	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      data_pc <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_info_valid <= 1'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_info_fusel <= 3'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:{21,34}
      data_info_reg_wen <= 1'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_info_reg_waddr <= 5'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
      data_rd_info_wdata_0 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_1 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_2 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_3 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_4 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_5 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
    end
    else begin	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      data_pc <= io_memoryUnit_data_pc;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_info_valid <= io_memoryUnit_data_info_valid;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_info_fusel <= io_memoryUnit_data_info_fusel;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_info_reg_wen <= io_memoryUnit_data_info_reg_wen;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_info_reg_waddr <= io_memoryUnit_data_info_reg_waddr;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_rd_info_wdata_0 <= io_memoryUnit_data_rd_info_wdata_0;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_rd_info_wdata_1 <= io_memoryUnit_data_rd_info_wdata_1;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_rd_info_wdata_2 <= io_memoryUnit_data_rd_info_wdata_2;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
      data_rd_info_wdata_3 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_4 <= 64'h0;	// playground/src/pipeline/writeback/WriteBackStage.scala:19:14, :25:21
      data_rd_info_wdata_5 <= io_memoryUnit_data_rd_info_wdata_5;	// playground/src/pipeline/writeback/WriteBackStage.scala:25:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
    `ifdef FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      `FIRRTL_BEFORE_INITIAL	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      automatic logic [31:0] _RANDOM[0:18];	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      `ifdef INIT_RANDOM_PROLOG_	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
        `INIT_RANDOM_PROLOG_	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
        end	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
        data_pc = {_RANDOM[5'h0], _RANDOM[5'h1]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_info_valid = _RANDOM[5'h2][0];	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_info_fusel = _RANDOM[5'h2][16:14];	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_info_reg_wen = _RANDOM[5'h2][24];	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_info_reg_waddr = _RANDOM[5'h2][29:25];	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_0 = {_RANDOM[5'h6][31:30], _RANDOM[5'h7], _RANDOM[5'h8][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_1 = {_RANDOM[5'h8][31:30], _RANDOM[5'h9], _RANDOM[5'hA][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_2 = {_RANDOM[5'hA][31:30], _RANDOM[5'hB], _RANDOM[5'hC][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_3 = {_RANDOM[5'hC][31:30], _RANDOM[5'hD], _RANDOM[5'hE][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_4 =
          {_RANDOM[5'hE][31:30], _RANDOM[5'hF], _RANDOM[5'h10][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
        data_rd_info_wdata_5 =
          {_RANDOM[5'h10][31:30], _RANDOM[5'h11], _RANDOM[5'h12][29:0]};	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
      `FIRRTL_AFTER_INITIAL	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_writeBackUnit_data_pc = data_pc;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_info_valid = data_info_valid;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_info_fusel = data_info_fusel;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_info_reg_wen = data_info_reg_wen;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_info_reg_waddr = data_info_reg_waddr;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_0 = data_rd_info_wdata_0;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_1 = data_rd_info_wdata_1;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_2 = data_rd_info_wdata_2;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_3 = data_rd_info_wdata_3;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_4 = data_rd_info_wdata_4;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
  assign io_writeBackUnit_data_rd_info_wdata_5 = data_rd_info_wdata_5;	// playground/src/pipeline/writeback/WriteBackStage.scala:18:7, :25:21
endmodule

module WriteBackUnit(	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7
  input  [63:0] io_writeBackStage_data_pc,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  input         io_writeBackStage_data_info_valid,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  input  [2:0]  io_writeBackStage_data_info_fusel,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  input         io_writeBackStage_data_info_reg_wen,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  input  [4:0]  io_writeBackStage_data_info_reg_waddr,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  input  [63:0] io_writeBackStage_data_rd_info_wdata_0,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_writeBackStage_data_rd_info_wdata_1,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_writeBackStage_data_rd_info_wdata_2,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_writeBackStage_data_rd_info_wdata_3,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_writeBackStage_data_rd_info_wdata_4,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_writeBackStage_data_rd_info_wdata_5,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output        io_regfile_wen,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output [4:0]  io_regfile_waddr,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output [63:0] io_regfile_wdata,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
                io_debug_pc,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output        io_debug_commit,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output [4:0]  io_debug_rf_wnum,	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
  output [63:0] io_debug_rf_wdata	// playground/src/pipeline/writeback/WriteBackUnit.scala:10:14
);

  wire [7:0][63:0] _GEN =
    {{io_writeBackStage_data_rd_info_wdata_0},
     {io_writeBackStage_data_rd_info_wdata_0},
     {io_writeBackStage_data_rd_info_wdata_5},
     {io_writeBackStage_data_rd_info_wdata_4},
     {io_writeBackStage_data_rd_info_wdata_3},
     {io_writeBackStage_data_rd_info_wdata_2},
     {io_writeBackStage_data_rd_info_wdata_1},
     {io_writeBackStage_data_rd_info_wdata_0}};	// playground/src/pipeline/writeback/WriteBackUnit.scala:23:20
  assign io_regfile_wen =
    io_writeBackStage_data_info_valid & io_writeBackStage_data_info_reg_wen;	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7, :19:38
  assign io_regfile_waddr = io_writeBackStage_data_info_reg_waddr;	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7
  assign io_regfile_wdata = _GEN[io_writeBackStage_data_info_fusel];	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7, :23:20
  assign io_debug_pc = io_writeBackStage_data_pc;	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7
  assign io_debug_commit = io_writeBackStage_data_info_valid;	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7
  assign io_debug_rf_wnum = io_writeBackStage_data_info_reg_waddr;	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7
  assign io_debug_rf_wdata = _GEN[io_writeBackStage_data_info_fusel];	// playground/src/pipeline/writeback/WriteBackUnit.scala:9:7, :23:20
endmodule

module Core(	// playground/src/Core.scala:10:7
  input         clock,	// playground/src/Core.scala:10:7
                reset,	// playground/src/Core.scala:10:7
  output        io_instSram_en,	// playground/src/Core.scala:11:14
  output [31:0] io_instSram_addr,	// playground/src/Core.scala:11:14
  input  [31:0] io_instSram_rdata,	// playground/src/Core.scala:11:14
  output        io_dataSram_en,	// playground/src/Core.scala:11:14
  output [31:0] io_dataSram_addr,	// playground/src/Core.scala:11:14
  output [63:0] io_dataSram_wdata,	// playground/src/Core.scala:11:14
  output [7:0]  io_dataSram_wen,	// playground/src/Core.scala:11:14
  input  [63:0] io_dataSram_rdata,	// playground/src/Core.scala:11:14
  output [63:0] io_debug_pc,	// playground/src/Core.scala:11:14
  output        io_debug_commit,	// playground/src/Core.scala:11:14
  output [4:0]  io_debug_rf_wnum,	// playground/src/Core.scala:11:14
  output [63:0] io_debug_rf_wdata	// playground/src/Core.scala:11:14
);

  wire        _WriteBackUnit_io_regfile_wen;	// playground/src/Core.scala:28:30
  wire [4:0]  _WriteBackUnit_io_regfile_waddr;	// playground/src/Core.scala:28:30
  wire [63:0] _WriteBackUnit_io_regfile_wdata;	// playground/src/Core.scala:28:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_pc;	// playground/src/Core.scala:27:30
  wire        _WriteBackStage_io_writeBackUnit_data_info_valid;	// playground/src/Core.scala:27:30
  wire [2:0]  _WriteBackStage_io_writeBackUnit_data_info_fusel;	// playground/src/Core.scala:27:30
  wire        _WriteBackStage_io_writeBackUnit_data_info_reg_wen;	// playground/src/Core.scala:27:30
  wire [4:0]  _WriteBackStage_io_writeBackUnit_data_info_reg_waddr;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_0;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_1;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_2;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_3;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_4;	// playground/src/Core.scala:27:30
  wire [63:0] _WriteBackStage_io_writeBackUnit_data_rd_info_wdata_5;	// playground/src/Core.scala:27:30
  wire        _MemoryUnit_io_decodeUnit_wen;	// playground/src/Core.scala:26:30
  wire [4:0]  _MemoryUnit_io_decodeUnit_waddr;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_decodeUnit_wdata;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_writeBackStage_data_pc;	// playground/src/Core.scala:26:30
  wire        _MemoryUnit_io_writeBackStage_data_info_valid;	// playground/src/Core.scala:26:30
  wire [2:0]  _MemoryUnit_io_writeBackStage_data_info_fusel;	// playground/src/Core.scala:26:30
  wire        _MemoryUnit_io_writeBackStage_data_info_reg_wen;	// playground/src/Core.scala:26:30
  wire [4:0]  _MemoryUnit_io_writeBackStage_data_info_reg_waddr;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_writeBackStage_data_rd_info_wdata_0;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_writeBackStage_data_rd_info_wdata_1;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_writeBackStage_data_rd_info_wdata_2;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_io_writeBackStage_data_rd_info_wdata_5;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryUnit_addr__bore;	// playground/src/Core.scala:26:30
  wire [6:0]  _MemoryUnit_op__bore;	// playground/src/Core.scala:26:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_pc;	// playground/src/Core.scala:25:30
  wire        _MemoryStage_io_memoryUnit_data_info_valid;	// playground/src/Core.scala:25:30
  wire [2:0]  _MemoryStage_io_memoryUnit_data_info_fusel;	// playground/src/Core.scala:25:30
  wire [6:0]  _MemoryStage_io_memoryUnit_data_info_op;	// playground/src/Core.scala:25:30
  wire        _MemoryStage_io_memoryUnit_data_info_reg_wen;	// playground/src/Core.scala:25:30
  wire [4:0]  _MemoryStage_io_memoryUnit_data_info_reg_waddr;	// playground/src/Core.scala:25:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_info_imm;	// playground/src/Core.scala:25:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_rd_info_wdata_0;	// playground/src/Core.scala:25:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_rd_info_wdata_2;	// playground/src/Core.scala:25:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_rd_info_wdata_5;	// playground/src/Core.scala:25:30
  wire [63:0] _MemoryStage_io_memoryUnit_data_src_info_src1_data;	// playground/src/Core.scala:25:30
  wire        _ExecuteUnit_io_ctrl_data_is_load;	// playground/src/Core.scala:24:30
  wire [4:0]  _ExecuteUnit_io_ctrl_data_reg_waddr;	// playground/src/Core.scala:24:30
  wire        _ExecuteUnit_io_ctrl_flush;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_ctrl_target;	// playground/src/Core.scala:24:30
  wire        _ExecuteUnit_io_decodeUnit_forward_exe_wen;	// playground/src/Core.scala:24:30
  wire [4:0]  _ExecuteUnit_io_decodeUnit_forward_exe_waddr;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_decodeUnit_forward_exe_wdata;	// playground/src/Core.scala:24:30
  wire        _ExecuteUnit_io_decodeUnit_forward_is_load;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_pc;	// playground/src/Core.scala:24:30
  wire        _ExecuteUnit_io_memoryStage_data_info_valid;	// playground/src/Core.scala:24:30
  wire [2:0]  _ExecuteUnit_io_memoryStage_data_info_fusel;	// playground/src/Core.scala:24:30
  wire [6:0]  _ExecuteUnit_io_memoryStage_data_info_op;	// playground/src/Core.scala:24:30
  wire        _ExecuteUnit_io_memoryStage_data_info_reg_wen;	// playground/src/Core.scala:24:30
  wire [4:0]  _ExecuteUnit_io_memoryStage_data_info_reg_waddr;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_info_imm;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_rd_info_wdata_0;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_rd_info_wdata_2;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_rd_info_wdata_5;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_io_memoryStage_data_src_info_src1_data;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteUnit_Fu_Lsu_result__bore;	// playground/src/Core.scala:24:30
  wire [63:0] _ExecuteStage_io_executeUnit_data_pc;	// playground/src/Core.scala:23:30
  wire        _ExecuteStage_io_executeUnit_data_info_valid;	// playground/src/Core.scala:23:30
  wire [2:0]  _ExecuteStage_io_executeUnit_data_info_fusel;	// playground/src/Core.scala:23:30
  wire [6:0]  _ExecuteStage_io_executeUnit_data_info_op;	// playground/src/Core.scala:23:30
  wire        _ExecuteStage_io_executeUnit_data_info_reg_wen;	// playground/src/Core.scala:23:30
  wire [4:0]  _ExecuteStage_io_executeUnit_data_info_reg_waddr;	// playground/src/Core.scala:23:30
  wire [63:0] _ExecuteStage_io_executeUnit_data_info_imm;	// playground/src/Core.scala:23:30
  wire [63:0] _ExecuteStage_io_executeUnit_data_src_info_src1_data;	// playground/src/Core.scala:23:30
  wire [63:0] _ExecuteStage_io_executeUnit_data_src_info_src2_data;	// playground/src/Core.scala:23:30
  wire [63:0] _ARegFile_io_read_src1_rdata;	// playground/src/Core.scala:22:30
  wire [63:0] _ARegFile_io_read_src2_rdata;	// playground/src/Core.scala:22:30
  wire        _DecodeUnit_io_ctrl_src_info_src1_ren;	// playground/src/Core.scala:21:30
  wire [4:0]  _DecodeUnit_io_ctrl_src_info_src1_raddr;	// playground/src/Core.scala:21:30
  wire        _DecodeUnit_io_ctrl_src_info_src2_ren;	// playground/src/Core.scala:21:30
  wire [4:0]  _DecodeUnit_io_ctrl_src_info_src2_raddr;	// playground/src/Core.scala:21:30
  wire [4:0]  _DecodeUnit_io_regfile_src1_raddr;	// playground/src/Core.scala:21:30
  wire [4:0]  _DecodeUnit_io_regfile_src2_raddr;	// playground/src/Core.scala:21:30
  wire [63:0] _DecodeUnit_io_executeStage_data_pc;	// playground/src/Core.scala:21:30
  wire        _DecodeUnit_io_executeStage_data_info_valid;	// playground/src/Core.scala:21:30
  wire [2:0]  _DecodeUnit_io_executeStage_data_info_fusel;	// playground/src/Core.scala:21:30
  wire [6:0]  _DecodeUnit_io_executeStage_data_info_op;	// playground/src/Core.scala:21:30
  wire        _DecodeUnit_io_executeStage_data_info_reg_wen;	// playground/src/Core.scala:21:30
  wire [4:0]  _DecodeUnit_io_executeStage_data_info_reg_waddr;	// playground/src/Core.scala:21:30
  wire [63:0] _DecodeUnit_io_executeStage_data_info_imm;	// playground/src/Core.scala:21:30
  wire [63:0] _DecodeUnit_io_executeStage_data_src_info_src1_data;	// playground/src/Core.scala:21:30
  wire [63:0] _DecodeUnit_io_executeStage_data_src_info_src2_data;	// playground/src/Core.scala:21:30
  wire [63:0] _DecodeStage_io_decodeUnit_data_inst;	// playground/src/Core.scala:20:30
  wire        _DecodeStage_io_decodeUnit_data_valid;	// playground/src/Core.scala:20:30
  wire [63:0] _DecodeStage_io_decodeUnit_data_pc;	// playground/src/Core.scala:20:30
  wire [63:0] _FetchUnit_io_decodeStage_data_inst;	// playground/src/Core.scala:19:30
  wire        _FetchUnit_io_decodeStage_data_valid;	// playground/src/Core.scala:19:30
  wire [63:0] _FetchUnit_io_decodeStage_data_pc;	// playground/src/Core.scala:19:30
  wire [63:0] _Ctrl_io_fetchUnit_target;	// playground/src/Core.scala:18:30
  wire        _Ctrl_io_fetchUnit_ctrlSignal_allow_to_go;	// playground/src/Core.scala:18:30
  wire        _Ctrl_io_fetchUnit_ctrlSignal_do_flush;	// playground/src/Core.scala:18:30
  wire        _Ctrl_io_decodeUnit_ctrlSignal_allow_to_go;	// playground/src/Core.scala:18:30
  wire        _Ctrl_io_decodeUnit_ctrlSignal_do_flush;	// playground/src/Core.scala:18:30
  Ctrl Ctrl (	// playground/src/Core.scala:18:30
    .io_fetchUnit_target                  (_Ctrl_io_fetchUnit_target),
    .io_fetchUnit_ctrlSignal_allow_to_go  (_Ctrl_io_fetchUnit_ctrlSignal_allow_to_go),
    .io_fetchUnit_ctrlSignal_do_flush     (_Ctrl_io_fetchUnit_ctrlSignal_do_flush),
    .io_decodeUnit_src_info_src1_ren      (_DecodeUnit_io_ctrl_src_info_src1_ren),	// playground/src/Core.scala:21:30
    .io_decodeUnit_src_info_src1_raddr    (_DecodeUnit_io_ctrl_src_info_src1_raddr),	// playground/src/Core.scala:21:30
    .io_decodeUnit_src_info_src2_ren      (_DecodeUnit_io_ctrl_src_info_src2_ren),	// playground/src/Core.scala:21:30
    .io_decodeUnit_src_info_src2_raddr    (_DecodeUnit_io_ctrl_src_info_src2_raddr),	// playground/src/Core.scala:21:30
    .io_decodeUnit_ctrlSignal_allow_to_go (_Ctrl_io_decodeUnit_ctrlSignal_allow_to_go),
    .io_decodeUnit_ctrlSignal_do_flush    (_Ctrl_io_decodeUnit_ctrlSignal_do_flush),
    .io_executeUnit_data_is_load          (_ExecuteUnit_io_ctrl_data_is_load),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_reg_waddr        (_ExecuteUnit_io_ctrl_data_reg_waddr),	// playground/src/Core.scala:24:30
    .io_executeUnit_flush                 (_ExecuteUnit_io_ctrl_flush),	// playground/src/Core.scala:24:30
    .io_executeUnit_target                (_ExecuteUnit_io_ctrl_target)	// playground/src/Core.scala:24:30
  );
  FetchUnit FetchUnit (	// playground/src/Core.scala:19:30
    .clock                          (clock),
    .reset                          (reset),
    .io_ctrl_target                 (_Ctrl_io_fetchUnit_target),	// playground/src/Core.scala:18:30
    .io_ctrl_ctrlSignal_allow_to_go (_Ctrl_io_fetchUnit_ctrlSignal_allow_to_go),	// playground/src/Core.scala:18:30
    .io_ctrl_ctrlSignal_do_flush    (_Ctrl_io_fetchUnit_ctrlSignal_do_flush),	// playground/src/Core.scala:18:30
    .io_decodeStage_data_inst       (_FetchUnit_io_decodeStage_data_inst),
    .io_decodeStage_data_valid      (_FetchUnit_io_decodeStage_data_valid),
    .io_decodeStage_data_pc         (_FetchUnit_io_decodeStage_data_pc),
    .io_instSram_en                 (io_instSram_en),
    .io_instSram_addr               (io_instSram_addr),
    .io_instSram_rdata              (io_instSram_rdata)
  );
  DecodeStage DecodeStage (	// playground/src/Core.scala:20:30
    .clock                    (clock),
    .reset                    (reset),
    .io_ctrl_allow_to_go      (_Ctrl_io_fetchUnit_ctrlSignal_allow_to_go),	// playground/src/Core.scala:18:30
    .io_ctrl_do_flush         (_Ctrl_io_fetchUnit_ctrlSignal_do_flush),	// playground/src/Core.scala:18:30
    .io_fetchUnit_data_inst   (_FetchUnit_io_decodeStage_data_inst),	// playground/src/Core.scala:19:30
    .io_fetchUnit_data_valid  (_FetchUnit_io_decodeStage_data_valid),	// playground/src/Core.scala:19:30
    .io_fetchUnit_data_pc     (_FetchUnit_io_decodeStage_data_pc),	// playground/src/Core.scala:19:30
    .io_decodeUnit_data_inst  (_DecodeStage_io_decodeUnit_data_inst),
    .io_decodeUnit_data_valid (_DecodeStage_io_decodeUnit_data_valid),
    .io_decodeUnit_data_pc    (_DecodeStage_io_decodeUnit_data_pc)
  );
  DecodeUnit DecodeUnit (	// playground/src/Core.scala:21:30
    .io_ctrl_src_info_src1_ren               (_DecodeUnit_io_ctrl_src_info_src1_ren),
    .io_ctrl_src_info_src1_raddr             (_DecodeUnit_io_ctrl_src_info_src1_raddr),
    .io_ctrl_src_info_src2_ren               (_DecodeUnit_io_ctrl_src_info_src2_ren),
    .io_ctrl_src_info_src2_raddr             (_DecodeUnit_io_ctrl_src_info_src2_raddr),
    .io_decodeStage_data_inst                (_DecodeStage_io_decodeUnit_data_inst),	// playground/src/Core.scala:20:30
    .io_decodeStage_data_valid               (_DecodeStage_io_decodeUnit_data_valid),	// playground/src/Core.scala:20:30
    .io_decodeStage_data_pc                  (_DecodeStage_io_decodeUnit_data_pc),	// playground/src/Core.scala:20:30
    .io_regfile_src1_raddr                   (_DecodeUnit_io_regfile_src1_raddr),
    .io_regfile_src1_rdata                   (_ARegFile_io_read_src1_rdata),	// playground/src/Core.scala:22:30
    .io_regfile_src2_raddr                   (_DecodeUnit_io_regfile_src2_raddr),
    .io_regfile_src2_rdata                   (_ARegFile_io_read_src2_rdata),	// playground/src/Core.scala:22:30
    .io_forward_exe_wen                      (_ExecuteUnit_io_decodeUnit_forward_exe_wen),	// playground/src/Core.scala:24:30
    .io_forward_exe_waddr
      (_ExecuteUnit_io_decodeUnit_forward_exe_waddr),	// playground/src/Core.scala:24:30
    .io_forward_exe_wdata
      (_ExecuteUnit_io_decodeUnit_forward_exe_wdata),	// playground/src/Core.scala:24:30
    .io_forward_is_load                      (_ExecuteUnit_io_decodeUnit_forward_is_load),	// playground/src/Core.scala:24:30
    .io_forward_mem_wen                      (_MemoryUnit_io_decodeUnit_wen),	// playground/src/Core.scala:26:30
    .io_forward_mem_waddr                    (_MemoryUnit_io_decodeUnit_waddr),	// playground/src/Core.scala:26:30
    .io_forward_mem_wdata                    (_MemoryUnit_io_decodeUnit_wdata),	// playground/src/Core.scala:26:30
    .io_executeStage_data_pc                 (_DecodeUnit_io_executeStage_data_pc),
    .io_executeStage_data_info_valid
      (_DecodeUnit_io_executeStage_data_info_valid),
    .io_executeStage_data_info_fusel
      (_DecodeUnit_io_executeStage_data_info_fusel),
    .io_executeStage_data_info_op            (_DecodeUnit_io_executeStage_data_info_op),
    .io_executeStage_data_info_reg_wen
      (_DecodeUnit_io_executeStage_data_info_reg_wen),
    .io_executeStage_data_info_reg_waddr
      (_DecodeUnit_io_executeStage_data_info_reg_waddr),
    .io_executeStage_data_info_imm           (_DecodeUnit_io_executeStage_data_info_imm),
    .io_executeStage_data_src_info_src1_data
      (_DecodeUnit_io_executeStage_data_src_info_src1_data),
    .io_executeStage_data_src_info_src2_data
      (_DecodeUnit_io_executeStage_data_src_info_src2_data)
  );
  ARegFile ARegFile (	// playground/src/Core.scala:22:30
    .clock              (clock),
    .reset              (reset),
    .io_read_src1_raddr (_DecodeUnit_io_regfile_src1_raddr),	// playground/src/Core.scala:21:30
    .io_read_src1_rdata (_ARegFile_io_read_src1_rdata),
    .io_read_src2_raddr (_DecodeUnit_io_regfile_src2_raddr),	// playground/src/Core.scala:21:30
    .io_read_src2_rdata (_ARegFile_io_read_src2_rdata),
    .io_write_wen       (_WriteBackUnit_io_regfile_wen),	// playground/src/Core.scala:28:30
    .io_write_waddr     (_WriteBackUnit_io_regfile_waddr),	// playground/src/Core.scala:28:30
    .io_write_wdata     (_WriteBackUnit_io_regfile_wdata)	// playground/src/Core.scala:28:30
  );
  ExecuteStage ExecuteStage (	// playground/src/Core.scala:23:30
    .clock                                  (clock),
    .reset                                  (reset),
    .io_ctrl_allow_to_go                    (_Ctrl_io_decodeUnit_ctrlSignal_allow_to_go),	// playground/src/Core.scala:18:30
    .io_ctrl_do_flush                       (_Ctrl_io_decodeUnit_ctrlSignal_do_flush),	// playground/src/Core.scala:18:30
    .io_decodeUnit_data_pc                  (_DecodeUnit_io_executeStage_data_pc),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_valid          (_DecodeUnit_io_executeStage_data_info_valid),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_fusel          (_DecodeUnit_io_executeStage_data_info_fusel),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_op             (_DecodeUnit_io_executeStage_data_info_op),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_reg_wen
      (_DecodeUnit_io_executeStage_data_info_reg_wen),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_reg_waddr
      (_DecodeUnit_io_executeStage_data_info_reg_waddr),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_info_imm            (_DecodeUnit_io_executeStage_data_info_imm),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_src_info_src1_data
      (_DecodeUnit_io_executeStage_data_src_info_src1_data),	// playground/src/Core.scala:21:30
    .io_decodeUnit_data_src_info_src2_data
      (_DecodeUnit_io_executeStage_data_src_info_src2_data),	// playground/src/Core.scala:21:30
    .io_executeUnit_data_pc                 (_ExecuteStage_io_executeUnit_data_pc),
    .io_executeUnit_data_info_valid
      (_ExecuteStage_io_executeUnit_data_info_valid),
    .io_executeUnit_data_info_fusel
      (_ExecuteStage_io_executeUnit_data_info_fusel),
    .io_executeUnit_data_info_op            (_ExecuteStage_io_executeUnit_data_info_op),
    .io_executeUnit_data_info_reg_wen
      (_ExecuteStage_io_executeUnit_data_info_reg_wen),
    .io_executeUnit_data_info_reg_waddr
      (_ExecuteStage_io_executeUnit_data_info_reg_waddr),
    .io_executeUnit_data_info_imm           (_ExecuteStage_io_executeUnit_data_info_imm),
    .io_executeUnit_data_src_info_src1_data
      (_ExecuteStage_io_executeUnit_data_src_info_src1_data),
    .io_executeUnit_data_src_info_src2_data
      (_ExecuteStage_io_executeUnit_data_src_info_src2_data)
  );
  ExecuteUnit ExecuteUnit (	// playground/src/Core.scala:24:30
    .clock                                   (clock),
    .io_ctrl_data_is_load                    (_ExecuteUnit_io_ctrl_data_is_load),
    .io_ctrl_data_reg_waddr                  (_ExecuteUnit_io_ctrl_data_reg_waddr),
    .io_ctrl_flush                           (_ExecuteUnit_io_ctrl_flush),
    .io_ctrl_target                          (_ExecuteUnit_io_ctrl_target),
    .io_ctrl_ctrlSignal_allow_to_go          (1'h1),	// playground/src/Core.scala:18:30, :24:30, :25:30, :26:30, :27:30, :28:30
    .io_executeStage_data_pc                 (_ExecuteStage_io_executeUnit_data_pc),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_valid
      (_ExecuteStage_io_executeUnit_data_info_valid),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_fusel
      (_ExecuteStage_io_executeUnit_data_info_fusel),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_op            (_ExecuteStage_io_executeUnit_data_info_op),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_reg_wen
      (_ExecuteStage_io_executeUnit_data_info_reg_wen),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_reg_waddr
      (_ExecuteStage_io_executeUnit_data_info_reg_waddr),	// playground/src/Core.scala:23:30
    .io_executeStage_data_info_imm           (_ExecuteStage_io_executeUnit_data_info_imm),	// playground/src/Core.scala:23:30
    .io_executeStage_data_src_info_src1_data
      (_ExecuteStage_io_executeUnit_data_src_info_src1_data),	// playground/src/Core.scala:23:30
    .io_executeStage_data_src_info_src2_data
      (_ExecuteStage_io_executeUnit_data_src_info_src2_data),	// playground/src/Core.scala:23:30
    .io_decodeUnit_forward_exe_wen           (_ExecuteUnit_io_decodeUnit_forward_exe_wen),
    .io_decodeUnit_forward_exe_waddr
      (_ExecuteUnit_io_decodeUnit_forward_exe_waddr),
    .io_decodeUnit_forward_exe_wdata
      (_ExecuteUnit_io_decodeUnit_forward_exe_wdata),
    .io_decodeUnit_forward_is_load           (_ExecuteUnit_io_decodeUnit_forward_is_load),
    .io_memoryStage_data_pc                  (_ExecuteUnit_io_memoryStage_data_pc),
    .io_memoryStage_data_info_valid
      (_ExecuteUnit_io_memoryStage_data_info_valid),
    .io_memoryStage_data_info_fusel
      (_ExecuteUnit_io_memoryStage_data_info_fusel),
    .io_memoryStage_data_info_op             (_ExecuteUnit_io_memoryStage_data_info_op),
    .io_memoryStage_data_info_reg_wen
      (_ExecuteUnit_io_memoryStage_data_info_reg_wen),
    .io_memoryStage_data_info_reg_waddr
      (_ExecuteUnit_io_memoryStage_data_info_reg_waddr),
    .io_memoryStage_data_info_imm            (_ExecuteUnit_io_memoryStage_data_info_imm),
    .io_memoryStage_data_rd_info_wdata_0
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_0),
    .io_memoryStage_data_rd_info_wdata_2
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_2),
    .io_memoryStage_data_rd_info_wdata_5
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_5),
    .io_memoryStage_data_src_info_src1_data
      (_ExecuteUnit_io_memoryStage_data_src_info_src1_data),
    .io_dataSram_en                          (io_dataSram_en),
    .io_dataSram_addr                        (io_dataSram_addr),
    .io_dataSram_wdata                       (io_dataSram_wdata),
    .io_dataSram_wen                         (io_dataSram_wen),
    .io_dataSram_rdata                       (io_dataSram_rdata),
    .Fu_Lsu_result__bore                     (_ExecuteUnit_Fu_Lsu_result__bore),
    .Fu_Lsu_mem_addr__bore                   (_MemoryUnit_addr__bore),	// playground/src/Core.scala:26:30
    .Fu_Lsu_mem_op__bore                     (_MemoryUnit_op__bore)	// playground/src/Core.scala:26:30
  );
  MemoryStage MemoryStage (	// playground/src/Core.scala:25:30
    .clock                                  (clock),
    .reset                                  (reset),
    .io_executeUnit_data_pc                 (_ExecuteUnit_io_memoryStage_data_pc),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_valid         (_ExecuteUnit_io_memoryStage_data_info_valid),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_fusel         (_ExecuteUnit_io_memoryStage_data_info_fusel),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_op            (_ExecuteUnit_io_memoryStage_data_info_op),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_reg_wen
      (_ExecuteUnit_io_memoryStage_data_info_reg_wen),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_reg_waddr
      (_ExecuteUnit_io_memoryStage_data_info_reg_waddr),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_info_imm           (_ExecuteUnit_io_memoryStage_data_info_imm),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_rd_info_wdata_0
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_0),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_rd_info_wdata_2
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_2),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_rd_info_wdata_5
      (_ExecuteUnit_io_memoryStage_data_rd_info_wdata_5),	// playground/src/Core.scala:24:30
    .io_executeUnit_data_src_info_src1_data
      (_ExecuteUnit_io_memoryStage_data_src_info_src1_data),	// playground/src/Core.scala:24:30
    .io_memoryUnit_data_pc                  (_MemoryStage_io_memoryUnit_data_pc),
    .io_memoryUnit_data_info_valid          (_MemoryStage_io_memoryUnit_data_info_valid),
    .io_memoryUnit_data_info_fusel          (_MemoryStage_io_memoryUnit_data_info_fusel),
    .io_memoryUnit_data_info_op             (_MemoryStage_io_memoryUnit_data_info_op),
    .io_memoryUnit_data_info_reg_wen
      (_MemoryStage_io_memoryUnit_data_info_reg_wen),
    .io_memoryUnit_data_info_reg_waddr
      (_MemoryStage_io_memoryUnit_data_info_reg_waddr),
    .io_memoryUnit_data_info_imm            (_MemoryStage_io_memoryUnit_data_info_imm),
    .io_memoryUnit_data_rd_info_wdata_0
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_0),
    .io_memoryUnit_data_rd_info_wdata_2
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_2),
    .io_memoryUnit_data_rd_info_wdata_5
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_5),
    .io_memoryUnit_data_src_info_src1_data
      (_MemoryStage_io_memoryUnit_data_src_info_src1_data)
  );
  MemoryUnit MemoryUnit (	// playground/src/Core.scala:26:30
    .io_memoryStage_data_pc                 (_MemoryStage_io_memoryUnit_data_pc),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_valid         (_MemoryStage_io_memoryUnit_data_info_valid),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_fusel         (_MemoryStage_io_memoryUnit_data_info_fusel),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_op            (_MemoryStage_io_memoryUnit_data_info_op),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_reg_wen
      (_MemoryStage_io_memoryUnit_data_info_reg_wen),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_reg_waddr
      (_MemoryStage_io_memoryUnit_data_info_reg_waddr),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_info_imm           (_MemoryStage_io_memoryUnit_data_info_imm),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_rd_info_wdata_0
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_0),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_rd_info_wdata_2
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_2),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_rd_info_wdata_5
      (_MemoryStage_io_memoryUnit_data_rd_info_wdata_5),	// playground/src/Core.scala:25:30
    .io_memoryStage_data_src_info_src1_data
      (_MemoryStage_io_memoryUnit_data_src_info_src1_data),	// playground/src/Core.scala:25:30
    .io_decodeUnit_wen                      (_MemoryUnit_io_decodeUnit_wen),
    .io_decodeUnit_waddr                    (_MemoryUnit_io_decodeUnit_waddr),
    .io_decodeUnit_wdata                    (_MemoryUnit_io_decodeUnit_wdata),
    .io_writeBackStage_data_pc              (_MemoryUnit_io_writeBackStage_data_pc),
    .io_writeBackStage_data_info_valid
      (_MemoryUnit_io_writeBackStage_data_info_valid),
    .io_writeBackStage_data_info_fusel
      (_MemoryUnit_io_writeBackStage_data_info_fusel),
    .io_writeBackStage_data_info_reg_wen
      (_MemoryUnit_io_writeBackStage_data_info_reg_wen),
    .io_writeBackStage_data_info_reg_waddr
      (_MemoryUnit_io_writeBackStage_data_info_reg_waddr),
    .io_writeBackStage_data_rd_info_wdata_0
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_0),
    .io_writeBackStage_data_rd_info_wdata_1
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_1),
    .io_writeBackStage_data_rd_info_wdata_2
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_2),
    .io_writeBackStage_data_rd_info_wdata_5
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_5),
    .rdata__bore                            (_ExecuteUnit_Fu_Lsu_result__bore),	// playground/src/Core.scala:24:30
    .addr__bore                             (_MemoryUnit_addr__bore),
    .op__bore                               (_MemoryUnit_op__bore)
  );
  WriteBackStage WriteBackStage (	// playground/src/Core.scala:27:30
    .clock                                 (clock),
    .reset                                 (reset),
    .io_memoryUnit_data_pc                 (_MemoryUnit_io_writeBackStage_data_pc),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_info_valid
      (_MemoryUnit_io_writeBackStage_data_info_valid),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_info_fusel
      (_MemoryUnit_io_writeBackStage_data_info_fusel),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_info_reg_wen
      (_MemoryUnit_io_writeBackStage_data_info_reg_wen),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_info_reg_waddr
      (_MemoryUnit_io_writeBackStage_data_info_reg_waddr),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_rd_info_wdata_0
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_0),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_rd_info_wdata_1
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_1),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_rd_info_wdata_2
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_2),	// playground/src/Core.scala:26:30
    .io_memoryUnit_data_rd_info_wdata_5
      (_MemoryUnit_io_writeBackStage_data_rd_info_wdata_5),	// playground/src/Core.scala:26:30
    .io_writeBackUnit_data_pc              (_WriteBackStage_io_writeBackUnit_data_pc),
    .io_writeBackUnit_data_info_valid
      (_WriteBackStage_io_writeBackUnit_data_info_valid),
    .io_writeBackUnit_data_info_fusel
      (_WriteBackStage_io_writeBackUnit_data_info_fusel),
    .io_writeBackUnit_data_info_reg_wen
      (_WriteBackStage_io_writeBackUnit_data_info_reg_wen),
    .io_writeBackUnit_data_info_reg_waddr
      (_WriteBackStage_io_writeBackUnit_data_info_reg_waddr),
    .io_writeBackUnit_data_rd_info_wdata_0
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_0),
    .io_writeBackUnit_data_rd_info_wdata_1
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_1),
    .io_writeBackUnit_data_rd_info_wdata_2
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_2),
    .io_writeBackUnit_data_rd_info_wdata_3
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_3),
    .io_writeBackUnit_data_rd_info_wdata_4
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_4),
    .io_writeBackUnit_data_rd_info_wdata_5
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_5)
  );
  WriteBackUnit WriteBackUnit (	// playground/src/Core.scala:28:30
    .io_writeBackStage_data_pc              (_WriteBackStage_io_writeBackUnit_data_pc),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_info_valid
      (_WriteBackStage_io_writeBackUnit_data_info_valid),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_info_fusel
      (_WriteBackStage_io_writeBackUnit_data_info_fusel),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_info_reg_wen
      (_WriteBackStage_io_writeBackUnit_data_info_reg_wen),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_info_reg_waddr
      (_WriteBackStage_io_writeBackUnit_data_info_reg_waddr),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_0
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_0),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_1
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_1),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_2
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_2),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_3
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_3),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_4
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_4),	// playground/src/Core.scala:27:30
    .io_writeBackStage_data_rd_info_wdata_5
      (_WriteBackStage_io_writeBackUnit_data_rd_info_wdata_5),	// playground/src/Core.scala:27:30
    .io_regfile_wen                         (_WriteBackUnit_io_regfile_wen),
    .io_regfile_waddr                       (_WriteBackUnit_io_regfile_waddr),
    .io_regfile_wdata                       (_WriteBackUnit_io_regfile_wdata),
    .io_debug_pc                            (io_debug_pc),
    .io_debug_commit                        (io_debug_commit),
    .io_debug_rf_wnum                       (io_debug_rf_wnum),
    .io_debug_rf_wdata                      (io_debug_rf_wdata)
  );
endmodule

module PuaCpu(	// playground/src/PuaCpu.scala:6:7
  input         clock,	// playground/src/PuaCpu.scala:6:7
                reset,	// playground/src/PuaCpu.scala:6:7
                io_ext_int_ei,	// playground/src/PuaCpu.scala:7:14
                io_ext_int_ti,	// playground/src/PuaCpu.scala:7:14
                io_ext_int_si,	// playground/src/PuaCpu.scala:7:14
  output        io_inst_sram_en,	// playground/src/PuaCpu.scala:7:14
  output [31:0] io_inst_sram_addr,	// playground/src/PuaCpu.scala:7:14
                io_inst_sram_wdata,	// playground/src/PuaCpu.scala:7:14
  output [3:0]  io_inst_sram_wen,	// playground/src/PuaCpu.scala:7:14
  input  [31:0] io_inst_sram_rdata,	// playground/src/PuaCpu.scala:7:14
  output        io_data_sram_en,	// playground/src/PuaCpu.scala:7:14
  output [31:0] io_data_sram_addr,	// playground/src/PuaCpu.scala:7:14
  output [63:0] io_data_sram_wdata,	// playground/src/PuaCpu.scala:7:14
  output [7:0]  io_data_sram_wen,	// playground/src/PuaCpu.scala:7:14
  input  [63:0] io_data_sram_rdata,	// playground/src/PuaCpu.scala:7:14
  output [63:0] io_debug_pc,	// playground/src/PuaCpu.scala:7:14
  output        io_debug_commit,	// playground/src/PuaCpu.scala:7:14
  output [4:0]  io_debug_rf_wnum,	// playground/src/PuaCpu.scala:7:14
  output [63:0] io_debug_rf_wdata	// playground/src/PuaCpu.scala:7:14
);

  Core core (	// playground/src/PuaCpu.scala:14:20
    .clock             (clock),
    .reset             (reset),
    .io_instSram_en    (io_inst_sram_en),
    .io_instSram_addr  (io_inst_sram_addr),
    .io_instSram_rdata (io_inst_sram_rdata),
    .io_dataSram_en    (io_data_sram_en),
    .io_dataSram_addr  (io_data_sram_addr),
    .io_dataSram_wdata (io_data_sram_wdata),
    .io_dataSram_wen   (io_data_sram_wen),
    .io_dataSram_rdata (io_data_sram_rdata),
    .io_debug_pc       (io_debug_pc),
    .io_debug_commit   (io_debug_commit),
    .io_debug_rf_wnum  (io_debug_rf_wnum),
    .io_debug_rf_wdata (io_debug_rf_wdata)
  );
  assign io_inst_sram_wdata = 32'h0;	// playground/src/PuaCpu.scala:6:7, :14:20
  assign io_inst_sram_wen = 4'h0;	// playground/src/PuaCpu.scala:6:7, :14:20
endmodule

