/// Auto-generated register definitions for PWM
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::pwm {

// ============================================================================
// PWM - Simple PWM
// Base Address: 0x40050000
// ============================================================================

/// PWM Register Structure
struct PWM_Registers {

    /// Control and status register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t CH0_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0004
    /// Reset value: 0x00000010
    volatile uint32_t CH0_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CH0_CTR;

    /// Counter compare values
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t CH0_CC;

    /// Counter wrap value
    /// Offset: 0x0010
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH0_TOP;

    /// Control and status register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t CH1_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0018
    /// Reset value: 0x00000010
    volatile uint32_t CH1_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    volatile uint32_t CH1_CTR;

    /// Counter compare values
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t CH1_CC;

    /// Counter wrap value
    /// Offset: 0x0024
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH1_TOP;

    /// Control and status register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t CH2_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x002C
    /// Reset value: 0x00000010
    volatile uint32_t CH2_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t CH2_CTR;

    /// Counter compare values
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t CH2_CC;

    /// Counter wrap value
    /// Offset: 0x0038
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH2_TOP;

    /// Control and status register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    volatile uint32_t CH3_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0040
    /// Reset value: 0x00000010
    volatile uint32_t CH3_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    volatile uint32_t CH3_CTR;

    /// Counter compare values
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t CH3_CC;

    /// Counter wrap value
    /// Offset: 0x004C
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH3_TOP;

    /// Control and status register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    volatile uint32_t CH4_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0054
    /// Reset value: 0x00000010
    volatile uint32_t CH4_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    volatile uint32_t CH4_CTR;

    /// Counter compare values
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    volatile uint32_t CH4_CC;

    /// Counter wrap value
    /// Offset: 0x0060
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH4_TOP;

    /// Control and status register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    volatile uint32_t CH5_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0068
    /// Reset value: 0x00000010
    volatile uint32_t CH5_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    volatile uint32_t CH5_CTR;

    /// Counter compare values
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    volatile uint32_t CH5_CC;

    /// Counter wrap value
    /// Offset: 0x0074
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH5_TOP;

    /// Control and status register
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    volatile uint32_t CH6_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x007C
    /// Reset value: 0x00000010
    volatile uint32_t CH6_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    volatile uint32_t CH6_CTR;

    /// Counter compare values
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    volatile uint32_t CH6_CC;

    /// Counter wrap value
    /// Offset: 0x0088
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH6_TOP;

    /// Control and status register
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    volatile uint32_t CH7_CSR;

    /// INT and FRAC form a fixed-point fractional number.\n Counting rate is system clock frequency divided by this number.\n Fractional division uses simple 1st-order sigma-delta.
    /// Offset: 0x0090
    /// Reset value: 0x00000010
    volatile uint32_t CH7_DIV;

    /// Direct access to the PWM counter
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    volatile uint32_t CH7_CTR;

    /// Counter compare values
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    volatile uint32_t CH7_CC;

    /// Counter wrap value
    /// Offset: 0x009C
    /// Reset value: 0x0000FFFF
    volatile uint32_t CH7_TOP;

    /// This register aliases the CSR_EN bits for all channels.\n Writing to this register allows multiple channels to be enabled\n or disabled simultaneously, so they can run in perfect sync.\n For each channel, there is only one physical EN register bit,\n which can be accessed through here or CHx_CSR.
    /// Offset: 0x00A0
    /// Reset value: 0x00000000
    volatile uint32_t EN;

    /// Raw Interrupts
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    volatile uint32_t INTR;

    /// Interrupt Enable
    /// Offset: 0x00A8
    /// Reset value: 0x00000000
    volatile uint32_t INTE;

    /// Interrupt Force
    /// Offset: 0x00AC
    /// Reset value: 0x00000000
    volatile uint32_t INTF;

    /// Interrupt status after masking & forcing
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    volatile uint32_t INTS;
};

static_assert(sizeof(PWM_Registers) >= 180, "PWM_Registers size mismatch");

/// PWM peripheral instance
inline PWM_Registers* PWM() {
    return reinterpret_cast<PWM_Registers*>(0x40050000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::pwm
