Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 30 09:44:08 2023
| Host         : cad105.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu19egffvb1517-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 429772 |     0 |    522720 | 82.22 |
|   LUT as Logic             | 427593 |     0 |    522720 | 81.80 |
|   LUT as Memory            |   2179 |     0 |    161280 |  1.35 |
|     LUT as Distributed RAM |   1380 |     0 |           |       |
|     LUT as Shift Register  |    799 |     0 |           |       |
| CLB Registers              | 142411 |     0 |   1045440 | 13.62 |
|   Register as Flip Flop    | 142411 |     0 |   1045440 | 13.62 |
|   Register as Latch        |      0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   4170 |     0 |     65340 |  6.38 |
| F7 Muxes                   |   2178 |     0 |    261360 |  0.83 |
| F8 Muxes                   |    480 |     0 |    130680 |  0.37 |
| F9 Muxes                   |      0 |     0 |     65340 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 4336   |          Yes |           - |          Set |
| 125960 |          Yes |           - |        Reset |
| 262    |          Yes |         Set |            - |
| 11853  |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  544 |     0 |       984 | 55.28 |
|   RAMB36/FIFO*    |  544 |     0 |       984 | 55.28 |
|     RAMB36E2 only |  544 |       |           |       |
|   RAMB18          |    0 |     0 |      1968 |  0.00 |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |      1968 |  3.25 |
|   DSP48E2 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       644 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       940 |  0.32 |
|   BUFGCE             |    2 |     0 |       280 |  0.71 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    1 |     0 |        11 |  9.09 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         5 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| LUT6       | 163821 |                 CLB |
| FDCE       | 125960 |            Register |
| LUT4       | 117369 |                 CLB |
| LUT5       |  77297 |                 CLB |
| LUT3       |  45835 |                 CLB |
| LUT2       |  31153 |                 CLB |
| FDRE       |  11853 |            Register |
| FDPE       |   4336 |            Register |
| CARRY8     |   4170 |                 CLB |
| RAMD32     |   2412 |                 CLB |
| MUXF7      |   2178 |                 CLB |
| LUT1       |    878 |                 CLB |
| SRLC32E    |    548 |                 CLB |
| RAMB36E2   |    544 |            BLOCKRAM |
| MUXF8      |    480 |                 CLB |
| RAMS32     |    344 |                 CLB |
| FDSE       |    262 |            Register |
| SRL16E     |    251 |                 CLB |
| DSP48E2    |     64 |          Arithmetic |
| BUFGCE     |      2 |               Clock |
| PS8        |      1 |            Advanced |
| MMCME4_ADV |      1 |               Clock |
| BUFG_PS    |      1 |               Clock |
+------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


