$date
	Mon Oct 30 14:24:27 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSMtest $end
$var wire 1 ! ADDR_WE $end
$var wire 1 " DM_WE $end
$var wire 1 # MISO_BUFE $end
$var wire 1 $ SR_WE $end
$var reg 1 % ChipSelCond $end
$var reg 1 & SCLKEdge $end
$var reg 1 ' clk $end
$var reg 1 ( shiftRegOutPZero $end
$scope module trial1 $end
$var wire 1 ) ChipSelCond $end
$var wire 1 * SCLKEdge $end
$var wire 1 + clk $end
$var wire 1 , shiftRegOutPZero $end
$var reg 1 - ADDR_WE $end
$var reg 1 . CSWire $end
$var reg 1 / DM_WE $end
$var reg 1 0 MISO_BUFE $end
$var reg 1 1 SR_WE $end
$var reg 5 2 counter [4:0] $end
$upscope $end
$upscope $end
$scope module inputconditioner $end
$var wire 1 3 clk $end
$var wire 1 4 noisysignal $end
$var reg 1 5 conditioned $end
$var reg 3 6 counter [2:0] $end
$var reg 1 7 negativeedge $end
$var reg 1 8 positiveedge $end
$var reg 1 9 synchronizer0 $end
$var reg 1 : synchronizer1 $end
$upscope $end
$scope module shiftregister $end
$var wire 1 ; clk $end
$var wire 8 < parallelDataIn [7:0] $end
$var wire 8 = parallelDataOut [7:0] $end
$var wire 1 > parallelLoad $end
$var wire 1 ? peripheralClkEdge $end
$var wire 1 @ serialDataIn $end
$var wire 1 A serialDataOut $end
$var reg 8 B shiftregistermem [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B
xA
z@
z?
z>
bx =
bz <
z;
0:
09
x8
x7
b0 6
x5
z4
z3
b0 2
x1
x0
x/
x.
x-
x,
0+
1*
1)
x(
0'
1&
1%
x$
x#
x"
x!
$end
#10000
00
0#
01
0$
0-
0!
0/
0"
1'
1+
#20000
0'
0+
#30000
1'
1+
#40000
0'
0+
#50000
1'
1+
#60000
0'
0+
#70000
1'
1+
#80000
0'
0+
#90000
1'
1+
#100000
0'
0+
#110000
1'
1+
#120000
0'
0+
#130000
1'
1+
#140000
0'
0+
#150000
1'
1+
#160000
0'
0+
#170000
1'
1+
#180000
0'
0+
#190000
1'
1+
#200000
0'
0+
0(
0,
0%
0)
#210000
1-
1!
b1 2
1'
1+
#220000
0'
0+
#230000
b10 2
1'
1+
#240000
0'
0+
#250000
b11 2
1'
1+
#260000
0'
0+
#270000
b100 2
1'
1+
#280000
0'
0+
#290000
b101 2
1'
1+
#300000
0'
0+
#310000
b110 2
1'
1+
#320000
0'
0+
#330000
b111 2
1'
1+
#340000
0'
0+
#350000
1/
1"
0-
0!
b1000 2
1'
1+
#360000
0'
0+
#370000
b1001 2
1'
1+
#380000
0'
0+
#390000
b1010 2
1'
1+
#400000
0'
0+
1(
1,
1%
1)
#410000
0/
0"
b0 2
1'
1+
#420000
0'
0+
#430000
1'
1+
#440000
0'
0+
#450000
1'
1+
#460000
0'
0+
#470000
1'
1+
#480000
0'
0+
#490000
1'
1+
#500000
0'
0+
#510000
1'
1+
#520000
0'
0+
#530000
1'
1+
#540000
0'
0+
#550000
1'
1+
#560000
0'
0+
#570000
1'
1+
#580000
0'
0+
#590000
1'
1+
#600000
0'
0+
0%
0)
#610000
1-
1!
b1 2
1'
1+
#620000
0'
0+
#630000
b10 2
1'
1+
#640000
0'
0+
#650000
b11 2
1'
1+
#660000
0'
0+
#670000
b100 2
1'
1+
#680000
0'
0+
#690000
b101 2
1'
1+
#700000
0'
0+
#710000
b110 2
1'
1+
#720000
0'
0+
#730000
b111 2
1'
1+
#740000
0'
0+
#750000
10
1#
11
1$
0-
0!
b1000 2
1'
1+
#760000
0'
0+
#770000
b1001 2
1'
1+
#780000
0'
0+
#790000
b1010 2
1'
1+
#800000
0'
0+
