
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v5,net-next,mips,5/7] MIPS: Octeon: Automatically provision CVMSEG space. - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v5,net-next,mips,5/7] MIPS: Octeon: Automatically provision CVMSEG space.</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=31592">David Daney</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Dec. 1, 2017, 11:18 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171201231807.25266-6-david.daney@cavium.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10088233/mbox/"
   >mbox</a>
|
   <a href="/patch/10088233/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10088233/">/patch/10088233/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	9D94460327 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  1 Dec 2017 23:20:27 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8AB992A397
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  1 Dec 2017 23:20:27 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 7C2BE2A47E; Fri,  1 Dec 2017 23:20:27 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D3E522A579
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri,  1 Dec 2017 23:20:13 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752146AbdLAXUK (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 1 Dec 2017 18:20:10 -0500
Received: from mail-by2nam03on0073.outbound.protection.outlook.com
	([104.47.42.73]:64170
	&quot;EHLO NAM03-BY2-obe.outbound.protection.outlook.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1751921AbdLAXSz (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 1 Dec 2017 18:18:55 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;
	bh=UkQz23AOh9hXdJQTCLoit2GRonqkF6wEu6wB97CTVWM=;
	b=m86wIaoNZrlMiE+9aP7yZs8Otf5/fmgHpL+9t2LiRIx8pn7TZxxu4hgvI42MB/3AMYsuHu4zn0nYX1Zxb+DotR0dUrMxefOUotEJat5WjpLy7v3g2m5pgVy2M1p8Pc6ehaxzEewa5krwfDuDytZcprL/xGI6uvUyMg+fg7MlLV8=
Authentication-Results: spf=none (sender IP is )
	smtp.mailfrom=David.Daney@cavium.com; 
Received: from ddl.caveonetworks.com (50.233.148.156) by
	DM5PR07MB3499.namprd07.prod.outlook.com (10.164.153.30) with
	Microsoft SMTP Server (version=TLS1_2,
	cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id
	15.20.260.4; Fri, 1 Dec 2017 23:18:50 +0000
From: David Daney &lt;david.daney@cavium.com&gt;
To: linux-mips@linux-mips.org, ralf@linux-mips.org,
	James Hogan &lt;james.hogan@mips.com&gt;, netdev@vger.kernel.org,
	&quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;,
	Rob Herring &lt;robh+dt@kernel.org&gt;, Mark Rutland &lt;mark.rutland@arm.com&gt;
Cc: linux-kernel@vger.kernel.org, &quot;Steven J. Hill&quot; &lt;steven.hill@cavium.com&gt;,
	devicetree@vger.kernel.org, Andrew Lunn &lt;andrew@lunn.ch&gt;,
	Florian Fainelli &lt;f.fainelli@gmail.com&gt;,
	Philippe Ombredanne &lt;pombredanne@nexb.com&gt;,
	David Daney &lt;david.daney@cavium.com&gt;,
	Carlos Munoz &lt;cmunoz@caviumnetworks.com&gt;
Subject: [PATCH v5 net-next,
	mips 5/7] MIPS: Octeon: Automatically provision CVMSEG space.
Date: Fri,  1 Dec 2017 15:18:05 -0800
Message-Id: &lt;20171201231807.25266-6-david.daney@cavium.com&gt;
X-Mailer: git-send-email 2.14.3
In-Reply-To: &lt;20171201231807.25266-1-david.daney@cavium.com&gt;
References: &lt;20171201231807.25266-1-david.daney@cavium.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [50.233.148.156]
X-ClientProxiedBy: CO2PR07CA0064.namprd07.prod.outlook.com (10.174.192.32) To
	DM5PR07MB3499.namprd07.prod.outlook.com (10.164.153.30)
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: 819b6ace-9a8a-44a0-7298-08d53911e1f1
X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0;
	RULEID:(4534020)(4602075)(4627115)(201703031133081)(201702281549075)(5600026)(4604075)(2017052603286);
	SRVR:DM5PR07MB3499; 
X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB3499;
	3:FFES+04POybr9Mf8W9B10iKXJGmT6o3caxNbkOWx0rZXKjtI1Z21Yys9tY8UG0I0yUujQChVA8R2uHHMAW7tca5RskJHhMlH6V1vimmtCESNwHpuNnOflYhIPorl0qQD5uS6wR1Ci4V/XZf2o3dO0dewQO1AO0cdl9F78SuEmr+erbeKM+UZ802ELEFoJhL2SzCrU2cewN97AIi3ycowEM39CFwlUGmpW6JW6uo/VqgbrItdyaLp88BRefKKpbGb;
	25:qG4BqKlizlk1RfNyYT02pHaYFD9rxG2kKWGYCHk5wffK/A/xIGSWDIzqX/X9BoYdzFRIxkPN5L8YWKeKyi1JoDv/cdzaq0yiRf84h6VD3nP3R43LIbANbJ/AN7ABGf0Snb+fvgHCTROolL1qDBOh/TZyV86QYY1RJbqp+xA6gDWXMERilwec7d9puQV2KWKwPrN8ywMB3IFoF4FZ4NNRaHoxlX8dOGRf5JpYDRTAT+U+AT1UpJn+YbtBTCJwRHmQwn1qMgf4saAja0SSdHX9YLcyK62ScZjl2pfZMncWI1H16E3rmeecZ/Oxl3UyQHnlMyD3J/8boIuqkx18CkK//A==;
	31:6CQzLPyyedOvkZYFpfwKf3uAMaH4fyLbbj/WkdWR/DZ+HkENqaI98G8a4mx9sezbr6ZpCyUBaQ5pBZxlQsqK9GwyOs7/Bk0Awu7LHzJiw6kjwai3Y8A7iGmRjprbBoS+aES1g/ovOgoLsuYaZSb0aAhKyhNOfUVD48vr0bqUYKHdtsz/vV1D0Jg8NhOOwxhrYFaxuyG7DK3hojK4OfXSeIjJiOBFrNMhAohXLaEvTWo=
X-MS-TrafficTypeDiagnostic: DM5PR07MB3499:
X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB3499;
	20:ib4658o2yli7asfLv34U7gUVgA205kVAlDiX9FRunxcF7FrlfSILPFosNWzg/84mk+/PhNJ0RxEoXkdo0MXBw6m51eOIy58BIuzYhA++dVowMddb/c/O5gyi1hvaZqys/XVjHI84g9uzsa0vis3baVGJ8w+I1XyPQPNGbA9trM1QArx29mfLksI458YWsIMyDTDxNbmt81AfvRp+L3q1C0CkdQcUrIiY8NEdRCXJYSMH5aa0HDNkx3ohFfixmtGoJV7cEmaj30IifCeFYEytD1P7/1dzagYYT7CV5voEt6uDNW7tD+vshsu7glI1Wxk+HAf/aHETFdPh/KoJqt93VQzTwE3dQ9wji0RN47Uflw45z3cvnSFU7hWxxtstDq1ZCuraI3cGPDqCXkbDAOwRZ5ArF9a2k7NaVIY6P1ip213S0/svWUQggE5/7KhmqPH4UO2mzAI+Yx46p1xVYV+r2Mk2B9ALusOC5F0HrIdxUbuWgkM0CMBreY6PzrXzTmZ2;
	4:wb+8zs9woB0Nh/bCqH4RBFCYAzW81pLdd+ycuRA3Yv/kMuVOtL+ZK0TVuv8u7H8OVoVbn2csNmgb1TZvgw/AHCQ8H8NLbzxU3Optlds5KN4VyXymJJWMd6YTAs0oIdjRs3Mok/xoxDgGe2kEWG0oxyQWFm70DJpwvJaXVol2pondsdVyaAUdlBxoMxuGHNRkTEcfyvyC8VXOThC6K4ybOSKIeoP5aErSCGeRnUgb5s8umDoraRBnTKNT1kEFkWmDVrtFr8OpWt2WxaThN5+o8A==
X-Microsoft-Antispam-PRVS: &lt;DM5PR07MB3499434AB1A9830A945BCBC297390@DM5PR07MB3499.namprd07.prod.outlook.com&gt;
X-Exchange-Antispam-Report-Test: UriScan:;
X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0;
	RULEID:(6040450)(2401047)(8121501046)(5005006)(3231022)(93006095)(93001095)(10201501046)(3002001)(6041248)(20161123564025)(20161123555025)(20161123560025)(20161123558100)(20161123562025)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(6072148)(201708071742011);
	SRVR:DM5PR07MB3499; BCL:0; PCL:0;
	RULEID:(100000803101)(100110400095); SRVR:DM5PR07MB3499; 
X-Forefront-PRVS: 05087F0C24
X-Forefront-Antispam-Report: SFV:NSPM;
	SFS:(10009020)(6009001)(346002)(376002)(366004)(189002)(199003)(47776003)(72206003)(1076002)(7416002)(50466002)(4326008)(66066001)(16526018)(48376002)(33646002)(6666003)(76176011)(97736004)(86362001)(68736007)(25786009)(39060400002)(2950100002)(101416001)(478600001)(53416004)(6506006)(106356001)(5660300001)(3846002)(105586002)(36756003)(69596002)(8676002)(6512007)(2906002)(51416003)(53936002)(81156014)(110136005)(6116002)(81166006)(8936002)(7736002)(52116002)(16586007)(316002)(107886003)(189998001)(6486002)(305945005)(50226002)(54906003)(142933001);
	DIR:OUT; SFP:1101; SCL:1; SRVR:DM5PR07MB3499;
	H:ddl.caveonetworks.com; FPR:; SPF:None; PTR:InfoNoRecords;
	MX:1; A:1; LANG:en; 
Received-SPF: None (protection.outlook.com: cavium.com does not designate
	permitted sender hosts)
X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM5PR07MB3499;
	23:5FLs2x+u78/hIJaJPceCABqxoIz4dsZ6wg9BPFkbL?=
	=?us-ascii?Q?nvxD/7hamQKUwe4cDyhTJoBYm1md/vlPvFIsuJUq7e917YKvuQ//TVuxiwxA?=
	=?us-ascii?Q?NIzIAclghqoQrMjWP9mw9TFz6Oc89+MhVURG+8rZLWIFz31CQhufTMGWRUg2?=
	=?us-ascii?Q?HBWQtkupe1GpVLkJ6yta+kp8K2t5b+LAuNvhgw0Ugb5gNCRtbO411r2TuSPh?=
	=?us-ascii?Q?hx28YxNmboCrWmNGNOzZoPZzkQqTKkSCOfbtWdPxGewQAcBwEbYUb+kn9DPy?=
	=?us-ascii?Q?1y0Vk88EFn68Q4vsOwlgOI3rnOlzyhkrBbX32QeI81AG5xGP8AxNYP/p9xzw?=
	=?us-ascii?Q?Om15MwU5VExCCdhCSfCHT50Fh1tScHlf/K78/m+nZa9X6k4oAXx+o1iGeXnl?=
	=?us-ascii?Q?dTjxATauv0g6V5rLMY/1NO/is7z1/uS5fEqVfi7VGWeUyuvNpBg1DxTq+Xit?=
	=?us-ascii?Q?i0sw8sf7bjrrMfaFk9ya1k/nldJ8meDWxh0UAHXfKlkUnehD1BWLX0/NJC9r?=
	=?us-ascii?Q?nssc6ZYNE6NX0A3T4Iz1GUO3YRV9mt1FJ+Si6+A/KaSHiHHMS307NtYPZpZO?=
	=?us-ascii?Q?lre6L+OIuU6h3KFNmOJzzEjeeJnOcPRHd/PC4VN2++bhH7QTxskihID/l798?=
	=?us-ascii?Q?4Ed/A4ruuoD4EeBGcrNf4pGPFneGM7UyvfkciMNFiBMC4kh3AeM/5YObowBJ?=
	=?us-ascii?Q?qaIsQQDfOOH17T/rODhOLQ+EZs1ie10wWGhq7PiF2AqGwyLumsgjFXJfmwvE?=
	=?us-ascii?Q?gpYvycXTWgt4Sl/6Bz1o9uztTNl7EMuOoKFLI71a2ug9TaYfQo8GISX8DiRw?=
	=?us-ascii?Q?8xBQuaXUpLBWEBSVS2xY9Z2eRRY4at+CiKJrWp34wA26U5uxjg1znzMdBo7A?=
	=?us-ascii?Q?EGDOic2BBW2uARn+G5sFZZYXpMDIcBMueAnn1ax/8qNCWYA6ybnUBvm9u3GY?=
	=?us-ascii?Q?XWVg2vO77C0mn1VcI+kNEvKGkHk+dDBMZ8EdnokkO0/ty2BtwOUZXXYdxVkC?=
	=?us-ascii?Q?g0dFW6RawPYoLP1xqYhHi0l2frrIZvdRFlI5PEVWoqmA1PUdcUQv2QVQIaSW?=
	=?us-ascii?Q?O0vMbKXR0LoeaRngQ9QtTVwc1RiKYyNdI1l37VZnrpp8X75ZSQQrpGiozBxn?=
	=?us-ascii?Q?cAHQ5kUHlDzdOI5hUVZ2HRsKktY/WIJeqHGW4hjG3p3mKdoC7YgGqWrjC6Lr?=
	=?us-ascii?Q?MSaws+yjN5lOkYCoQGu9mEiG4KwMfHNQTL1NvPFHIi+7hA7pqmnogcUZkyMW?=
	=?us-ascii?Q?+tu6wTbZunP8JXQbi5m5xmAvF7hXFfes+mXhHns?=
X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB3499;
	6:GQ6dd7D+8FwLbqsmmyYn4LWZwtSUXSCW9UMB9HhObxAzIjPHR1wklB3E4bJ/L8u82jdD0NYMkCo4IRDpTzHyO2vwgcw+4hmVUeqCCVRWiKQuHubyPdcYwt5tqGoIYmrEuSp3H7bFrOZklUpYjchr8p2hekup4sF+7VurzMTcQ+gTmbDU14FE2jQPekH4JMC5Vl4rSaYPXdxyqMrzQd69kfGOONaFpDLnMDuykHdhQvp3SBbeiClW83/LvVq9mf7cbZT0DGOMQ0eePG6ujlFI9Uvisxjv214ditxXhE4Peor4ZZVyuaTTDJkyV478V/IbQI8S10hz47nBtHwhQz78SvCjlXfbzLvY2Y/VpaBrJj0=;
	5:FIbQMJgDlXoeghZJ3CgqCbqrSn93+xh22fMioeNZd2l93hjdlXdSUlrZQBa+J7sLd6Ruo7cihFY1l3mosSCAGANBGQg7OUvV9iqVS4urYI7B2wO93IJ486Tt5FpLhp98Le45MeUKoB4TAqGj1wp1jBah+9uI6i/7yVmym6ksQDU=;
	24:BLzCYL8Io3SFWVW/WF9XjGicaVt1VsuJu9JrTeSP11iEcEY3pVCCp/4W3OgW1XkZ4UeztBaFI/UVbtd7nlf1pc0kkwojOelfWUjtBiISjOM=;
	7:j6if6o7WZD38n2BExFpT65FUVtbDBoffkljteq3IZlcXDB7Gc2Jf1FJBb/aSukDQEcjRGmBCDtEFDmlOdzvsitXd5SdV9/CHalmvzZw5w+B0KWUgj2mFis5ehEw84KjjGsLHGdWWewdwh0gNZ7E8mczzg4FCM5JIVw5vYQyxct5Q93l57UId638cVAU3ZKZ/I87qXP5h90vG2GBZ511PJlQT8hA6bCNUFnz0kNrIQstUSZDdFnqNInC4XMYV7aqb
SpamDiagnosticOutput: 1:99
SpamDiagnosticMetadata: NSPM
X-OriginatorOrg: cavium.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Dec 2017 23:18:50.0248
	(UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 819b6ace-9a8a-44a0-7298-08d53911e1f1
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 711e4ccf-2e9b-4bcf-a551-4094005b6194
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR07MB3499
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=31592">David Daney</a> - Dec. 1, 2017, 11:18 p.m.</div>
<pre class="content">
Remove CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE and automatically calculate
the amount of CVMSEG space needed.

1st 128-bytes: Use by IOBDMA
2nd 128-bytes: Reserved by kernel for scratch/TLS emulation.
3rd 128-bytes: OCTEON-III LMTLINE

New config variable CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG provisions
additional lines, defaults to zero.
<span class="signed-off-by">
Signed-off-by: David Daney &lt;david.daney@cavium.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Carlos Munoz &lt;cmunoz@caviumnetworks.com&gt;</span>
---
 arch/mips/cavium-octeon/Kconfig                    | 27 ++++++++++++--------
 arch/mips/cavium-octeon/setup.c                    | 16 ++++++------
 .../asm/mach-cavium-octeon/kernel-entry-init.h     | 20 +++++++++------
 arch/mips/include/asm/mipsregs.h                   |  2 ++
 arch/mips/include/asm/octeon/octeon.h              |  2 ++
 arch/mips/include/asm/processor.h                  |  2 +-
 arch/mips/kernel/octeon_switch.S                   |  2 --
 arch/mips/mm/tlbex.c                               | 29 ++++++----------------
 drivers/staging/octeon/ethernet-defines.h          |  2 +-
 9 files changed, 50 insertions(+), 52 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/cavium-octeon/Kconfig b/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_header">index ce469f982134..29c4d81364a6 100644</span>
<span class="p_header">--- a/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_header">+++ b/arch/mips/cavium-octeon/Kconfig</span>
<span class="p_chunk">@@ -11,21 +11,26 @@</span> <span class="p_context"> config CAVIUM_CN63XXP1</span>
 	  non-CN63XXP1 hardware, so it is recommended to select &quot;n&quot;
 	  unless it is known the workarounds are needed.
 
<span class="p_del">-config CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_del">-	int &quot;Number of L1 cache lines reserved for CVMSEG memory&quot;</span>
<span class="p_del">-	range 0 54</span>
<span class="p_del">-	default 1</span>
<span class="p_del">-	help</span>
<span class="p_del">-	  CVMSEG LM is a segment that accesses portions of the dcache as a</span>
<span class="p_del">-	  local memory; the larger CVMSEG is, the smaller the cache is.</span>
<span class="p_del">-	  This selects the size of CVMSEG LM, which is in cache blocks. The</span>
<span class="p_del">-	  legally range is from zero to 54 cache blocks (i.e. CVMSEG LM is</span>
<span class="p_del">-	  between zero and 6192 bytes).</span>
<span class="p_del">-</span>
 endif # CPU_CAVIUM_OCTEON
 
 if CAVIUM_OCTEON_SOC
 
<span class="p_add">+config CAVIUM_OCTEON_EXTRA_CVMSEG</span>
<span class="p_add">+	int &quot;Number of extra L1 cache lines reserved for CVMSEG memory&quot;</span>
<span class="p_add">+	range 0 50</span>
<span class="p_add">+	default 0</span>
<span class="p_add">+	help</span>
<span class="p_add">+	  CVMSEG LM is a segment that accesses portions of the dcache</span>
<span class="p_add">+	  as a local memory; the larger CVMSEG is, the smaller the</span>
<span class="p_add">+	  cache is.  The kernel uses two or three blocks (one for TLB</span>
<span class="p_add">+	  exception handlers, one for driver IOBDMA operations, and on</span>
<span class="p_add">+	  models that need it, one for LMTDMA operations). This</span>
<span class="p_add">+	  selects an optional extra number of CVMSEG lines for use by</span>
<span class="p_add">+	  other software.</span>
<span class="p_add">+</span>
<span class="p_add">+	  Normally no extra lines are required, and this parameter</span>
<span class="p_add">+	  should be set to zero.</span>
<span class="p_add">+</span>
 config CAVIUM_OCTEON_LOCK_L2
 	bool &quot;Lock often used kernel code in the L2&quot;
 	default &quot;y&quot;
<span class="p_header">diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c</span>
<span class="p_header">index 99e6a68bc652..51c4d3c3cada 100644</span>
<span class="p_header">--- a/arch/mips/cavium-octeon/setup.c</span>
<span class="p_header">+++ b/arch/mips/cavium-octeon/setup.c</span>
<span class="p_chunk">@@ -68,6 +68,12 @@</span> <span class="p_context"> extern void pci_console_init(const char *arg);</span>
 static unsigned long long max_memory = ULLONG_MAX;
 static unsigned long long reserve_low_mem;
 
<span class="p_add">+/*</span>
<span class="p_add">+ * modified in hernel-entry-init.h, must have an initial value to keep</span>
<span class="p_add">+ * it from being clobbered when bss is zeroed.</span>
<span class="p_add">+ */</span>
<span class="p_add">+u32 octeon_cvmseg_lines = 2;</span>
<span class="p_add">+</span>
 DEFINE_SEMAPHORE(octeon_bootbus_sem);
 EXPORT_SYMBOL(octeon_bootbus_sem);
 
<span class="p_chunk">@@ -604,11 +610,7 @@</span> <span class="p_context"> void octeon_user_io_init(void)</span>
 
 	/* R/W If set, CVMSEG is available for loads/stores in
 	 * kernel/debug mode. */
<span class="p_del">-#if CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
 	cvmmemctl.s.cvmsegenak = 1;
<span class="p_del">-#else</span>
<span class="p_del">-	cvmmemctl.s.cvmsegenak = 0;</span>
<span class="p_del">-#endif</span>
 	if (OCTEON_IS_OCTEON3()) {
 		/* Enable LMTDMA */
 		cvmmemctl.s.lmtena = 1;
<span class="p_chunk">@@ -626,9 +628,9 @@</span> <span class="p_context"> void octeon_user_io_init(void)</span>
 
 	/* Setup of CVMSEG is done in kernel-entry-init.h */
 	if (smp_processor_id() == 0)
<span class="p_del">-		pr_notice(&quot;CVMSEG size: %d cache lines (%d bytes)\n&quot;,</span>
<span class="p_del">-			  CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE,</span>
<span class="p_del">-			  CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE * 128);</span>
<span class="p_add">+		pr_notice(&quot;CVMSEG size: %u cache lines (%u bytes)\n&quot;,</span>
<span class="p_add">+			  octeon_cvmseg_lines,</span>
<span class="p_add">+			  octeon_cvmseg_lines * 128);</span>
 
 	if (octeon_has_feature(OCTEON_FEATURE_FAU)) {
 		union cvmx_iob_fau_timeout fau_timeout;
<span class="p_header">diff --git a/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h b/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_header">index c38b38ce5a3d..cdcca60978a2 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h</span>
<span class="p_chunk">@@ -26,11 +26,18 @@</span> <span class="p_context"></span>
 	# a3 = address of boot descriptor block
 	.set push
 	.set arch=octeon
<span class="p_add">+	mfc0	v1, CP0_PRID_REG</span>
<span class="p_add">+	andi	v1, 0xff00</span>
<span class="p_add">+	li	v0, 0x9500		# cn78XX or later</span>
<span class="p_add">+	subu	v1, v1, v0</span>
<span class="p_add">+	li	t2, 2 + CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG</span>
<span class="p_add">+	bltz	v1, 1f</span>
<span class="p_add">+	addiu	t2, 1			# t2 has cvmseg_size</span>
<span class="p_add">+1:</span>
 	# Read the cavium mem control register
 	dmfc0	v0, CP0_CVMMEMCTL_REG
 	# Clear the lower 6 bits, the CVMSEG size
<span class="p_del">-	dins	v0, $0, 0, 6</span>
<span class="p_del">-	ori	v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_add">+	dins	v0, t2, 0, 6</span>
 	dmtc0	v0, CP0_CVMMEMCTL_REG	# Write the cavium mem control register
 	dmfc0	v0, CP0_CVMCTL_REG	# Read the cavium control register
 	# Disable unaligned load/store support but leave HW fixup enabled
<span class="p_chunk">@@ -70,7 +77,7 @@</span> <span class="p_context"></span>
 	# Flush dcache after config change
 	cache	9, 0($0)
 	# Zero all of CVMSEG to make sure parity is correct
<span class="p_del">-	dli	v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span>
<span class="p_add">+	move	v0, t2</span>
 	dsll	v0, 7
 	beqz	v0, 2f
 1:	dsubu	v0, 8
<span class="p_chunk">@@ -126,12 +133,7 @@</span> <span class="p_context"></span>
 	LONG_L	sp, (t0)
 	# Set the SP global variable to zero so the master knows we&#39;ve started
 	LONG_S	zero, (t0)
<span class="p_del">-#ifdef __OCTEON__</span>
<span class="p_del">-	syncw</span>
<span class="p_del">-	syncw</span>
<span class="p_del">-#else</span>
 	sync
<span class="p_del">-#endif</span>
 	# Jump to the normal Linux SMP entry point
 	j   smp_bootstrap
 	nop
<span class="p_chunk">@@ -148,6 +150,8 @@</span> <span class="p_context"></span>
 
 #endif /* CONFIG_SMP */
 octeon_main_processor:
<span class="p_add">+	dla	v0, octeon_cvmseg_lines</span>
<span class="p_add">+	sw	t2, 0(v0)</span>
 	.set pop
 .endm
 
<span class="p_header">diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">index 6b1f1ad0542c..0b588640b65a 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_chunk">@@ -1126,6 +1126,8 @@</span> <span class="p_context"></span>
 #define FPU_CSR_RD	0x3	/* towards -Infinity */
 
 
<span class="p_add">+#define CAVIUM_OCTEON_SCRATCH_OFFSET (2 * 128 - 16 - 32768)</span>
<span class="p_add">+</span>
 #ifndef __ASSEMBLY__
 
 /*
<span class="p_header">diff --git a/arch/mips/include/asm/octeon/octeon.h b/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_header">index f36263c46e60..0d29bc1f0661 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/octeon/octeon.h</span>
<span class="p_chunk">@@ -390,6 +390,8 @@</span> <span class="p_context"> static inline uint32_t octeon_npi_read32(uint64_t address)</span>
 
 extern struct cvmx_bootinfo *octeon_bootinfo;
 
<span class="p_add">+extern u32 octeon_cvmseg_lines;</span>
<span class="p_add">+</span>
 extern uint64_t octeon_bootloader_entry_addr;
 
 extern void (*octeon_irq_setup_secondary)(void);
<span class="p_header">diff --git a/arch/mips/include/asm/processor.h b/arch/mips/include/asm/processor.h</span>
<span class="p_header">index af34afbc32d9..1a20f9c5509f 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/processor.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/processor.h</span>
<span class="p_chunk">@@ -216,7 +216,7 @@</span> <span class="p_context"> struct octeon_cop2_state {</span>
 	.cp2			= {0,},
 
 struct octeon_cvmseg_state {
<span class="p_del">-	unsigned long cvmseg[CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE]</span>
<span class="p_add">+	unsigned long cvmseg[CONFIG_CAVIUM_OCTEON_EXTRA_CVMSEG + 3]</span>
 			    [cpu_dcache_line_size() / sizeof(unsigned long)];
 };
 
<span class="p_header">diff --git a/arch/mips/kernel/octeon_switch.S b/arch/mips/kernel/octeon_switch.S</span>
<span class="p_header">index e42113fe2762..4f56902d5ee7 100644</span>
<span class="p_header">--- a/arch/mips/kernel/octeon_switch.S</span>
<span class="p_header">+++ b/arch/mips/kernel/octeon_switch.S</span>
<span class="p_chunk">@@ -29,7 +29,6 @@</span> <span class="p_context"></span>
 	cpu_save_nonscratch a0
 	LONG_S	ra, THREAD_REG31(a0)
 
<span class="p_del">-#if CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
 	/* Check if we need to store CVMSEG state */
 	dmfc0	t0, $11,7	/* CvmMemCtl */
 	bbit0	t0, 6, 3f	/* Is user access enabled? */
<span class="p_chunk">@@ -58,7 +57,6 @@</span> <span class="p_context"></span>
 	dmfc0	t0, $11,7	/* CvmMemCtl */
 	xori	t0, t0, 0x40	/* Bit 6 is CVMSEG user enable */
 	dmtc0	t0, $11,7	/* CvmMemCtl */
<span class="p_del">-#endif</span>
 3:
 
 #if defined(CONFIG_CC_STACKPROTECTOR) &amp;&amp; !defined(CONFIG_SMP)
<span class="p_header">diff --git a/arch/mips/mm/tlbex.c b/arch/mips/mm/tlbex.c</span>
<span class="p_header">index 79b9f2ad3ff5..3d3dfba465ae 100644</span>
<span class="p_header">--- a/arch/mips/mm/tlbex.c</span>
<span class="p_header">+++ b/arch/mips/mm/tlbex.c</span>
<span class="p_chunk">@@ -115,33 +115,17 @@</span> <span class="p_context"> static int use_lwx_insns(void)</span>
 		return 0;
 	}
 }
<span class="p_del">-#if defined(CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE) &amp;&amp; \</span>
<span class="p_del">-    CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0</span>
<span class="p_del">-static bool scratchpad_available(void)</span>
<span class="p_del">-{</span>
<span class="p_del">-	return true;</span>
<span class="p_del">-}</span>
<span class="p_del">-static int scratchpad_offset(int i)</span>
<span class="p_del">-{</span>
<span class="p_del">-	/*</span>
<span class="p_del">-	 * CVMSEG starts at address -32768 and extends for</span>
<span class="p_del">-	 * CAVIUM_OCTEON_CVMSEG_SIZE 128 byte cache lines.</span>
<span class="p_del">-	 */</span>
<span class="p_del">-	i += 1; /* Kernel use starts at the top and works down. */</span>
<span class="p_del">-	return CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE * 128 - (8 * i) - 32768;</span>
<span class="p_del">-}</span>
<span class="p_del">-#else</span>
<span class="p_del">-static bool scratchpad_available(void)</span>
<span class="p_del">-{</span>
<span class="p_del">-	return false;</span>
<span class="p_del">-}</span>
<span class="p_add">+</span>
 static int scratchpad_offset(int i)
 {
<span class="p_add">+	if (IS_ENABLED(CONFIG_CPU_CAVIUM_OCTEON))</span>
<span class="p_add">+		return (CAVIUM_OCTEON_SCRATCH_OFFSET - (8 * i));</span>
<span class="p_add">+</span>
 	BUG();
 	/* Really unreachable, but evidently some GCC want this. */
 	return 0;
 }
<span class="p_del">-#endif</span>
<span class="p_add">+</span>
 /*
  * Found by experiment: At least some revisions of the 4kc throw under
  * some circumstances a machine check exception, triggered by invalid
<span class="p_chunk">@@ -1302,7 +1286,8 @@</span> <span class="p_context"> static void build_r4000_tlb_refill_handler(void)</span>
 	memset(relocs, 0, sizeof(relocs));
 	memset(final_handler, 0, sizeof(final_handler));
 
<span class="p_del">-	if (IS_ENABLED(CONFIG_64BIT) &amp;&amp; (scratch_reg &gt;= 0 || scratchpad_available()) &amp;&amp; use_bbit_insns()) {</span>
<span class="p_add">+	if (IS_ENABLED(CONFIG_64BIT) &amp;&amp; use_bbit_insns() &amp;&amp;</span>
<span class="p_add">+	   (scratch_reg &gt;= 0 || IS_ENABLED(CONFIG_CPU_CAVIUM_OCTEON))) {</span>
 		htlb_info = build_fast_tlb_refill_handler(&amp;p, &amp;l, &amp;r, K0, K1,
 							  scratch_reg);
 		vmalloc_mode = refill_scratch;
<span class="p_header">diff --git a/drivers/staging/octeon/ethernet-defines.h b/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_header">index 07bd2b87f6a0..e898df25b87f 100644</span>
<span class="p_header">--- a/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_header">+++ b/drivers/staging/octeon/ethernet-defines.h</span>
<span class="p_chunk">@@ -32,7 +32,7 @@</span> <span class="p_context"></span>
 #define REUSE_SKBUFFS_WITHOUT_FREE  1
 #endif
 
<span class="p_del">-#define USE_ASYNC_IOBDMA            (CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE &gt; 0)</span>
<span class="p_add">+#define USE_ASYNC_IOBDMA	1</span>
 
 /* Maximum number of SKBs to try to free per xmit packet. */
 #define MAX_OUT_QUEUE_DEPTH 1000

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



