<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "/usr/local/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file /usr/local/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v
(VERI-1482) Analyzing Verilog file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/clockDivider.v
(VERI-1482) Analyzing Verilog file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count4.v
(VERI-1482) Analyzing Verilog file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/LEDtest.v
(VERI-1482) Analyzing Verilog file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v
WARNING - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(9,13-9,20) (VERI-1372) redeclaration of ansi port count2t is not allowed
WARNING - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(10,13-10,20) (VERI-1372) redeclaration of ansi port count3t is not allowed
(VERI-1482) Analyzing Verilog file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/my_pll.v
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.1_x64/cae_library/synthesis/vhdl/ecp3.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.std_logic_1164 from /usr/local/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/std_logic_1164.vdb
(VHDL-1493) Restoring VHDL parse-tree std.standard from /usr/local/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/std/standard.vdb
(VHDL-1481) Analyzing VHDL file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/typepackage.vhd
(VHDL-1493) Restoring VHDL parse-tree ieee.numeric_std from /usr/local/diamond/3.1_x64/cae_library/vhdl_packages/vdbs/ieee/numeric_std.vdb
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/typepackage.vhd(5,9-5,20) (VHDL-1014) analyzing package typepackage
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/typepackage.vhd(24,14-24,25) (VHDL-1013) analyzing package body typepackage
(VHDL-1481) Analyzing VHDL file /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count8.vhd
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count8.vhd(6,8-6,14) (VHDL-1012) analyzing entity count8
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count8.vhd(14,14-14,17) (VHDL-1010) analyzing architecture rtl
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(1,8-1,16) (VERI-1018) compiling module topcount
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(1,1-52,10) (VERI-9000) elaborating module 'topcount'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/my_pll.v(8,1-57,10) (VERI-9000) elaborating module 'my_pll_uniq_1'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/clockDivider.v(1,1-21,10) (VERI-9000) elaborating module 'clockDivider_uniq_1'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count4.v(1,1-27,10) (VERI-9000) elaborating module 'count4_uniq_1'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count4.v(1,1-27,10) (VERI-9000) elaborating module 'count4_uniq_2'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/LEDtest.v(1,1-78,11) (VERI-9000) elaborating module 'LEDtest_uniq_1'
INFO - /usr/local/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /usr/local/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1539,1-1567,10) (VERI-9000) elaborating module 'EHXPLLF_uniq_1'
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(22,2-22,52) (VERI-1231) going to vhdl side to elaborate module count8
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/count8.vhd(6,8-6,14) (VHDL-1067) elaborating count8_uniq_0(rtl)
INFO - /home/ec2-user/src/ecp3-versa/trunk/diamond-tutorial/LEDtest/source/topcount.v(22,2-22,52) (VERI-1232) back to verilog to continue elaboration
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>