//! What CPU1 takes from the board it sits on (RA8EMU-1012). CPU1's
//! bring-up belongs to the chip; the board only hands over this wiring:
//! the bus CPU1's stores reach, the divider that sizes its turns, the
//! reboot latch and the CPU1 control page that release it, the slot the
//! board routes CPU1's events through, and two hooks back into the board.
const registry = @import("../periph/registry.zig");
const cpu_ctrl = @import("../periph/cpu_ctrl.zig");
const reboot = @import("reboot.zig");
const Guest = @import("cpu/memory/guest.zig").Guest;
const CoreWindows = @import("core_windows.zig").CoreWindows;

pub const Wiring = struct {
    /// The shared peripheral bus CPU1's stores fall through to.
    bus: *registry.Bus,
    /// SCKDIVCR2, which sizes CPU1's turns against CPU0's.
    dividers: *const u16,
    /// The board's reboot latch, read each time CPU1 asks whether it is
    /// held, since the run may attach it after CPU1 opens.
    reboot: *const ?*reboot.Reboot,
    /// The CPU1 control page (CPU1ACTCSR, CPU1INITVTOR) that releases it.
    release: *const cpu_ctrl.CpuCtrl,
    /// Where the board looks for CPU1's store, so INTSELR events reach
    /// CPU1's NVIC and DTC1.
    cpu1: *?Guest,
    context: *anyopaque,
    /// Seeds a core's own PPB windows with their reset values.
    primeFn: *const fn (context: *anyopaque, memory: Guest, windows: CoreWindows) anyerror!void,
    /// Takes a SYSRESETREQ from CPU1, the part's one software reset.
    resetFn: *const fn (context: *anyopaque) void,

    pub fn prime(self: Wiring, memory: Guest, windows: CoreWindows) !void {
        return self.primeFn(self.context, memory, windows);
    }

    pub fn requestReset(self: Wiring) void {
        self.resetFn(self.context);
    }
};
