/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_tt0p85v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.850000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.850000 ;
    operating_conditions ( "tt0p85v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.850000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p85v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 40405.400000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.568928, 0.572235, 0.578661, 0.617510, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.568928, 0.572235, 0.578661, 0.617510, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018801" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021446" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.568928, 0.572235, 0.578661, 0.617510, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.568928, 0.572235, 0.578661, 0.617510, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.018801" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021446" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004794, 0.004794, 0.004794, 0.004794, 0.004794" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004794, 0.004794, 0.004794, 0.004794, 0.004794" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.329804, 0.344894, 0.360084, 0.389784, 0.449084",\
              "0.338444, 0.353534, 0.368724, 0.398424, 0.457724",\
              "0.347164, 0.362254, 0.377444, 0.407144, 0.466444",\
              "0.357234, 0.372324, 0.387514, 0.417214, 0.476514",\
              "0.367404, 0.382494, 0.397684, 0.427384, 0.486684"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.329804, 0.344894, 0.360084, 0.389784, 0.449084",\
              "0.338444, 0.353534, 0.368724, 0.398424, 0.457724",\
              "0.347164, 0.362254, 0.377444, 0.407144, 0.466444",\
              "0.357234, 0.372324, 0.387514, 0.417214, 0.476514",\
              "0.367404, 0.382494, 0.397684, 0.427384, 0.486684"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161",\
              "0.009838, 0.033560, 0.062725, 0.121859, 0.240161"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.398139, 0.414729, 0.432264, 0.466809, 0.535689",\
              "0.408114, 0.424704, 0.442239, 0.476784, 0.545664",\
              "0.418404, 0.434994, 0.452529, 0.487074, 0.555954",\
              "0.430269, 0.446859, 0.464394, 0.498939, 0.567819",\
              "0.442029, 0.458619, 0.476154, 0.510699, 0.579579"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.398139, 0.414729, 0.432264, 0.466809, 0.535689",\
              "0.408114, 0.424704, 0.442239, 0.476784, 0.545664",\
              "0.418404, 0.434994, 0.452529, 0.487074, 0.555954",\
              "0.430269, 0.446859, 0.464394, 0.498939, 0.567819",\
              "0.442029, 0.458619, 0.476154, 0.510699, 0.579579"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720",\
              "0.009804, 0.037176, 0.071004, 0.139158, 0.276720"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.037894 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115983, 0.126483, 0.137613, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.226569, 0.241374, 0.255024, 0.274449, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.632142, 0.635817, 0.642957, 0.686122, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.061700" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.080041" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.284025" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081600" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.598654" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081620" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.941339" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081610" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.047966" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001641 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.026135" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027412" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.164627, 0.178875, 0.196035, 0.221931, 0.261971",\
              "0.165043, 0.179291, 0.196451, 0.222347, 0.262387",\
              "0.164731, 0.178979, 0.196139, 0.222035, 0.262075",\
              "0.164107, 0.178355, 0.195515, 0.221411, 0.261451",\
              "0.163275, 0.177523, 0.194683, 0.220579, 0.260619"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.164627, 0.178875, 0.196035, 0.221931, 0.261971",\
              "0.165043, 0.179291, 0.196451, 0.222347, 0.262387",\
              "0.164731, 0.178979, 0.196139, 0.222035, 0.262075",\
              "0.164107, 0.178355, 0.195515, 0.221411, 0.261451",\
              "0.163275, 0.177523, 0.194683, 0.220579, 0.260619"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094300, 0.085900, 0.077700, 0.067400, 0.055800",\
              "0.107000, 0.098600, 0.090400, 0.080100, 0.068500",\
              "0.118600, 0.110200, 0.102000, 0.091700, 0.080100",\
              "0.134200, 0.125800, 0.117600, 0.107300, 0.095700",\
              "0.153900, 0.145500, 0.137300, 0.127000, 0.115400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094300, 0.085900, 0.077700, 0.067400, 0.055800",\
              "0.107000, 0.098600, 0.090400, 0.080100, 0.068500",\
              "0.118600, 0.110200, 0.102000, 0.091700, 0.080100",\
              "0.134200, 0.125800, 0.117600, 0.107300, 0.095700",\
              "0.153900, 0.145500, 0.137300, 0.127000, 0.115400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001404 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.018801" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021446" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137712, 0.148944, 0.162464, 0.182328, 0.208536",\
              "0.138024, 0.149256, 0.162776, 0.182640, 0.208848",\
              "0.137712, 0.148944, 0.162464, 0.182328, 0.208536",\
              "0.136984, 0.148216, 0.161736, 0.181600, 0.207808",\
              "0.136672, 0.147904, 0.161424, 0.181288, 0.207496"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137712, 0.148944, 0.162464, 0.182328, 0.208536",\
              "0.138024, 0.149256, 0.162776, 0.182640, 0.208848",\
              "0.137712, 0.148944, 0.162464, 0.182328, 0.208536",\
              "0.136984, 0.148216, 0.161736, 0.181600, 0.207808",\
              "0.136672, 0.147904, 0.161424, 0.181288, 0.207496"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103120, 0.093520, 0.084120, 0.071320, 0.055420",\
              "0.116520, 0.106920, 0.097520, 0.084720, 0.068820",\
              "0.128220, 0.118620, 0.109220, 0.096420, 0.080520",\
              "0.142420, 0.132820, 0.123420, 0.110620, 0.094720",\
              "0.156720, 0.147120, 0.137720, 0.124920, 0.109020"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103120, 0.093520, 0.084120, 0.071320, 0.055420",\
              "0.116520, 0.106920, 0.097520, 0.084720, 0.068820",\
              "0.128220, 0.118620, 0.109220, 0.096420, 0.080520",\
              "0.142420, 0.132820, 0.123420, 0.110620, 0.094720",\
              "0.156720, 0.147120, 0.137720, 0.124920, 0.109020"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001420 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007776" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007896" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123027, 0.135299, 0.151315, 0.175755, 0.211947",\
              "0.123339, 0.135611, 0.151627, 0.176067, 0.212259",\
              "0.123027, 0.135299, 0.151315, 0.175755, 0.211947",\
              "0.122403, 0.134675, 0.150691, 0.175131, 0.211323",\
              "0.122091, 0.134363, 0.150379, 0.174819, 0.211011"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123027, 0.135299, 0.151315, 0.175755, 0.211947",\
              "0.123339, 0.135611, 0.151627, 0.176067, 0.212259",\
              "0.123027, 0.135299, 0.151315, 0.175755, 0.211947",\
              "0.122403, 0.134675, 0.150691, 0.175131, 0.211323",\
              "0.122091, 0.134363, 0.150379, 0.174819, 0.211011"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114520, 0.106520, 0.098820, 0.088720, 0.077020",\
              "0.127920, 0.119920, 0.112220, 0.102120, 0.090420",\
              "0.139420, 0.131420, 0.123720, 0.113620, 0.101920",\
              "0.153520, 0.145520, 0.137820, 0.127720, 0.116020",\
              "0.168420, 0.160420, 0.152720, 0.142620, 0.130920"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114520, 0.106520, 0.098820, 0.088720, 0.077020",\
              "0.127920, 0.119920, 0.112220, 0.102120, 0.090420",\
              "0.139420, 0.131420, 0.123720, 0.113620, 0.101920",\
              "0.153520, 0.145520, 0.137820, 0.127720, 0.116020",\
              "0.168420, 0.160420, 0.152720, 0.142620, 0.130920"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000819 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003647" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004123" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087646, 0.099502, 0.113646, 0.134758, 0.163670",\
              "0.083070, 0.094926, 0.109070, 0.130182, 0.159094",\
              "0.081198, 0.093054, 0.107198, 0.128310, 0.157222",\
              "0.087542, 0.099398, 0.113542, 0.134654, 0.163566",\
              "0.110734, 0.122590, 0.136734, 0.157846, 0.186758"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087646, 0.099502, 0.113646, 0.134758, 0.163670",\
              "0.083070, 0.094926, 0.109070, 0.130182, 0.159094",\
              "0.081198, 0.093054, 0.107198, 0.128310, 0.157222",\
              "0.087542, 0.099398, 0.113542, 0.134654, 0.163566",\
              "0.110734, 0.122590, 0.136734, 0.157846, 0.186758"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.104180, 0.103280, 0.104180, 0.111480, 0.137380",\
              "0.121080, 0.120180, 0.121080, 0.128380, 0.154280",\
              "0.137980, 0.137080, 0.137980, 0.145280, 0.171180",\
              "0.155380, 0.154480, 0.155380, 0.162680, 0.188580",\
              "0.195780, 0.194880, 0.195780, 0.203080, 0.228980"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104180, 0.103280, 0.104180, 0.111480, 0.137380",\
              "0.121080, 0.120180, 0.121080, 0.128380, 0.154280",\
              "0.137980, 0.137080, 0.137980, 0.145280, 0.171180",\
              "0.155380, 0.154480, 0.155380, 0.162680, 0.188580",\
              "0.195780, 0.194880, 0.195780, 0.203080, 0.228980"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000820 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003912" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004736" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087646, 0.099502, 0.113646, 0.134758, 0.163670",\
              "0.083070, 0.094926, 0.109070, 0.130182, 0.159094",\
              "0.081198, 0.093054, 0.107198, 0.128310, 0.157222",\
              "0.087542, 0.099398, 0.113542, 0.134654, 0.163566",\
              "0.110734, 0.122590, 0.136734, 0.157846, 0.186758"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087646, 0.099502, 0.113646, 0.134758, 0.163670",\
              "0.083070, 0.094926, 0.109070, 0.130182, 0.159094",\
              "0.081198, 0.093054, 0.107198, 0.128310, 0.157222",\
              "0.087542, 0.099398, 0.113542, 0.134654, 0.163566",\
              "0.110734, 0.122590, 0.136734, 0.157846, 0.186758"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.104380, 0.103480, 0.104380, 0.111680, 0.137580",\
              "0.121280, 0.120380, 0.121280, 0.128580, 0.154480",\
              "0.138180, 0.137280, 0.138180, 0.145480, 0.171380",\
              "0.155580, 0.154680, 0.155580, 0.162880, 0.188780",\
              "0.195980, 0.195080, 0.195980, 0.203280, 0.229180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104380, 0.103480, 0.104380, 0.111680, 0.137580",\
              "0.121280, 0.120380, 0.121280, 0.128580, 0.154480",\
              "0.138180, 0.137280, 0.138180, 0.145480, 0.171380",\
              "0.155580, 0.154680, 0.155580, 0.162880, 0.188780",\
              "0.195980, 0.195080, 0.195980, 0.203280, 0.229180"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 1.054723 ;
    }
}
}
