head	1.4;
access;
symbols
	OMAP4-0_21:1.3
	OMAP4-0_20:1.3
	OMAP4-0_19:1.3
	OMAP4-0_18:1.3
	OMAP4-0_17:1.3
	OMAP4-0_16:1.3
	OMAP4-0_15:1.3
	OMAP4-0_14:1.3
	OMAP4-0_13:1.2
	OMAP4-0_12:1.2
	OMAP4-0_11:1.2
	OMAP4-0_10:1.2
	OMAP4-0_09:1.2
	OMAP4-0_08:1.2
	OMAP4-0_07:1.2
	OMAP4-0_06:1.1.1.1
	OMAP4-0_05:1.1.1.1
	OMAP4-0_04:1.1.1.1
	OMAP4-0_03:1.1.1.1
	OMAP4-0_02:1.1.1.1
	OMAP4-0_01:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2013.10.30.00.41.28;	author bavison;	state dead;
branches;
next	1.3;
commitid	Qv6dpkuXjCtQFfbx;

1.3
date	2013.04.07.08.13.09;	author rsprowson;	state Exp;
branches;
next	1.2;
commitid	pJ3reWwimQfmNOKw;

1.2
date	2012.03.25.11.42.54;	author rsprowson;	state Exp;
branches;
next	1.1;
commitid	4FjnaYBzkPTA6gYv;

1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches
	1.1.1.1;
next	;
commitid	M3eV6gzJuoHHMezv;

1.1.1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches;
next	;
commitid	M3eV6gzJuoHHMezv;


desc
@@


1.4
log
@  Replaced header file for licensing reasons
Detail:
  omap4_reg.h taken from FreeBSD projects/armv6/sys/arm/ti/omap4, trimmed to
  only include interrupt definitions, then updated so that symbol names and
  comments match Table 17.2 of the OMAP4460 TRM (SWPU235F) more closely - now
  the symbol names only differ in the prefix, and the absence of "IRQ"
  mid-string.  This was then translated very literally into objasm syntax to
  create hdr.omap4_reg, and used in place of hdr.irqs44xx.
Admin:
  Builds OK

Version 0.22. Tagged as 'OMAP4-0_22'
@
text
@; Copyright 2011 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

;/*
; * OMAP4 Interrupt lines definitions
; *
; * Copyright (C) 2009-2010 Texas Instruments, Inc.
; *
; * Santosh Shilimkar (santosh.shilimkar@@ti.com)
; * Benoit Cousson (b-cousson@@ti.com)
; *
; * This file is automatically generated from the OMAP hardware databases.
; * We respectfully ask that any modifications to this file be coordinated
; * with the public linux-omap@@vger.kernel.org mailing list and the
; * authors above to ensure that the autogeneration scripts are kept
; * up-to-date with the file contents.
; *
; * This program is free software; you can redistribute it and/or modify
; * it under the terms of the GNU General Public License version 2 as
; * published by the Free Software Foundation.
; */

        [       :LNOT: :DEF: __HAL_IRQS44XX_HDR__
        GBLL    __HAL_IRQS44XX_HDR__

; OMAP44XX IRQs numbers definitions
; Cortex-A9 CPUn private interrupt IDs
; SGI (Software Generated Interrupts):  0 - 15
; PPI (Private Peripheral Interrupts): 16 - 31
OMAP44XX_IRQ_LOCALTIMER         *       29
OMAP44XX_IRQ_LOCALWDT           *       30

OMAP44XX_IRQ_GIC_START          *       32

; SPI (Shared Peripheral Interrupts)
OMAP44XX_IRQ_PL310                      *       (0 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CTI0                       *       (1 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CTI1                       *       (2 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ELM                        *       (4 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CMU                        *       (5 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SYS_1N                     *       (7 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_L3_DBG                     *       (9 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_L3_APP                     *       (10 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_PRCM                       *       (11 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_0                     *       (12 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_1                     *       (13 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_2                     *       (14 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_3                     *       (15 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP4                     *       (16 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP1                     *       (17 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_MPU                     *       (18 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_CORE                    *       (19 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPMC                       *       (20 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SGX                        *       (21 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP2                     *       (22 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP3                     *       (23 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ISS_5                      *       (24 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DISPC                  *       (25 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MAIL_U0                    *       (26 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_C2C_SSCM_0                 *       (27 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSP_MMU                    *       (28 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO1                      *       (29 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO2                      *       (30 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO3                      *       (31 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO4                      *       (32 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO5                      *       (33 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO6                      *       (34 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_WDT3                       *       (36 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT1                       *       (37 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT2                       *       (38 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT3                       *       (39 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT4                       *       (40 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT5                       *       (41 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT6                       *       (42 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT7                       *       (43 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT8                       *       (44 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT9                       *       (45 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT10                      *       (46 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT11                      *       (47 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCSPI4                     *       (48 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DSI1                   *       (53 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C1                       *       (56 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C2                       *       (57 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HDQ                        *       (58 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC5                       *       (59 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C3                       *       (61 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C4                       *       (62 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCSPI1                     *       (65 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCSPI2                     *       (66 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_P1                     *       (67 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_P2                     *       (68 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FDIF_3                     *       (69 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART4                      *       (70 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_DMA                    *       (71 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART1                      *       (72 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART2                      *       (73 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART3                      *       (74 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_PBIAS                      *       (75 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSUSB_OHCI                 *       (76 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSUSB_EHCI                 *       (77 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSUSB_TLL                  *       (78 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_WDT2                       *       (80 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC1                       *       (83 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DSI2                   *       (84 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC2                       *       (86 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MPU_ICR                    *       (87 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_C2C_SSCM_1                 *       (88 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FSUSB                      *       (89 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FSUSB_SMI                  *       (90 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCSPI3                     *       (91 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSUSB_OTG                  *       (92 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSUSB_OTG_DMA              *       (93 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC3                       *       (94 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC4                       *       (96 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SLIMBUS1                   *       (97 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SLIMBUS2                   *       (98 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ABE                        *       (99 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CORTEXM3_MMU               *       (100 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_HDMI                   *       (101 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_IVA                     *       (102 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVAHD_1                    *       (103 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVAHD_0                    *       (104 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVAHD_MAILBOX_0            *       (107 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCASP1_AX                  *       (109 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EMIF1                      *       (110 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EMIF2                      *       (111 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCPDM                      *       (112 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DMM                        *       (113 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DMIC                       *       (114 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SYS_2N                     *       (119 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_KBD_CTL                    *       (120 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_THERMAL_ALERT              *       (126 + OMAP44XX_IRQ_GIC_START)

        ] ; __HAL_IRQS44XX_HDR__

        END
@


1.3
log
@Changes for OMAP4 HAL
hdr/GPIO: aligned columns
hdr/USB: added more USB related register definitions (OTG and USBPHY)
hdr/Video: global variable for preventing multiple inclusion renamed to its original
hdr/irqs44xx: interrupt numbers and naming according to latest OMAP44xx TRMs
hdr/omap4430: address correction for L4_USBPHY
s/Audio:
    changed recovering from error conditions
    disabled kludge for supporting non native samplerates (44.1 + 48k)
s/PRCM:
    removed unused function PRCM_GetFreqSel and related table
s/SDIO
    aligned columns
s/USB
    name change for OTG interrupt source

Part of a number of changes from Willi Theiss.
Build, but not tested.

Version 0.14. Tagged as 'OMAP4-0_14'
@
text
@@


1.2
log
@Bulk expand of tabs.
Helps to make tracking changes between OMAP3 and OMAP4 less eye watering, but otherwise functionally the same as 0.06.

Version 0.07. Tagged as 'OMAP4-0_07'
@
text
@d52 1
a53 1
OMAP44XX_IRQ_SECURITY_EVENTS            *       (8 + OMAP44XX_IRQ_GIC_START)
d63 1
a63 1
OMAP44XX_IRQ_SR_MCU                     *       (18 + OMAP44XX_IRQ_GIC_START)
d66 1
a66 1
OMAP44XX_IRQ_GFX                        *       (21 + OMAP44XX_IRQ_GIC_START)
d73 1
a73 1
OMAP44XX_IRQ_TESLA_MMU                  *       (28 + OMAP44XX_IRQ_GIC_START)
a79 1
OMAP44XX_IRQ_USIM                       *       (35 + OMAP44XX_IRQ_GIC_START)
d92 1
a92 5
OMAP44XX_IRQ_SPI4                       *       (48 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SHA1_S                     *       (49 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FPKA_SINTREQUEST_S         *       (50 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SHA1_P                     *       (51 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_RNG                        *       (52 + OMAP44XX_IRQ_GIC_START)
d100 2
a101 4
OMAP44XX_IRQ_AES2_S                     *       (63 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES2_P                     *       (64 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI1                       *       (65 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI2                       *       (66 + OMAP44XX_IRQ_GIC_START)
d111 3
a113 4
OMAP44XX_IRQ_OHCI                       *       (76 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EHCI                       *       (77 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_TLL                        *       (78 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES1_S                     *       (79 + OMAP44XX_IRQ_GIC_START)
a114 2
OMAP44XX_IRQ_DES_S                      *       (81 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DES_P                      *       (82 + OMAP44XX_IRQ_GIC_START)
a116 1
OMAP44XX_IRQ_AES1_P                     *       (85 + OMAP44XX_IRQ_GIC_START)
d122 3
a124 3
OMAP44XX_IRQ_SPI3                       *       (91 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HS_USB_MC_N                *       (92 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HS_USB_DMA_N               *       (93 + OMAP44XX_IRQ_GIC_START)
a125 1
OMAP44XX_IRQ_GPT12                      *       (95 + OMAP44XX_IRQ_GIC_START)
d130 1
a130 1
OMAP44XX_IRQ_DUCATI_MMU                 *       (100 + OMAP44XX_IRQ_GIC_START)
d133 3
a135 4
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_1     *       (103 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_0     *       (104 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVA_HD_POMBINTRPEND_0      *       (107 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCASP1_AR                  *       (108 + OMAP44XX_IRQ_GIC_START)
d137 2
a138 2
OMAP44XX_IRQ_EMIF4_1                    *       (110 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EMIF4_2                    *       (111 + OMAP44XX_IRQ_GIC_START)
a141 4
OMAP44XX_IRQ_CDMA_0                     *       (115 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_1                     *       (116 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_2                     *       (117 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_3                     *       (118 + OMAP44XX_IRQ_GIC_START)
d144 1
a144 1
OMAP44XX_IRQ_UNIPRO1                    *       (124 + OMAP44XX_IRQ_GIC_START)
@


1.1
log
@Initial revision
@
text
@d35 2
a36 2
	[	:LNOT: :DEF: __HAL_IRQS44XX_HDR__
	GBLL	__HAL_IRQS44XX_HDR__
d42 2
a43 2
OMAP44XX_IRQ_LOCALTIMER		*	29
OMAP44XX_IRQ_LOCALWDT		*	30
d45 1
a45 1
OMAP44XX_IRQ_GIC_START		*	32
d48 114
a161 114
OMAP44XX_IRQ_PL310			*	(0 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CTI0			*	(1 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CTI1			*	(2 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ELM			*	(4 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SYS_1N			*	(7 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SECURITY_EVENTS		*	(8 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_L3_DBG			*	(9 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_L3_APP			*	(10 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_PRCM			*	(11 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_0			*	(12 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_1			*	(13 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_2			*	(14 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SDMA_3			*	(15 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP4			*	(16 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP1			*	(17 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_MCU			*	(18 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_CORE			*	(19 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPMC			*	(20 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GFX			*	(21 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP2			*	(22 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCBSP3			*	(23 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ISS_5			*	(24 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DISPC			*	(25 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MAIL_U0			*	(26 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_C2C_SSCM_0			*	(27 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_TESLA_MMU			*	(28 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO1			*	(29 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO2			*	(30 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO3			*	(31 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO4			*	(32 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO5			*	(33 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPIO6			*	(34 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_USIM			*	(35 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_WDT3			*	(36 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT1			*	(37 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT2			*	(38 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT3			*	(39 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT4			*	(40 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT5			*	(41 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT6			*	(42 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT7			*	(43 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT8			*	(44 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT9			*	(45 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT10			*	(46 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT11			*	(47 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI4			*	(48 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SHA1_S			*	(49 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FPKA_SINTREQUEST_S		*	(50 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SHA1_P			*	(51 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_RNG			*	(52 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DSI1			*	(53 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C1			*	(56 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C2			*	(57 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HDQ			*	(58 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC5			*	(59 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C3			*	(61 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_I2C4			*	(62 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES2_S			*	(63 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES2_P			*	(64 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI1			*	(65 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI2			*	(66 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_P1			*	(67 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_P2			*	(68 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FDIF_3			*	(69 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART4			*	(70 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HSI_DMA			*	(71 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART1			*	(72 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART2			*	(73 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UART3			*	(74 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_PBIAS			*	(75 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_OHCI			*	(76 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EHCI			*	(77 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_TLL			*	(78 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES1_S			*	(79 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_WDT2			*	(80 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DES_S			*	(81 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DES_P			*	(82 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC1			*	(83 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_DSI2			*	(84 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_AES1_P			*	(85 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC2			*	(86 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MPU_ICR			*	(87 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_C2C_SSCM_1			*	(88 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FSUSB			*	(89 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_FSUSB_SMI			*	(90 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SPI3			*	(91 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HS_USB_MC_N		*	(92 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_HS_USB_DMA_N		*	(93 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC3			*	(94 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_GPT12			*	(95 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MMC4			*	(96 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SLIMBUS1			*	(97 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SLIMBUS2			*	(98 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_ABE			*	(99 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DUCATI_MMU			*	(100 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DSS_HDMI			*	(101 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SR_IVA			*	(102 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_1	*	(103 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_0	*	(104 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_IVA_HD_POMBINTRPEND_0	*	(107 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCASP1_AR			*	(108 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCASP1_AX			*	(109 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EMIF4_1			*	(110 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_EMIF4_2			*	(111 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_MCPDM			*	(112 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DMM			*	(113 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_DMIC			*	(114 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_0			*	(115 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_1			*	(116 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_2			*	(117 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_CDMA_3			*	(118 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_SYS_2N			*	(119 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_KBD_CTL			*	(120 + OMAP44XX_IRQ_GIC_START)
OMAP44XX_IRQ_UNIPRO1			*	(124 + OMAP44XX_IRQ_GIC_START)
d163 1
a163 1
	] ; __HAL_IRQS44XX_HDR__
d165 1
a165 1
	END
@


1.1.1.1
log
@  Initial import of OMAP4 HAL
Detail:
  Target platform is the Pandaboard, based on the TI OMAP4 SoC.
  Port is not yet complete, in particular, audio is not yet working.
Admin:
  Submission from Willi Thei√ü
@
text
@@
