/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:15 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_MOCA_HOSTM2M_H__
#define BCHP_MOCA_HOSTM2M_H__

/***************************************************************************
 *MOCA_HOSTM2M - MOCA_HOSTM2M registers
 ***************************************************************************/
#define BCHP_MOCA_HOSTM2M_SRC_ADDR               0x213ffc00 /* [RW][32] Mem-to-Mem Source Address Register */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR              0x213ffc04 /* [RW][32] Mem-to-Mem Destination Address Register */
#define BCHP_MOCA_HOSTM2M_CMD                    0x213ffc08 /* [RW][32] Mem-to-Mem Command Register */
#define BCHP_MOCA_HOSTM2M_STATUS                 0x213ffc0c /* [RW][32] Mem-to-Mem Status Register */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH          0x213ffc10 /* [RW][32] Mem-to-Mem Source Address MSB */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH         0x213ffc14 /* [RW][32] Mem-to-Mem Destination Address MSB */

/***************************************************************************
 *SRC_ADDR - Mem-to-Mem Source Address Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: SRC_ADDR :: mem2mem_src_addr [31:00] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_MASK           0xffffffff
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_SHIFT          0
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_DEFAULT        0x00000000

/***************************************************************************
 *DEST_ADDR - Mem-to-Mem Destination Address Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: DEST_ADDR :: mem2mem_dest_addr [31:00] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_MASK         0xffffffff
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_SHIFT        0
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_DEFAULT      0x00000000

/***************************************************************************
 *CMD - Mem-to-Mem Command Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: CMD :: src_scb [31:31] */
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_MASK                         0x80000000
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_SHIFT                        31
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_DEFAULT                      0x00000000

/* MOCA_HOSTM2M :: CMD :: dest_scb [30:30] */
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_MASK                        0x40000000
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_SHIFT                       30
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_DEFAULT                     0x00000000

/* MOCA_HOSTM2M :: CMD :: swap_data [29:28] */
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_MASK                       0x30000000
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_SHIFT                      28
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_DEFAULT                    0x00000000

/* MOCA_HOSTM2M :: CMD :: update_status [27:27] */
#define BCHP_MOCA_HOSTM2M_CMD_update_status_MASK                   0x08000000
#define BCHP_MOCA_HOSTM2M_CMD_update_status_SHIFT                  27
#define BCHP_MOCA_HOSTM2M_CMD_update_status_DEFAULT                0x00000000

/* MOCA_HOSTM2M :: CMD :: reserved0 [26:19] */
#define BCHP_MOCA_HOSTM2M_CMD_reserved0_MASK                       0x07f80000
#define BCHP_MOCA_HOSTM2M_CMD_reserved0_SHIFT                      19

/* MOCA_HOSTM2M :: CMD :: length [18:00] */
#define BCHP_MOCA_HOSTM2M_CMD_length_MASK                          0x0007ffff
#define BCHP_MOCA_HOSTM2M_CMD_length_SHIFT                         0
#define BCHP_MOCA_HOSTM2M_CMD_length_DEFAULT                       0x00000000

/***************************************************************************
 *STATUS - Mem-to-Mem Status Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: STATUS :: done [31:31] */
#define BCHP_MOCA_HOSTM2M_STATUS_done_MASK                         0x80000000
#define BCHP_MOCA_HOSTM2M_STATUS_done_SHIFT                        31
#define BCHP_MOCA_HOSTM2M_STATUS_done_DEFAULT                      0x00000000

/* MOCA_HOSTM2M :: STATUS :: mismatch [30:30] */
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_MASK                     0x40000000
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_SHIFT                    30
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_DEFAULT                  0x00000000

/* MOCA_HOSTM2M :: STATUS :: error [29:29] */
#define BCHP_MOCA_HOSTM2M_STATUS_error_MASK                        0x20000000
#define BCHP_MOCA_HOSTM2M_STATUS_error_SHIFT                       29
#define BCHP_MOCA_HOSTM2M_STATUS_error_DEFAULT                     0x00000000

/* MOCA_HOSTM2M :: STATUS :: reserved_for_eco0 [28:19] */
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_MASK            0x1ff80000
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_SHIFT           19
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_DEFAULT         0x00000000

/* MOCA_HOSTM2M :: STATUS :: status_length [18:00] */
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_MASK                0x0007ffff
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_SHIFT               0
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_DEFAULT             0x00000000

/***************************************************************************
 *SRC_ADDR_HIGH - Mem-to-Mem Source Address MSB
 ***************************************************************************/
/* MOCA_HOSTM2M :: SRC_ADDR_HIGH :: reserved0 [31:08] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_reserved0_MASK             0xffffff00
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_reserved0_SHIFT            8

/* MOCA_HOSTM2M :: SRC_ADDR_HIGH :: mem2mem_src_addr_high [07:00] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_MASK 0x000000ff
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_SHIFT 0
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_DEFAULT 0x00000000

/***************************************************************************
 *DEST_ADDR_HIGH - Mem-to-Mem Destination Address MSB
 ***************************************************************************/
/* MOCA_HOSTM2M :: DEST_ADDR_HIGH :: reserved0 [31:08] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_reserved0_MASK            0xffffff00
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_reserved0_SHIFT           8

/* MOCA_HOSTM2M :: DEST_ADDR_HIGH :: mem2mem_dest_addr_high [07:00] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_MASK 0x000000ff
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_SHIFT 0
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MOCA_HOSTM2M_H__ */

/* End of File */
