INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sources_1/new/multi_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/pocc/code/multi_CPU/multi_CPU.srcs/sim_1/new/simCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
