Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 17:11:25 2022
| Host         : LAPTOP-LBPU650A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioCapture/sclk_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: clock_20kHz/clk_20kHz_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock_6_25MHz/clk_20kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 394 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.210       -0.993                     12                 3369        0.059        0.000                      0                 3369        4.020        0.000                       0                  1543  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.210       -0.993                     12                 3369        0.059        0.000                      0                 3369        4.020        0.000                       0                  1543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -0.210ns,  Total Violation       -0.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.206ns  (logic 5.064ns (49.620%)  route 5.142ns (50.380%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  fft1/freq_bins_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.832    fft1/freq_bins_reg[0][4]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  fft1/freq_bins_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    fft1/freq_bins_reg[0][8]_i_2_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.272 r  fft1/freq_bins_reg[0][12]_i_2/O[1]
                         net (fo=16, routed)          0.891    14.163    fft2/freq_mag[13]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.306    14.469 r  fft2/freq_bins[1][12]_i_4/O
                         net (fo=1, routed)           0.000    14.469    fft2/freq_bins[1][12]_i_4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.019 r  fft2/freq_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.019    fft2/freq_bins_reg[1][12]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.353 r  fft2/freq_bins_reg[1][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.353    fft2/freq_bins_reg[1][16]_i_1_n_6
    SLICE_X3Y37          FDRE                                         r  fft2/freq_bins_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.515    14.856    fft2/basys_clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  fft2/freq_bins_reg[1][17]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.062    15.143    fft2/freq_bins_reg[1][17]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -15.353    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 5.058ns (49.699%)  route 5.119ns (50.301%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.869    13.907    fft2/freq_mag[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.306    14.213 r  fft2/freq_bins[7][4]_i_4/O
                         net (fo=1, routed)           0.000    14.213    fft2/freq_bins[7][4]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.763 r  fft2/freq_bins_reg[7][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.763    fft2/freq_bins_reg[7][4]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.877 r  fft2/freq_bins_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.877    fft2/freq_bins_reg[7][8]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  fft2/freq_bins_reg[7][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.991    fft2/freq_bins_reg[7][12]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.325 r  fft2/freq_bins_reg[7][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.325    fft2/freq_bins_reg[7][16]_i_1_n_6
    SLICE_X4Y37          FDRE                                         r  fft2/freq_bins_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.513    14.854    fft2/basys_clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  fft2/freq_bins_reg[7][17]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.154    fft2/freq_bins_reg[7][17]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 4.953ns (49.066%)  route 5.142ns (50.934%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  fft1/freq_bins_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.832    fft1/freq_bins_reg[0][4]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  fft1/freq_bins_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    fft1/freq_bins_reg[0][8]_i_2_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.272 r  fft1/freq_bins_reg[0][12]_i_2/O[1]
                         net (fo=16, routed)          0.891    14.163    fft2/freq_mag[13]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.306    14.469 r  fft2/freq_bins[1][12]_i_4/O
                         net (fo=1, routed)           0.000    14.469    fft2/freq_bins[1][12]_i_4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.019 r  fft2/freq_bins_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.019    fft2/freq_bins_reg[1][12]_i_1_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.242 r  fft2/freq_bins_reg[1][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.242    fft2/freq_bins_reg[1][16]_i_1_n_7
    SLICE_X3Y37          FDRE                                         r  fft2/freq_bins_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.515    14.856    fft2/basys_clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  fft2/freq_bins_reg[1][16]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.062    15.143    fft2/freq_bins_reg[1][16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.080ns  (logic 4.944ns (49.046%)  route 5.136ns (50.954%))
  Logic Levels:           16  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.886    13.924    fft2/freq_mag[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    14.230 r  fft2/freq_bins[1][4]_i_4/O
                         net (fo=1, routed)           0.000    14.230    fft2/freq_bins[1][4]_i_4_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.780 r  fft2/freq_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.780    fft2/freq_bins_reg[1][4]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  fft2/freq_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.894    fft2/freq_bins_reg[1][8]_i_1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.228 r  fft2/freq_bins_reg[1][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.228    fft2/freq_bins_reg[1][12]_i_1_n_6
    SLICE_X3Y36          FDRE                                         r  fft2/freq_bins_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.514    14.855    fft2/basys_clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  fft2/freq_bins_reg[1][13]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.142    fft2/freq_bins_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.076ns  (logic 5.061ns (50.226%)  route 5.015ns (49.774%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  fft1/freq_bins_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.832    fft1/freq_bins_reg[0][4]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.155 r  fft1/freq_bins_reg[0][8]_i_2/O[1]
                         net (fo=16, routed)          0.765    13.920    fft2/freq_mag[9]
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    14.226 r  fft2/freq_bins[4][8]_i_4/O
                         net (fo=1, routed)           0.000    14.226    fft2/freq_bins[4][8]_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.776 r  fft2/freq_bins_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.776    fft2/freq_bins_reg[4][8]_i_1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.890 r  fft2/freq_bins_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.890    fft2/freq_bins_reg[4][12]_i_1_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.224 r  fft2/freq_bins_reg[4][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.224    fft2/freq_bins_reg[4][16]_i_1_n_6
    SLICE_X3Y44          FDRE                                         r  fft2/freq_bins_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.519    14.860    fft2/basys_clock_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  fft2/freq_bins_reg[4][17]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.062    15.147    fft2/freq_bins_reg[4][17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 4.923ns (48.940%)  route 5.136ns (51.060%))
  Logic Levels:           16  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.886    13.924    fft2/freq_mag[5]
    SLICE_X3Y34          LUT2 (Prop_lut2_I0_O)        0.306    14.230 r  fft2/freq_bins[1][4]_i_4/O
                         net (fo=1, routed)           0.000    14.230    fft2/freq_bins[1][4]_i_4_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.780 r  fft2/freq_bins_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.780    fft2/freq_bins_reg[1][4]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  fft2/freq_bins_reg[1][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.894    fft2/freq_bins_reg[1][8]_i_1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.207 r  fft2/freq_bins_reg[1][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.207    fft2/freq_bins_reg[1][12]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  fft2/freq_bins_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.514    14.855    fft2/basys_clock_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  fft2/freq_bins_reg[1][15]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.142    fft2/freq_bins_reg[1][15]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 4.905ns (48.687%)  route 5.170ns (51.313%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  fft1/freq_bins_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.832    fft1/freq_bins_reg[0][4]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.147 r  fft1/freq_bins_reg[0][8]_i_2/O[3]
                         net (fo=16, routed)          0.919    14.066    fft2/freq_mag[11]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.307    14.373 r  fft2/freq_bins[5][8]_i_2/O
                         net (fo=1, routed)           0.000    14.373    fft2/freq_bins[5][8]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.774 r  fft2/freq_bins_reg[5][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.774    fft2/freq_bins_reg[5][8]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.888 r  fft2/freq_bins_reg[5][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.888    fft2/freq_bins_reg[5][12]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.222 r  fft2/freq_bins_reg[5][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.222    fft2/freq_bins_reg[5][16]_i_1_n_6
    SLICE_X4Y44          FDRE                                         r  fft2/freq_bins_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.517    14.858    fft2/basys_clock_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  fft2/freq_bins_reg[5][17]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.062    15.158    fft2/freq_bins_reg[5][17]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[7][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 4.947ns (49.144%)  route 5.119ns (50.856%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.869    13.907    fft2/freq_mag[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.306    14.213 r  fft2/freq_bins[7][4]_i_4/O
                         net (fo=1, routed)           0.000    14.213    fft2/freq_bins[7][4]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.763 r  fft2/freq_bins_reg[7][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.763    fft2/freq_bins_reg[7][4]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.877 r  fft2/freq_bins_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.877    fft2/freq_bins_reg[7][8]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  fft2/freq_bins_reg[7][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.991    fft2/freq_bins_reg[7][12]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.214 r  fft2/freq_bins_reg[7][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.214    fft2/freq_bins_reg[7][16]_i_1_n_7
    SLICE_X4Y37          FDRE                                         r  fft2/freq_bins_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.513    14.854    fft2/basys_clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  fft2/freq_bins_reg[7][16]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.062    15.154    fft2/freq_bins_reg[7][16]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 4.944ns (49.129%)  route 5.119ns (50.871%))
  Logic Levels:           16  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.869    13.907    fft2/freq_mag[5]
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.306    14.213 r  fft2/freq_bins[7][4]_i_4/O
                         net (fo=1, routed)           0.000    14.213    fft2/freq_bins[7][4]_i_4_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.763 r  fft2/freq_bins_reg[7][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.763    fft2/freq_bins_reg[7][4]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.877 r  fft2/freq_bins_reg[7][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.877    fft2/freq_bins_reg[7][8]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.211 r  fft2/freq_bins_reg[7][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.211    fft2/freq_bins_reg[7][12]_i_1_n_6
    SLICE_X4Y36          FDRE                                         r  fft2/freq_bins_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.512    14.853    fft2/basys_clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  fft2/freq_bins_reg[7][13]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.062    15.153    fft2/freq_bins_reg[7][13]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -15.211    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft2/freq_bins_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 5.058ns (50.320%)  route 4.994ns (49.680%))
  Logic Levels:           17  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.626     5.147    fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X4Y32          FDRE                                         r  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]/Q
                         net (fo=4, routed)           0.579     6.183    fft1/fft_n_49
    SLICE_X6Y30          LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  fft1/freq_bins[0][0]_i_46/O
                         net (fo=1, routed)           0.190     6.497    fft1/freq_real_abs1[0]
    SLICE_X7Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  fft1/freq_bins_reg[0][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.077    fft1/freq_bins_reg[0][0]_i_25_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  fft1/freq_bins_reg[0][4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.191    fft1/freq_bins_reg[0][4]_i_21_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  fft1/freq_bins_reg[0][8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.305    fft1/freq_bins_reg[0][8]_i_21_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  fft1/freq_bins_reg[0][12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.419    fft1/freq_bins_reg[0][12]_i_21_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  fft1/freq_bins_reg[0][12]_i_29/O[0]
                         net (fo=2, routed)           0.814     8.455    fft1/freq_real_abs0[17]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.299     8.754 r  fft1/freq_bins[0][12]_i_16/O
                         net (fo=3, routed)           0.430     9.183    fft1/freq_bins[0][12]_i_16_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     9.307 r  fft1/freq_bins[0][0]_i_36/O
                         net (fo=1, routed)           0.693    10.001    fft1/freq_bins[0][0]_i_36_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.527 r  fft1/freq_bins_reg[0][0]_i_18/CO[3]
                         net (fo=35, routed)          0.916    11.442    fft1/freq_mag1
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124    11.566 r  fft1/freq_bins[0][0]_i_11/O
                         net (fo=2, routed)           0.628    12.195    fft1/p_1_in[1]
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.715 r  fft1/freq_bins_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.715    fft1/freq_bins_reg[0][0]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.038 r  fft1/freq_bins_reg[0][4]_i_2/O[1]
                         net (fo=16, routed)          0.743    13.781    fft2/freq_mag[5]
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.306    14.087 r  fft2/freq_bins[3][4]_i_4/O
                         net (fo=1, routed)           0.000    14.087    fft2/freq_bins[3][4]_i_4_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.637 r  fft2/freq_bins_reg[3][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.637    fft2/freq_bins_reg[3][4]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.751 r  fft2/freq_bins_reg[3][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.751    fft2/freq_bins_reg[3][8]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.865 r  fft2/freq_bins_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.865    fft2/freq_bins_reg[3][12]_i_1_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.199 r  fft2/freq_bins_reg[3][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.199    fft2/freq_bins_reg[3][16]_i_1_n_6
    SLICE_X0Y40          FDRE                                         r  fft2/freq_bins_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        1.517    14.858    fft2/basys_clock_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  fft2/freq_bins_reg[3][17]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.062    15.145    fft2/freq_bins_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                 -0.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.556     1.439    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X8Y28          FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[34]/Q
                         net (fo=1, routed)           0.106     1.709    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[10]
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.866     1.994    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.651    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.562     1.445    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X8Y34          FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_reg[14]/Q
                         net (fo=1, routed)           0.114     1.723    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/D[14]
    SLICE_X10Y33         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.829     1.956    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/aclk
    SLICE_X10Y33         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.661    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.r10.rotator/use_mux16.use_lut6.sixteen_to_one_mux[6].use_output_reg_and_pipe_reg.reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.553     1.436    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.r10.rotator/aclk
    SLICE_X11Y24         FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.r10.rotator/use_mux16.use_lut6.sixteen_to_one_mux[6].use_output_reg_and_pipe_reg.reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.r10.rotator/use_mux16.use_lut6.sixteen_to_one_mux[6].use_output_reg_and_pipe_reg.reg1/Q
                         net (fo=2, routed)           0.122     1.699    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/D[6]
    SLICE_X10Y23         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.821     1.948    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/aclk
    SLICE_X10Y23         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.633    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.562     1.445    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X14Y36         FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[14]/Q
                         net (fo=1, routed)           0.110     1.719    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/D[14]
    SLICE_X14Y35         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.831     1.958    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/aclk
    SLICE_X14Y35         SRL16E                                       r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.643    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.228%)  route 0.185ns (56.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.562     1.445    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X11Y36         FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[6]/Q
                         net (fo=1, routed)           0.185     1.771    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/dina[6]
    RAMB18_X0Y13         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.871     1.999    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/clk
    RAMB18_X0Y13         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.676    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.523%)  route 0.129ns (46.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.559     1.442    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X10Y31         FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[47]/Q
                         net (fo=1, routed)           0.129     1.719    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[23]
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.871     1.999    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102     1.623    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.558     1.441    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X8Y30          FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.148     1.589 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[43]/Q
                         net (fo=1, routed)           0.111     1.700    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[19]
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.871     1.999    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.102     1.603    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.558     1.441    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X8Y30          FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.148     1.589 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[45]/Q
                         net (fo=1, routed)           0.111     1.700    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[21]
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.871     1.999    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y12         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.102     1.603    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.472%)  route 0.110ns (42.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.556     1.439    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X8Y28          FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[29]/Q
                         net (fo=1, routed)           0.110     1.697    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[5]
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.866     1.994    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.102     1.598    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.654%)  route 0.166ns (50.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.557     1.440    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X10Y29         FDRE                                         r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_data_re_and_im_reg_reg[38]/Q
                         net (fo=1, routed)           0.166     1.770    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/dina[14]
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=1542, routed)        0.866     1.994    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/clk
    RAMB18_X0Y11         RAMB18E1                                     r  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.671    fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y13  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   fft1/ampl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   fft1/ampl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][32]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][33]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][34]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][35]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][36]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][37]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][38]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y36  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][39]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y37  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y37  fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][41]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y31   fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y30  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y30  fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK



