

================================================================
== Vivado HLS Report for 'DopplerDelay'
================================================================
* Date:           Sat Oct  9 16:22:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       22|       22|         8|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      36|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|    128|    7728|    7744|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        0|      -|    1686|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    128|    9414|    7901|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|       1|       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |matmul_fadd_32ns_cud_U2   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U4   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U6   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U8   |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U10  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U12  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U14  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fadd_32ns_cud_U16  |matmul_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |matmul_fmul_32ns_dEe_U17  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U18  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U19  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U20  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U21  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U22  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U23  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U24  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U25  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U26  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U27  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U28  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U29  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U30  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U31  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U32  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U33  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U34  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U35  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U36  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U37  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U38  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U39  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U40  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U41  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U42  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U43  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U44  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U45  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U46  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U47  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fmul_32ns_dEe_U48  |matmul_fmul_32ns_dEe  |        0|      3|  128|  135|    0|
    |matmul_fsub_32ns_bkb_U1   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U3   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U5   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U7   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U9   |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U11  |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U13  |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    |matmul_fsub_32ns_bkb_U15  |matmul_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|    128| 7728| 7744|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_768_p2              |     +    |      0|  0|  15|           5|           1|
    |icmp_ln16_fu_762_p2      |   icmp   |      0|  0|  11|           5|           6|
    |or_ln19_fu_794_p2        |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  36|          19|          11|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_514_p4  |   9|          2|    5|         10|
    |i_0_reg_510                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  57|         12|   13|         28|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |i_0_reg_510              |   5|   0|    5|          0|
    |i_reg_840                |   5|   0|    5|          0|
    |icmp_ln16_reg_836        |   1|   0|    1|          0|
    |p_r_M_imag_1_reg_943     |  32|   0|   32|          0|
    |p_r_M_imag_2_reg_955     |  32|   0|   32|          0|
    |p_r_M_imag_3_reg_967     |  32|   0|   32|          0|
    |p_r_M_imag_4_reg_979     |  32|   0|   32|          0|
    |p_r_M_imag_5_reg_991     |  32|   0|   32|          0|
    |p_r_M_imag_6_reg_1003    |  32|   0|   32|          0|
    |p_r_M_imag_7_reg_1015    |  32|   0|   32|          0|
    |p_r_M_imag_reg_931       |  32|   0|   32|          0|
    |p_r_M_real_1_reg_937     |  32|   0|   32|          0|
    |p_r_M_real_2_reg_949     |  32|   0|   32|          0|
    |p_r_M_real_3_reg_961     |  32|   0|   32|          0|
    |p_r_M_real_4_reg_973     |  32|   0|   32|          0|
    |p_r_M_real_5_reg_985     |  32|   0|   32|          0|
    |p_r_M_real_6_reg_997     |  32|   0|   32|          0|
    |p_r_M_real_7_reg_1009    |  32|   0|   32|          0|
    |p_r_M_real_reg_925       |  32|   0|   32|          0|
    |tmp_7_i_i1_reg_1066      |  32|   0|   32|          0|
    |tmp_7_i_i2_reg_1046      |  32|   0|   32|          0|
    |tmp_7_i_i3_reg_1086      |  32|   0|   32|          0|
    |tmp_7_i_i4_reg_1106      |  32|   0|   32|          0|
    |tmp_7_i_i5_reg_1126      |  32|   0|   32|          0|
    |tmp_7_i_i6_reg_1146      |  32|   0|   32|          0|
    |tmp_7_i_i7_reg_1166      |  32|   0|   32|          0|
    |tmp_7_i_i_reg_1026       |  32|   0|   32|          0|
    |tmp_9_i_i1_reg_1071      |  32|   0|   32|          0|
    |tmp_9_i_i2_reg_1091      |  32|   0|   32|          0|
    |tmp_9_i_i3_reg_1111      |  32|   0|   32|          0|
    |tmp_9_i_i4_reg_1051      |  32|   0|   32|          0|
    |tmp_9_i_i5_reg_1131      |  32|   0|   32|          0|
    |tmp_9_i_i6_reg_1151      |  32|   0|   32|          0|
    |tmp_9_i_i7_reg_1171      |  32|   0|   32|          0|
    |tmp_9_i_i_reg_1031       |  32|   0|   32|          0|
    |tmp_i_i1_39_reg_1076     |  32|   0|   32|          0|
    |tmp_i_i1_reg_1041        |  32|   0|   32|          0|
    |tmp_i_i2_40_reg_1096     |  32|   0|   32|          0|
    |tmp_i_i2_reg_1081        |  32|   0|   32|          0|
    |tmp_i_i3_41_reg_1116     |  32|   0|   32|          0|
    |tmp_i_i3_reg_1101        |  32|   0|   32|          0|
    |tmp_i_i4_42_reg_1136     |  32|   0|   32|          0|
    |tmp_i_i4_reg_1121        |  32|   0|   32|          0|
    |tmp_i_i5_43_reg_1141     |  32|   0|   32|          0|
    |tmp_i_i5_reg_1056        |  32|   0|   32|          0|
    |tmp_i_i6_44_reg_1161     |  32|   0|   32|          0|
    |tmp_i_i6_reg_1156        |  32|   0|   32|          0|
    |tmp_i_i7_reg_1176        |  32|   0|   32|          0|
    |tmp_i_i9_reg_1061        |  32|   0|   32|          0|
    |tmp_i_i_38_reg_1036      |  32|   0|   32|          0|
    |tmp_i_i_reg_1021         |  32|   0|   32|          0|
    |i_0_reg_510              |  64|  32|    5|          0|
    |icmp_ln16_reg_836        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1686|  64| 1564|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     DopplerDelay     | return value |
|rxmat_M_real_2_address0        | out |    5|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_2_ce0             | out |    1|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_2_q0              |  in |   32|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_2_address1        | out |    5|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_2_ce1             | out |    1|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_2_q1              |  in |   32|  ap_memory |    rxmat_M_real_2    |     array    |
|rxmat_M_real_21_address0       | out |    5|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_21_ce0            | out |    1|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_21_q0             |  in |   32|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_21_address1       | out |    5|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_21_ce1            | out |    1|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_21_q1             |  in |   32|  ap_memory |    rxmat_M_real_21   |     array    |
|rxmat_M_real_22_address0       | out |    5|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_22_ce0            | out |    1|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_22_q0             |  in |   32|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_22_address1       | out |    5|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_22_ce1            | out |    1|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_22_q1             |  in |   32|  ap_memory |    rxmat_M_real_22   |     array    |
|rxmat_M_real_23_address0       | out |    5|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_real_23_ce0            | out |    1|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_real_23_q0             |  in |   32|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_real_23_address1       | out |    5|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_real_23_ce1            | out |    1|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_real_23_q1             |  in |   32|  ap_memory |    rxmat_M_real_23   |     array    |
|rxmat_M_imag_2_address0        | out |    5|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_2_ce0             | out |    1|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_2_q0              |  in |   32|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_2_address1        | out |    5|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_2_ce1             | out |    1|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_2_q1              |  in |   32|  ap_memory |    rxmat_M_imag_2    |     array    |
|rxmat_M_imag_24_address0       | out |    5|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_24_ce0            | out |    1|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_24_q0             |  in |   32|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_24_address1       | out |    5|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_24_ce1            | out |    1|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_24_q1             |  in |   32|  ap_memory |    rxmat_M_imag_24   |     array    |
|rxmat_M_imag_25_address0       | out |    5|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_25_ce0            | out |    1|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_25_q0             |  in |   32|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_25_address1       | out |    5|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_25_ce1            | out |    1|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_25_q1             |  in |   32|  ap_memory |    rxmat_M_imag_25   |     array    |
|rxmat_M_imag_26_address0       | out |    5|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_M_imag_26_ce0            | out |    1|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_M_imag_26_q0             |  in |   32|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_M_imag_26_address1       | out |    5|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_M_imag_26_ce1            | out |    1|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_M_imag_26_q1             |  in |   32|  ap_memory |    rxmat_M_imag_26   |     array    |
|rxmat_delay_M_real_s_address0  | out |    4|  ap_memory | rxmat_delay_M_real_s |     array    |
|rxmat_delay_M_real_s_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_s |     array    |
|rxmat_delay_M_real_s_we0       | out |    1|  ap_memory | rxmat_delay_M_real_s |     array    |
|rxmat_delay_M_real_s_d0        | out |   32|  ap_memory | rxmat_delay_M_real_s |     array    |
|rxmat_delay_M_imag_s_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_s |     array    |
|rxmat_delay_M_imag_s_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_s |     array    |
|rxmat_delay_M_imag_s_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_s |     array    |
|rxmat_delay_M_imag_s_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_s |     array    |
|rxmat_delay_M_real_1_address0  | out |    4|  ap_memory | rxmat_delay_M_real_1 |     array    |
|rxmat_delay_M_real_1_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_1 |     array    |
|rxmat_delay_M_real_1_we0       | out |    1|  ap_memory | rxmat_delay_M_real_1 |     array    |
|rxmat_delay_M_real_1_d0        | out |   32|  ap_memory | rxmat_delay_M_real_1 |     array    |
|rxmat_delay_M_imag_1_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_1 |     array    |
|rxmat_delay_M_imag_1_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_1 |     array    |
|rxmat_delay_M_imag_1_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_1 |     array    |
|rxmat_delay_M_imag_1_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_1 |     array    |
|rxmat_delay_M_real_2_address0  | out |    4|  ap_memory | rxmat_delay_M_real_2 |     array    |
|rxmat_delay_M_real_2_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_2 |     array    |
|rxmat_delay_M_real_2_we0       | out |    1|  ap_memory | rxmat_delay_M_real_2 |     array    |
|rxmat_delay_M_real_2_d0        | out |   32|  ap_memory | rxmat_delay_M_real_2 |     array    |
|rxmat_delay_M_imag_2_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_2 |     array    |
|rxmat_delay_M_imag_2_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_2 |     array    |
|rxmat_delay_M_imag_2_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_2 |     array    |
|rxmat_delay_M_imag_2_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_2 |     array    |
|rxmat_delay_M_real_3_address0  | out |    4|  ap_memory | rxmat_delay_M_real_3 |     array    |
|rxmat_delay_M_real_3_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_3 |     array    |
|rxmat_delay_M_real_3_we0       | out |    1|  ap_memory | rxmat_delay_M_real_3 |     array    |
|rxmat_delay_M_real_3_d0        | out |   32|  ap_memory | rxmat_delay_M_real_3 |     array    |
|rxmat_delay_M_imag_3_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_3 |     array    |
|rxmat_delay_M_imag_3_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_3 |     array    |
|rxmat_delay_M_imag_3_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_3 |     array    |
|rxmat_delay_M_imag_3_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_3 |     array    |
|rxmat_delay_M_real_4_address0  | out |    4|  ap_memory | rxmat_delay_M_real_4 |     array    |
|rxmat_delay_M_real_4_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_4 |     array    |
|rxmat_delay_M_real_4_we0       | out |    1|  ap_memory | rxmat_delay_M_real_4 |     array    |
|rxmat_delay_M_real_4_d0        | out |   32|  ap_memory | rxmat_delay_M_real_4 |     array    |
|rxmat_delay_M_imag_4_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_4 |     array    |
|rxmat_delay_M_imag_4_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_4 |     array    |
|rxmat_delay_M_imag_4_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_4 |     array    |
|rxmat_delay_M_imag_4_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_4 |     array    |
|rxmat_delay_M_real_5_address0  | out |    4|  ap_memory | rxmat_delay_M_real_5 |     array    |
|rxmat_delay_M_real_5_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_5 |     array    |
|rxmat_delay_M_real_5_we0       | out |    1|  ap_memory | rxmat_delay_M_real_5 |     array    |
|rxmat_delay_M_real_5_d0        | out |   32|  ap_memory | rxmat_delay_M_real_5 |     array    |
|rxmat_delay_M_imag_5_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_5 |     array    |
|rxmat_delay_M_imag_5_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_5 |     array    |
|rxmat_delay_M_imag_5_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_5 |     array    |
|rxmat_delay_M_imag_5_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_5 |     array    |
|rxmat_delay_M_real_6_address0  | out |    4|  ap_memory | rxmat_delay_M_real_6 |     array    |
|rxmat_delay_M_real_6_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_6 |     array    |
|rxmat_delay_M_real_6_we0       | out |    1|  ap_memory | rxmat_delay_M_real_6 |     array    |
|rxmat_delay_M_real_6_d0        | out |   32|  ap_memory | rxmat_delay_M_real_6 |     array    |
|rxmat_delay_M_imag_6_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_6 |     array    |
|rxmat_delay_M_imag_6_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_6 |     array    |
|rxmat_delay_M_imag_6_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_6 |     array    |
|rxmat_delay_M_imag_6_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_6 |     array    |
|rxmat_delay_M_real_7_address0  | out |    4|  ap_memory | rxmat_delay_M_real_7 |     array    |
|rxmat_delay_M_real_7_ce0       | out |    1|  ap_memory | rxmat_delay_M_real_7 |     array    |
|rxmat_delay_M_real_7_we0       | out |    1|  ap_memory | rxmat_delay_M_real_7 |     array    |
|rxmat_delay_M_real_7_d0        | out |   32|  ap_memory | rxmat_delay_M_real_7 |     array    |
|rxmat_delay_M_imag_7_address0  | out |    4|  ap_memory | rxmat_delay_M_imag_7 |     array    |
|rxmat_delay_M_imag_7_ce0       | out |    1|  ap_memory | rxmat_delay_M_imag_7 |     array    |
|rxmat_delay_M_imag_7_we0       | out |    1|  ap_memory | rxmat_delay_M_imag_7 |     array    |
|rxmat_delay_M_imag_7_d0        | out |   32|  ap_memory | rxmat_delay_M_imag_7 |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:16]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.75ns)   --->   "%icmp_ln16 = icmp eq i5 %i_0, -16" [matmul.cpp:16]   --->   Operation 13 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:16]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %hls_label_0" [matmul.cpp:16]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [matmul.cpp:19]   --->   Operation 17 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %tmp_8 to i64" [matmul.cpp:19]   --->   Operation 18 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rxmat_M_real_2_addr = getelementptr [32 x float]* %rxmat_M_real_2, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 19 'getelementptr' 'rxmat_M_real_2_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln19 = or i6 %tmp_8, 1" [matmul.cpp:19]   --->   Operation 20 'or' 'or_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln19)" [matmul.cpp:19]   --->   Operation 21 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%rxmat_M_real_2_addr_1 = getelementptr [32 x float]* %rxmat_M_real_2, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 22 'getelementptr' 'rxmat_M_real_2_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rxmat_M_real_21_add = getelementptr [32 x float]* %rxmat_M_real_21, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 23 'getelementptr' 'rxmat_M_real_21_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rxmat_M_real_21_add_1 = getelementptr [32 x float]* %rxmat_M_real_21, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 24 'getelementptr' 'rxmat_M_real_21_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rxmat_M_real_22_add = getelementptr [32 x float]* %rxmat_M_real_22, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 25 'getelementptr' 'rxmat_M_real_22_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rxmat_M_real_22_add_1 = getelementptr [32 x float]* %rxmat_M_real_22, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 26 'getelementptr' 'rxmat_M_real_22_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rxmat_M_real_23_add = getelementptr [32 x float]* %rxmat_M_real_23, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 27 'getelementptr' 'rxmat_M_real_23_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rxmat_M_real_23_add_1 = getelementptr [32 x float]* %rxmat_M_real_23, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 28 'getelementptr' 'rxmat_M_real_23_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rxmat_M_imag_2_addr = getelementptr [32 x float]* %rxmat_M_imag_2, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 29 'getelementptr' 'rxmat_M_imag_2_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rxmat_M_imag_2_addr_1 = getelementptr [32 x float]* %rxmat_M_imag_2, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 30 'getelementptr' 'rxmat_M_imag_2_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rxmat_M_imag_24_add = getelementptr [32 x float]* %rxmat_M_imag_24, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 31 'getelementptr' 'rxmat_M_imag_24_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%rxmat_M_imag_24_add_1 = getelementptr [32 x float]* %rxmat_M_imag_24, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 32 'getelementptr' 'rxmat_M_imag_24_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rxmat_M_imag_25_add = getelementptr [32 x float]* %rxmat_M_imag_25, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 33 'getelementptr' 'rxmat_M_imag_25_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%rxmat_M_imag_25_add_1 = getelementptr [32 x float]* %rxmat_M_imag_25, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 34 'getelementptr' 'rxmat_M_imag_25_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%rxmat_M_imag_26_add = getelementptr [32 x float]* %rxmat_M_imag_26, i64 0, i64 %zext_ln19_1" [matmul.cpp:19]   --->   Operation 35 'getelementptr' 'rxmat_M_imag_26_add' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rxmat_M_imag_26_add_1 = getelementptr [32 x float]* %rxmat_M_imag_26, i64 0, i64 %tmp_9" [matmul.cpp:19]   --->   Operation 36 'getelementptr' 'rxmat_M_imag_26_add_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%p_r_M_real = load float* %rxmat_M_real_2_addr, align 4" [matmul.cpp:19]   --->   Operation 37 'load' 'p_r_M_real' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%p_r_M_imag = load float* %rxmat_M_imag_2_addr, align 4" [matmul.cpp:19]   --->   Operation 38 'load' 'p_r_M_imag' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%p_r_M_real_1 = load float* %rxmat_M_real_2_addr_1, align 4" [matmul.cpp:19]   --->   Operation 39 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%p_r_M_imag_1 = load float* %rxmat_M_imag_2_addr_1, align 4" [matmul.cpp:19]   --->   Operation 40 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%p_r_M_real_2 = load float* %rxmat_M_real_21_add, align 4" [matmul.cpp:19]   --->   Operation 41 'load' 'p_r_M_real_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%p_r_M_imag_2 = load float* %rxmat_M_imag_24_add, align 4" [matmul.cpp:19]   --->   Operation 42 'load' 'p_r_M_imag_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%p_r_M_real_3 = load float* %rxmat_M_real_21_add_1, align 4" [matmul.cpp:19]   --->   Operation 43 'load' 'p_r_M_real_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%p_r_M_imag_3 = load float* %rxmat_M_imag_24_add_1, align 4" [matmul.cpp:19]   --->   Operation 44 'load' 'p_r_M_imag_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%p_r_M_real_4 = load float* %rxmat_M_real_22_add, align 4" [matmul.cpp:19]   --->   Operation 45 'load' 'p_r_M_real_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%p_r_M_imag_4 = load float* %rxmat_M_imag_25_add, align 4" [matmul.cpp:19]   --->   Operation 46 'load' 'p_r_M_imag_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%p_r_M_real_5 = load float* %rxmat_M_real_22_add_1, align 4" [matmul.cpp:19]   --->   Operation 47 'load' 'p_r_M_real_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%p_r_M_imag_5 = load float* %rxmat_M_imag_25_add_1, align 4" [matmul.cpp:19]   --->   Operation 48 'load' 'p_r_M_imag_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%p_r_M_real_6 = load float* %rxmat_M_real_23_add, align 4" [matmul.cpp:19]   --->   Operation 49 'load' 'p_r_M_real_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%p_r_M_imag_6 = load float* %rxmat_M_imag_26_add, align 4" [matmul.cpp:19]   --->   Operation 50 'load' 'p_r_M_imag_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%p_r_M_real_7 = load float* %rxmat_M_real_23_add_1, align 4" [matmul.cpp:19]   --->   Operation 51 'load' 'p_r_M_real_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%p_r_M_imag_7 = load float* %rxmat_M_imag_26_add_1, align 4" [matmul.cpp:19]   --->   Operation 52 'load' 'p_r_M_imag_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 53 [1/2] (1.23ns)   --->   "%p_r_M_real = load float* %rxmat_M_real_2_addr, align 4" [matmul.cpp:19]   --->   Operation 53 'load' 'p_r_M_real' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%p_r_M_imag = load float* %rxmat_M_imag_2_addr, align 4" [matmul.cpp:19]   --->   Operation 54 'load' 'p_r_M_imag' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%p_r_M_real_1 = load float* %rxmat_M_real_2_addr_1, align 4" [matmul.cpp:19]   --->   Operation 55 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%p_r_M_imag_1 = load float* %rxmat_M_imag_2_addr_1, align 4" [matmul.cpp:19]   --->   Operation 56 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%p_r_M_real_2 = load float* %rxmat_M_real_21_add, align 4" [matmul.cpp:19]   --->   Operation 57 'load' 'p_r_M_real_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 58 [1/2] (1.23ns)   --->   "%p_r_M_imag_2 = load float* %rxmat_M_imag_24_add, align 4" [matmul.cpp:19]   --->   Operation 58 'load' 'p_r_M_imag_2' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%p_r_M_real_3 = load float* %rxmat_M_real_21_add_1, align 4" [matmul.cpp:19]   --->   Operation 59 'load' 'p_r_M_real_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 60 [1/2] (1.23ns)   --->   "%p_r_M_imag_3 = load float* %rxmat_M_imag_24_add_1, align 4" [matmul.cpp:19]   --->   Operation 60 'load' 'p_r_M_imag_3' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%p_r_M_real_4 = load float* %rxmat_M_real_22_add, align 4" [matmul.cpp:19]   --->   Operation 61 'load' 'p_r_M_real_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%p_r_M_imag_4 = load float* %rxmat_M_imag_25_add, align 4" [matmul.cpp:19]   --->   Operation 62 'load' 'p_r_M_imag_4' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%p_r_M_real_5 = load float* %rxmat_M_real_22_add_1, align 4" [matmul.cpp:19]   --->   Operation 63 'load' 'p_r_M_real_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%p_r_M_imag_5 = load float* %rxmat_M_imag_25_add_1, align 4" [matmul.cpp:19]   --->   Operation 64 'load' 'p_r_M_imag_5' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%p_r_M_real_6 = load float* %rxmat_M_real_23_add, align 4" [matmul.cpp:19]   --->   Operation 65 'load' 'p_r_M_real_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%p_r_M_imag_6 = load float* %rxmat_M_imag_26_add, align 4" [matmul.cpp:19]   --->   Operation 66 'load' 'p_r_M_imag_6' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%p_r_M_real_7 = load float* %rxmat_M_real_23_add_1, align 4" [matmul.cpp:19]   --->   Operation 67 'load' 'p_r_M_real_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%p_r_M_imag_7 = load float* %rxmat_M_imag_26_add_1, align 4" [matmul.cpp:19]   --->   Operation 68 'load' 'p_r_M_imag_7' <Predicate = (!icmp_ln16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 69 [2/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, 0x4008CCCCC0000000" [matmul.cpp:19]   --->   Operation 69 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/2] (8.41ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag, 0.000000e+00" [matmul.cpp:19]   --->   Operation 70 'fmul' 'tmp_7_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (8.41ns)   --->   "%tmp_9_i_i = fmul float %p_r_M_imag, 0x4008CCCCC0000000" [matmul.cpp:19]   --->   Operation 71 'fmul' 'tmp_9_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (8.41ns)   --->   "%tmp_i_i_38 = fmul float %p_r_M_real, 0.000000e+00" [matmul.cpp:19]   --->   Operation 72 'fmul' 'tmp_i_i_38' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (8.41ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, 0x4014EB8520000000" [matmul.cpp:19]   --->   Operation 73 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (8.41ns)   --->   "%tmp_7_i_i2 = fmul float %p_r_M_imag_1, 0.000000e+00" [matmul.cpp:19]   --->   Operation 74 'fmul' 'tmp_7_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (8.41ns)   --->   "%tmp_9_i_i4 = fmul float %p_r_M_imag_1, 0x4014EB8520000000" [matmul.cpp:19]   --->   Operation 75 'fmul' 'tmp_9_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (8.41ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_1, 0.000000e+00" [matmul.cpp:19]   --->   Operation 76 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (8.41ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_2, 0x401870A3E0000000" [matmul.cpp:19]   --->   Operation 77 'fmul' 'tmp_i_i9' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (8.41ns)   --->   "%tmp_7_i_i1 = fmul float %p_r_M_imag_2, 0.000000e+00" [matmul.cpp:19]   --->   Operation 78 'fmul' 'tmp_7_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (8.41ns)   --->   "%tmp_9_i_i1 = fmul float %p_r_M_imag_2, 0x401870A3E0000000" [matmul.cpp:19]   --->   Operation 79 'fmul' 'tmp_9_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/2] (8.41ns)   --->   "%tmp_i_i1_39 = fmul float %p_r_M_real_2, 0.000000e+00" [matmul.cpp:19]   --->   Operation 80 'fmul' 'tmp_i_i1_39' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/2] (8.41ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_real_3, 0x4023F5C280000000" [matmul.cpp:19]   --->   Operation 81 'fmul' 'tmp_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (8.41ns)   --->   "%tmp_7_i_i3 = fmul float %p_r_M_imag_3, 0.000000e+00" [matmul.cpp:19]   --->   Operation 82 'fmul' 'tmp_7_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/2] (8.41ns)   --->   "%tmp_9_i_i2 = fmul float %p_r_M_imag_3, 0x4023F5C280000000" [matmul.cpp:19]   --->   Operation 83 'fmul' 'tmp_9_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/2] (8.41ns)   --->   "%tmp_i_i2_40 = fmul float %p_r_M_real_3, 0.000000e+00" [matmul.cpp:19]   --->   Operation 84 'fmul' 'tmp_i_i2_40' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/2] (8.41ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real_4, 0x40206B8520000000" [matmul.cpp:19]   --->   Operation 85 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (8.41ns)   --->   "%tmp_7_i_i4 = fmul float %p_r_M_imag_4, 0.000000e+00" [matmul.cpp:19]   --->   Operation 86 'fmul' 'tmp_7_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (8.41ns)   --->   "%tmp_9_i_i3 = fmul float %p_r_M_imag_4, 0x40206B8520000000" [matmul.cpp:19]   --->   Operation 87 'fmul' 'tmp_9_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/2] (8.41ns)   --->   "%tmp_i_i3_41 = fmul float %p_r_M_real_4, 0.000000e+00" [matmul.cpp:19]   --->   Operation 88 'fmul' 'tmp_i_i3_41' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (8.41ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_5, 0x3FC0A3D700000000" [matmul.cpp:19]   --->   Operation 89 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [2/2] (8.41ns)   --->   "%tmp_7_i_i5 = fmul float %p_r_M_imag_5, 0.000000e+00" [matmul.cpp:19]   --->   Operation 90 'fmul' 'tmp_7_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [2/2] (8.41ns)   --->   "%tmp_9_i_i5 = fmul float %p_r_M_imag_5, 0x3FC0A3D700000000" [matmul.cpp:19]   --->   Operation 91 'fmul' 'tmp_9_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/2] (8.41ns)   --->   "%tmp_i_i4_42 = fmul float %p_r_M_real_5, 0.000000e+00" [matmul.cpp:19]   --->   Operation 92 'fmul' 'tmp_i_i4_42' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [2/2] (8.41ns)   --->   "%tmp_i_i5_43 = fmul float %p_r_M_real_6, 0x401C70A3E0000000" [matmul.cpp:19]   --->   Operation 93 'fmul' 'tmp_i_i5_43' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [2/2] (8.41ns)   --->   "%tmp_7_i_i6 = fmul float %p_r_M_imag_6, 0.000000e+00" [matmul.cpp:19]   --->   Operation 94 'fmul' 'tmp_7_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (8.41ns)   --->   "%tmp_9_i_i6 = fmul float %p_r_M_imag_6, 0x401C70A3E0000000" [matmul.cpp:19]   --->   Operation 95 'fmul' 'tmp_9_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (8.41ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_6, 0.000000e+00" [matmul.cpp:19]   --->   Operation 96 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (8.41ns)   --->   "%tmp_i_i6_44 = fmul float %p_r_M_real_7, 0x400FD70A40000000" [matmul.cpp:19]   --->   Operation 97 'fmul' 'tmp_i_i6_44' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [2/2] (8.41ns)   --->   "%tmp_7_i_i7 = fmul float %p_r_M_imag_7, 0.000000e+00" [matmul.cpp:19]   --->   Operation 98 'fmul' 'tmp_7_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [2/2] (8.41ns)   --->   "%tmp_9_i_i7 = fmul float %p_r_M_imag_7, 0x400FD70A40000000" [matmul.cpp:19]   --->   Operation 99 'fmul' 'tmp_9_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/2] (8.41ns)   --->   "%tmp_i_i7 = fmul float %p_r_M_real_7, 0.000000e+00" [matmul.cpp:19]   --->   Operation 100 'fmul' 'tmp_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 101 [1/2] (8.41ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, 0x4008CCCCC0000000" [matmul.cpp:19]   --->   Operation 101 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/2] (8.41ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag, 0.000000e+00" [matmul.cpp:19]   --->   Operation 102 'fmul' 'tmp_7_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/2] (8.41ns)   --->   "%tmp_9_i_i = fmul float %p_r_M_imag, 0x4008CCCCC0000000" [matmul.cpp:19]   --->   Operation 103 'fmul' 'tmp_9_i_i' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/2] (8.41ns)   --->   "%tmp_i_i_38 = fmul float %p_r_M_real, 0.000000e+00" [matmul.cpp:19]   --->   Operation 104 'fmul' 'tmp_i_i_38' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/2] (8.41ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, 0x4014EB8520000000" [matmul.cpp:19]   --->   Operation 105 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (8.41ns)   --->   "%tmp_7_i_i2 = fmul float %p_r_M_imag_1, 0.000000e+00" [matmul.cpp:19]   --->   Operation 106 'fmul' 'tmp_7_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (8.41ns)   --->   "%tmp_9_i_i4 = fmul float %p_r_M_imag_1, 0x4014EB8520000000" [matmul.cpp:19]   --->   Operation 107 'fmul' 'tmp_9_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/2] (8.41ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_real_1, 0.000000e+00" [matmul.cpp:19]   --->   Operation 108 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (8.41ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_2, 0x401870A3E0000000" [matmul.cpp:19]   --->   Operation 109 'fmul' 'tmp_i_i9' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (8.41ns)   --->   "%tmp_7_i_i1 = fmul float %p_r_M_imag_2, 0.000000e+00" [matmul.cpp:19]   --->   Operation 110 'fmul' 'tmp_7_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/2] (8.41ns)   --->   "%tmp_9_i_i1 = fmul float %p_r_M_imag_2, 0x401870A3E0000000" [matmul.cpp:19]   --->   Operation 111 'fmul' 'tmp_9_i_i1' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (8.41ns)   --->   "%tmp_i_i1_39 = fmul float %p_r_M_real_2, 0.000000e+00" [matmul.cpp:19]   --->   Operation 112 'fmul' 'tmp_i_i1_39' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (8.41ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_real_3, 0x4023F5C280000000" [matmul.cpp:19]   --->   Operation 113 'fmul' 'tmp_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (8.41ns)   --->   "%tmp_7_i_i3 = fmul float %p_r_M_imag_3, 0.000000e+00" [matmul.cpp:19]   --->   Operation 114 'fmul' 'tmp_7_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (8.41ns)   --->   "%tmp_9_i_i2 = fmul float %p_r_M_imag_3, 0x4023F5C280000000" [matmul.cpp:19]   --->   Operation 115 'fmul' 'tmp_9_i_i2' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/2] (8.41ns)   --->   "%tmp_i_i2_40 = fmul float %p_r_M_real_3, 0.000000e+00" [matmul.cpp:19]   --->   Operation 116 'fmul' 'tmp_i_i2_40' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (8.41ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_real_4, 0x40206B8520000000" [matmul.cpp:19]   --->   Operation 117 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (8.41ns)   --->   "%tmp_7_i_i4 = fmul float %p_r_M_imag_4, 0.000000e+00" [matmul.cpp:19]   --->   Operation 118 'fmul' 'tmp_7_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/2] (8.41ns)   --->   "%tmp_9_i_i3 = fmul float %p_r_M_imag_4, 0x40206B8520000000" [matmul.cpp:19]   --->   Operation 119 'fmul' 'tmp_9_i_i3' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (8.41ns)   --->   "%tmp_i_i3_41 = fmul float %p_r_M_real_4, 0.000000e+00" [matmul.cpp:19]   --->   Operation 120 'fmul' 'tmp_i_i3_41' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (8.41ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_real_5, 0x3FC0A3D700000000" [matmul.cpp:19]   --->   Operation 121 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (8.41ns)   --->   "%tmp_7_i_i5 = fmul float %p_r_M_imag_5, 0.000000e+00" [matmul.cpp:19]   --->   Operation 122 'fmul' 'tmp_7_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (8.41ns)   --->   "%tmp_9_i_i5 = fmul float %p_r_M_imag_5, 0x3FC0A3D700000000" [matmul.cpp:19]   --->   Operation 123 'fmul' 'tmp_9_i_i5' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (8.41ns)   --->   "%tmp_i_i4_42 = fmul float %p_r_M_real_5, 0.000000e+00" [matmul.cpp:19]   --->   Operation 124 'fmul' 'tmp_i_i4_42' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (8.41ns)   --->   "%tmp_i_i5_43 = fmul float %p_r_M_real_6, 0x401C70A3E0000000" [matmul.cpp:19]   --->   Operation 125 'fmul' 'tmp_i_i5_43' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/2] (8.41ns)   --->   "%tmp_7_i_i6 = fmul float %p_r_M_imag_6, 0.000000e+00" [matmul.cpp:19]   --->   Operation 126 'fmul' 'tmp_7_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (8.41ns)   --->   "%tmp_9_i_i6 = fmul float %p_r_M_imag_6, 0x401C70A3E0000000" [matmul.cpp:19]   --->   Operation 127 'fmul' 'tmp_9_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/2] (8.41ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_real_6, 0.000000e+00" [matmul.cpp:19]   --->   Operation 128 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (8.41ns)   --->   "%tmp_i_i6_44 = fmul float %p_r_M_real_7, 0x400FD70A40000000" [matmul.cpp:19]   --->   Operation 129 'fmul' 'tmp_i_i6_44' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (8.41ns)   --->   "%tmp_7_i_i7 = fmul float %p_r_M_imag_7, 0.000000e+00" [matmul.cpp:19]   --->   Operation 130 'fmul' 'tmp_7_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/2] (8.41ns)   --->   "%tmp_9_i_i7 = fmul float %p_r_M_imag_7, 0x400FD70A40000000" [matmul.cpp:19]   --->   Operation 131 'fmul' 'tmp_9_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/2] (8.41ns)   --->   "%tmp_i_i7 = fmul float %p_r_M_real_7, 0.000000e+00" [matmul.cpp:19]   --->   Operation 132 'fmul' 'tmp_i_i7' <Predicate = (!icmp_ln16)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 133 [4/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_7_i_i" [matmul.cpp:19]   --->   Operation 133 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [4/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_9_i_i, %tmp_i_i_38" [matmul.cpp:19]   --->   Operation 134 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [4/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_7_i_i2" [matmul.cpp:19]   --->   Operation 135 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_9_i_i4, %tmp_i_i5" [matmul.cpp:19]   --->   Operation 136 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [4/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i9, %tmp_7_i_i1" [matmul.cpp:19]   --->   Operation 137 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_9_i_i1, %tmp_i_i1_39" [matmul.cpp:19]   --->   Operation 138 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [4/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i2, %tmp_7_i_i3" [matmul.cpp:19]   --->   Operation 139 'fsub' 'complex_M_real_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_9_i_i2, %tmp_i_i2_40" [matmul.cpp:19]   --->   Operation 140 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [4/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i3, %tmp_7_i_i4" [matmul.cpp:19]   --->   Operation 141 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_9_i_i3, %tmp_i_i3_41" [matmul.cpp:19]   --->   Operation 142 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [4/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i4, %tmp_7_i_i5" [matmul.cpp:19]   --->   Operation 143 'fsub' 'complex_M_real_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_9_i_i5, %tmp_i_i4_42" [matmul.cpp:19]   --->   Operation 144 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [4/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i5_43, %tmp_7_i_i6" [matmul.cpp:19]   --->   Operation 145 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_9_i_i6, %tmp_i_i6" [matmul.cpp:19]   --->   Operation 146 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i6_44, %tmp_7_i_i7" [matmul.cpp:19]   --->   Operation 147 'fsub' 'complex_M_real_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_9_i_i7, %tmp_i_i7" [matmul.cpp:19]   --->   Operation 148 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 149 [3/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_7_i_i" [matmul.cpp:19]   --->   Operation 149 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [3/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_9_i_i, %tmp_i_i_38" [matmul.cpp:19]   --->   Operation 150 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [3/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_7_i_i2" [matmul.cpp:19]   --->   Operation 151 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_9_i_i4, %tmp_i_i5" [matmul.cpp:19]   --->   Operation 152 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [3/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i9, %tmp_7_i_i1" [matmul.cpp:19]   --->   Operation 153 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_9_i_i1, %tmp_i_i1_39" [matmul.cpp:19]   --->   Operation 154 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [3/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i2, %tmp_7_i_i3" [matmul.cpp:19]   --->   Operation 155 'fsub' 'complex_M_real_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_9_i_i2, %tmp_i_i2_40" [matmul.cpp:19]   --->   Operation 156 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i3, %tmp_7_i_i4" [matmul.cpp:19]   --->   Operation 157 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_9_i_i3, %tmp_i_i3_41" [matmul.cpp:19]   --->   Operation 158 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i4, %tmp_7_i_i5" [matmul.cpp:19]   --->   Operation 159 'fsub' 'complex_M_real_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_9_i_i5, %tmp_i_i4_42" [matmul.cpp:19]   --->   Operation 160 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i5_43, %tmp_7_i_i6" [matmul.cpp:19]   --->   Operation 161 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_9_i_i6, %tmp_i_i6" [matmul.cpp:19]   --->   Operation 162 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [3/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i6_44, %tmp_7_i_i7" [matmul.cpp:19]   --->   Operation 163 'fsub' 'complex_M_real_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [3/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_9_i_i7, %tmp_i_i7" [matmul.cpp:19]   --->   Operation 164 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 165 [2/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_7_i_i" [matmul.cpp:19]   --->   Operation 165 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_9_i_i, %tmp_i_i_38" [matmul.cpp:19]   --->   Operation 166 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [2/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_7_i_i2" [matmul.cpp:19]   --->   Operation 167 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_9_i_i4, %tmp_i_i5" [matmul.cpp:19]   --->   Operation 168 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i9, %tmp_7_i_i1" [matmul.cpp:19]   --->   Operation 169 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_9_i_i1, %tmp_i_i1_39" [matmul.cpp:19]   --->   Operation 170 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i2, %tmp_7_i_i3" [matmul.cpp:19]   --->   Operation 171 'fsub' 'complex_M_real_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_9_i_i2, %tmp_i_i2_40" [matmul.cpp:19]   --->   Operation 172 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i3, %tmp_7_i_i4" [matmul.cpp:19]   --->   Operation 173 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_9_i_i3, %tmp_i_i3_41" [matmul.cpp:19]   --->   Operation 174 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [2/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i4, %tmp_7_i_i5" [matmul.cpp:19]   --->   Operation 175 'fsub' 'complex_M_real_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_9_i_i5, %tmp_i_i4_42" [matmul.cpp:19]   --->   Operation 176 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i5_43, %tmp_7_i_i6" [matmul.cpp:19]   --->   Operation 177 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_9_i_i6, %tmp_i_i6" [matmul.cpp:19]   --->   Operation 178 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i6_44, %tmp_7_i_i7" [matmul.cpp:19]   --->   Operation 179 'fsub' 'complex_M_real_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [2/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_9_i_i7, %tmp_i_i7" [matmul.cpp:19]   --->   Operation 180 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [matmul.cpp:16]   --->   Operation 181 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:17]   --->   Operation 182 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %i_0 to i64" [matmul.cpp:19]   --->   Operation 183 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 184 [1/4] (6.43ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_7_i_i" [matmul.cpp:19]   --->   Operation 184 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/4] (6.43ns)   --->   "%complex_M_imag_writ = fadd float %tmp_9_i_i, %tmp_i_i_38" [matmul.cpp:19]   --->   Operation 185 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_1 = getelementptr [16 x float]* @rxmat_delay_M_real_s, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 186 'getelementptr' 'rxmat_delay_M_real_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ, float* %rxmat_delay_M_real_1, align 4" [matmul.cpp:19]   --->   Operation 187 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_1 = getelementptr [16 x float]* @rxmat_delay_M_imag_s, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 188 'getelementptr' 'rxmat_delay_M_imag_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ, float* %rxmat_delay_M_imag_1, align 4" [matmul.cpp:19]   --->   Operation 189 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 190 [1/4] (6.43ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_7_i_i2" [matmul.cpp:19]   --->   Operation 190 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_9_i_i4, %tmp_i_i5" [matmul.cpp:19]   --->   Operation 191 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_2 = getelementptr [16 x float]* @rxmat_delay_M_real_1, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 192 'getelementptr' 'rxmat_delay_M_real_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_1, float* %rxmat_delay_M_real_2, align 4" [matmul.cpp:19]   --->   Operation 193 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_2 = getelementptr [16 x float]* @rxmat_delay_M_imag_1, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 194 'getelementptr' 'rxmat_delay_M_imag_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_1, float* %rxmat_delay_M_imag_2, align 4" [matmul.cpp:19]   --->   Operation 195 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 196 [1/4] (6.43ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i9, %tmp_7_i_i1" [matmul.cpp:19]   --->   Operation 196 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_9_i_i1, %tmp_i_i1_39" [matmul.cpp:19]   --->   Operation 197 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_3 = getelementptr [16 x float]* @rxmat_delay_M_real_2, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 198 'getelementptr' 'rxmat_delay_M_real_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_2, float* %rxmat_delay_M_real_3, align 4" [matmul.cpp:19]   --->   Operation 199 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_3 = getelementptr [16 x float]* @rxmat_delay_M_imag_2, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 200 'getelementptr' 'rxmat_delay_M_imag_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_2, float* %rxmat_delay_M_imag_3, align 4" [matmul.cpp:19]   --->   Operation 201 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 202 [1/4] (6.43ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i2, %tmp_7_i_i3" [matmul.cpp:19]   --->   Operation 202 'fsub' 'complex_M_real_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_9_i_i2, %tmp_i_i2_40" [matmul.cpp:19]   --->   Operation 203 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_4 = getelementptr [16 x float]* @rxmat_delay_M_real_3, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 204 'getelementptr' 'rxmat_delay_M_real_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_3, float* %rxmat_delay_M_real_4, align 4" [matmul.cpp:19]   --->   Operation 205 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_4 = getelementptr [16 x float]* @rxmat_delay_M_imag_3, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 206 'getelementptr' 'rxmat_delay_M_imag_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_3, float* %rxmat_delay_M_imag_4, align 4" [matmul.cpp:19]   --->   Operation 207 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 208 [1/4] (6.43ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i3, %tmp_7_i_i4" [matmul.cpp:19]   --->   Operation 208 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_9_i_i3, %tmp_i_i3_41" [matmul.cpp:19]   --->   Operation 209 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_5 = getelementptr [16 x float]* @rxmat_delay_M_real_4, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 210 'getelementptr' 'rxmat_delay_M_real_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_4, float* %rxmat_delay_M_real_5, align 4" [matmul.cpp:19]   --->   Operation 211 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_5 = getelementptr [16 x float]* @rxmat_delay_M_imag_4, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 212 'getelementptr' 'rxmat_delay_M_imag_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_4, float* %rxmat_delay_M_imag_5, align 4" [matmul.cpp:19]   --->   Operation 213 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 214 [1/4] (6.43ns)   --->   "%complex_M_real_writ_5 = fsub float %tmp_i_i4, %tmp_7_i_i5" [matmul.cpp:19]   --->   Operation 214 'fsub' 'complex_M_real_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_9_i_i5, %tmp_i_i4_42" [matmul.cpp:19]   --->   Operation 215 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_6 = getelementptr [16 x float]* @rxmat_delay_M_real_5, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 216 'getelementptr' 'rxmat_delay_M_real_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_5, float* %rxmat_delay_M_real_6, align 4" [matmul.cpp:19]   --->   Operation 217 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_6 = getelementptr [16 x float]* @rxmat_delay_M_imag_5, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 218 'getelementptr' 'rxmat_delay_M_imag_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_5, float* %rxmat_delay_M_imag_6, align 4" [matmul.cpp:19]   --->   Operation 219 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 220 [1/4] (6.43ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i5_43, %tmp_7_i_i6" [matmul.cpp:19]   --->   Operation 220 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_9_i_i6, %tmp_i_i6" [matmul.cpp:19]   --->   Operation 221 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_7 = getelementptr [16 x float]* @rxmat_delay_M_real_6, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 222 'getelementptr' 'rxmat_delay_M_real_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_6, float* %rxmat_delay_M_real_7, align 4" [matmul.cpp:19]   --->   Operation 223 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_7 = getelementptr [16 x float]* @rxmat_delay_M_imag_6, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 224 'getelementptr' 'rxmat_delay_M_imag_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_6, float* %rxmat_delay_M_imag_7, align 4" [matmul.cpp:19]   --->   Operation 225 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 226 [1/4] (6.43ns)   --->   "%complex_M_real_writ_7 = fsub float %tmp_i_i6_44, %tmp_7_i_i7" [matmul.cpp:19]   --->   Operation 226 'fsub' 'complex_M_real_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/4] (6.43ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_9_i_i7, %tmp_i_i7" [matmul.cpp:19]   --->   Operation 227 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln16)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%rxmat_delay_M_real_8 = getelementptr [16 x float]* @rxmat_delay_M_real_7, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 228 'getelementptr' 'rxmat_delay_M_real_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.67ns)   --->   "store float %complex_M_real_writ_7, float* %rxmat_delay_M_real_8, align 4" [matmul.cpp:19]   --->   Operation 229 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%rxmat_delay_M_imag_8 = getelementptr [16 x float]* @rxmat_delay_M_imag_7, i64 0, i64 %zext_ln19" [matmul.cpp:19]   --->   Operation 230 'getelementptr' 'rxmat_delay_M_imag_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.67ns)   --->   "store float %complex_M_imag_writ_7, float* %rxmat_delay_M_imag_8, align 4" [matmul.cpp:19]   --->   Operation 231 'store' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [matmul.cpp:21]   --->   Operation 232 'specregionend' 'empty_45' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:16]   --->   Operation 233 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:22]   --->   Operation 234 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxmat_M_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rxmat_delay_M_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln16               (br               ) [ 01111111110]
i_0                   (phi              ) [ 00111111110]
icmp_ln16             (icmp             ) [ 00111111110]
empty                 (speclooptripcount) [ 00000000000]
i                     (add              ) [ 01111111110]
br_ln16               (br               ) [ 00000000000]
tmp_8                 (bitconcatenate   ) [ 00000000000]
zext_ln19_1           (zext             ) [ 00000000000]
rxmat_M_real_2_addr   (getelementptr    ) [ 00110000000]
or_ln19               (or               ) [ 00000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000]
rxmat_M_real_2_addr_1 (getelementptr    ) [ 00110000000]
rxmat_M_real_21_add   (getelementptr    ) [ 00110000000]
rxmat_M_real_21_add_1 (getelementptr    ) [ 00110000000]
rxmat_M_real_22_add   (getelementptr    ) [ 00110000000]
rxmat_M_real_22_add_1 (getelementptr    ) [ 00110000000]
rxmat_M_real_23_add   (getelementptr    ) [ 00110000000]
rxmat_M_real_23_add_1 (getelementptr    ) [ 00110000000]
rxmat_M_imag_2_addr   (getelementptr    ) [ 00110000000]
rxmat_M_imag_2_addr_1 (getelementptr    ) [ 00110000000]
rxmat_M_imag_24_add   (getelementptr    ) [ 00110000000]
rxmat_M_imag_24_add_1 (getelementptr    ) [ 00110000000]
rxmat_M_imag_25_add   (getelementptr    ) [ 00110000000]
rxmat_M_imag_25_add_1 (getelementptr    ) [ 00110000000]
rxmat_M_imag_26_add   (getelementptr    ) [ 00110000000]
rxmat_M_imag_26_add_1 (getelementptr    ) [ 00110000000]
p_r_M_real            (load             ) [ 00101100000]
p_r_M_imag            (load             ) [ 00101100000]
p_r_M_real_1          (load             ) [ 00101100000]
p_r_M_imag_1          (load             ) [ 00101100000]
p_r_M_real_2          (load             ) [ 00101100000]
p_r_M_imag_2          (load             ) [ 00101100000]
p_r_M_real_3          (load             ) [ 00101100000]
p_r_M_imag_3          (load             ) [ 00101100000]
p_r_M_real_4          (load             ) [ 00101100000]
p_r_M_imag_4          (load             ) [ 00101100000]
p_r_M_real_5          (load             ) [ 00101100000]
p_r_M_imag_5          (load             ) [ 00101100000]
p_r_M_real_6          (load             ) [ 00101100000]
p_r_M_imag_6          (load             ) [ 00101100000]
p_r_M_real_7          (load             ) [ 00101100000]
p_r_M_imag_7          (load             ) [ 00101100000]
tmp_i_i               (fmul             ) [ 00100011110]
tmp_7_i_i             (fmul             ) [ 00100011110]
tmp_9_i_i             (fmul             ) [ 00100011110]
tmp_i_i_38            (fmul             ) [ 00100011110]
tmp_i_i1              (fmul             ) [ 00100011110]
tmp_7_i_i2            (fmul             ) [ 00100011110]
tmp_9_i_i4            (fmul             ) [ 00100011110]
tmp_i_i5              (fmul             ) [ 00100011110]
tmp_i_i9              (fmul             ) [ 00100011110]
tmp_7_i_i1            (fmul             ) [ 00100011110]
tmp_9_i_i1            (fmul             ) [ 00100011110]
tmp_i_i1_39           (fmul             ) [ 00100011110]
tmp_i_i2              (fmul             ) [ 00100011110]
tmp_7_i_i3            (fmul             ) [ 00100011110]
tmp_9_i_i2            (fmul             ) [ 00100011110]
tmp_i_i2_40           (fmul             ) [ 00100011110]
tmp_i_i3              (fmul             ) [ 00100011110]
tmp_7_i_i4            (fmul             ) [ 00100011110]
tmp_9_i_i3            (fmul             ) [ 00100011110]
tmp_i_i3_41           (fmul             ) [ 00100011110]
tmp_i_i4              (fmul             ) [ 00100011110]
tmp_7_i_i5            (fmul             ) [ 00100011110]
tmp_9_i_i5            (fmul             ) [ 00100011110]
tmp_i_i4_42           (fmul             ) [ 00100011110]
tmp_i_i5_43           (fmul             ) [ 00100011110]
tmp_7_i_i6            (fmul             ) [ 00100011110]
tmp_9_i_i6            (fmul             ) [ 00100011110]
tmp_i_i6              (fmul             ) [ 00100011110]
tmp_i_i6_44           (fmul             ) [ 00100011110]
tmp_7_i_i7            (fmul             ) [ 00100011110]
tmp_9_i_i7            (fmul             ) [ 00100011110]
tmp_i_i7              (fmul             ) [ 00100011110]
tmp                   (specregionbegin  ) [ 00000000000]
specpipeline_ln17     (specpipeline     ) [ 00000000000]
zext_ln19             (zext             ) [ 00000000000]
complex_M_real_writ   (fsub             ) [ 00000000000]
complex_M_imag_writ   (fadd             ) [ 00000000000]
rxmat_delay_M_real_1  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_1  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_1 (fsub             ) [ 00000000000]
complex_M_imag_writ_1 (fadd             ) [ 00000000000]
rxmat_delay_M_real_2  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_2  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_2 (fsub             ) [ 00000000000]
complex_M_imag_writ_2 (fadd             ) [ 00000000000]
rxmat_delay_M_real_3  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_3  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_3 (fsub             ) [ 00000000000]
complex_M_imag_writ_3 (fadd             ) [ 00000000000]
rxmat_delay_M_real_4  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_4  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_4 (fsub             ) [ 00000000000]
complex_M_imag_writ_4 (fadd             ) [ 00000000000]
rxmat_delay_M_real_5  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_5  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_5 (fsub             ) [ 00000000000]
complex_M_imag_writ_5 (fadd             ) [ 00000000000]
rxmat_delay_M_real_6  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_6  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_6 (fsub             ) [ 00000000000]
complex_M_imag_writ_6 (fadd             ) [ 00000000000]
rxmat_delay_M_real_7  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_7  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
complex_M_real_writ_7 (fsub             ) [ 00000000000]
complex_M_imag_writ_7 (fadd             ) [ 00000000000]
rxmat_delay_M_real_8  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
rxmat_delay_M_imag_8  (getelementptr    ) [ 00000000000]
store_ln19            (store            ) [ 00000000000]
empty_45              (specregionend    ) [ 00000000000]
br_ln16               (br               ) [ 01111111110]
ret_ln22              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxmat_M_real_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxmat_M_real_21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_21"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rxmat_M_real_22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_22"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxmat_M_real_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_23"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxmat_M_imag_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxmat_M_imag_24">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_24"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rxmat_M_imag_25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_25"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxmat_M_imag_26">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_26"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rxmat_delay_M_real_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rxmat_delay_M_imag_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rxmat_delay_M_real_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxmat_delay_M_imag_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxmat_delay_M_real_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rxmat_delay_M_imag_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rxmat_delay_M_real_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rxmat_delay_M_imag_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rxmat_delay_M_real_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rxmat_delay_M_imag_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rxmat_delay_M_real_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rxmat_delay_M_imag_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rxmat_delay_M_real_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rxmat_delay_M_imag_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rxmat_delay_M_real_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_real_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rxmat_delay_M_imag_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_delay_M_imag_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="rxmat_M_real_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_2_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rxmat_M_real_2_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_2_addr_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="rxmat_M_real_21_add_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_21_add/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="rxmat_M_real_21_add_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_21_add_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rxmat_M_real_22_add_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_22_add/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="rxmat_M_real_22_add_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_22_add_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rxmat_M_real_23_add_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_23_add/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="rxmat_M_real_23_add_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_23_add_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="rxmat_M_imag_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_2_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="rxmat_M_imag_2_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="64" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_2_addr_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="rxmat_M_imag_24_add_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_24_add/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="rxmat_M_imag_24_add_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="64" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_24_add_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rxmat_M_imag_25_add_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_25_add/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="rxmat_M_imag_25_add_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_25_add_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="rxmat_M_imag_26_add_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_26_add/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="rxmat_M_imag_26_add_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="64" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_26_add_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="0"/>
<pin id="226" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
<pin id="229" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/2 p_r_M_real_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
<pin id="234" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/2 p_r_M_imag_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="248" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="249" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="1"/>
<pin id="251" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real_2/2 p_r_M_real_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="254" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="1"/>
<pin id="256" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag_2/2 p_r_M_imag_3/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="270" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="271" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="1"/>
<pin id="273" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real_4/2 p_r_M_real_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="275" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="276" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
<pin id="278" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag_4/2 p_r_M_imag_5/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="292" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="293" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="1"/>
<pin id="295" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real_6/2 p_r_M_real_7/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="1"/>
<pin id="300" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag_6/2 p_r_M_imag_7/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="rxmat_delay_M_real_1_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_1/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln19_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="rxmat_delay_M_imag_1_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_1/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln19_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="rxmat_delay_M_real_2_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_2/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln19_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="rxmat_delay_M_imag_2_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_2/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln19_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="rxmat_delay_M_real_3_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_3/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln19_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="rxmat_delay_M_imag_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_3/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln19_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="rxmat_delay_M_real_4_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_4/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln19_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="rxmat_delay_M_imag_4_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_4/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln19_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="rxmat_delay_M_real_5_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_5/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln19_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="rxmat_delay_M_imag_5_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_5/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln19_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rxmat_delay_M_real_6_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_6/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln19_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="rxmat_delay_M_imag_6_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="5" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_6/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln19_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="rxmat_delay_M_real_7_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_7/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln19_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="rxmat_delay_M_imag_7_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_7/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln19_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="rxmat_delay_M_real_8_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_real_8/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln19_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="rxmat_delay_M_imag_8_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_delay_M_imag_8/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln19_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/9 "/>
</bind>
</comp>

<comp id="510" class="1005" name="i_0_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="i_0_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_1/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_1/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_2/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_2/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="1"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_3/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="1"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_3/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_4/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_4/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_5/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_5/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_6/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_6/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_7/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_7/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_38/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i4/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i5/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i9/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i1/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_39/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i3/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i2/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2_40/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i3/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="grp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i4/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i3/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i3_41/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i4/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="grp_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i5/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i5/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i4_42/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i5_43/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i6/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="grp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i6/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="grp_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i6/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i6_44/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i7/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9_i_i7/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="grp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i7/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln16_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="0" index="1" bw="5" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="0" index="1" bw="5" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln19_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln19_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_9_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="6" slack="0"/>
<pin id="804" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln19_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="7"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/9 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln16_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="840" class="1005" name="i_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="845" class="1005" name="rxmat_M_real_2_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="1"/>
<pin id="847" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_2_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="rxmat_M_real_2_addr_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="1"/>
<pin id="852" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_2_addr_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="rxmat_M_real_21_add_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="1"/>
<pin id="857" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_21_add "/>
</bind>
</comp>

<comp id="860" class="1005" name="rxmat_M_real_21_add_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="1"/>
<pin id="862" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_21_add_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="rxmat_M_real_22_add_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_22_add "/>
</bind>
</comp>

<comp id="870" class="1005" name="rxmat_M_real_22_add_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_22_add_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="rxmat_M_real_23_add_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="1"/>
<pin id="877" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_23_add "/>
</bind>
</comp>

<comp id="880" class="1005" name="rxmat_M_real_23_add_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="5" slack="1"/>
<pin id="882" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_real_23_add_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="rxmat_M_imag_2_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="1"/>
<pin id="887" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_2_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="rxmat_M_imag_2_addr_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="1"/>
<pin id="892" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_2_addr_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="rxmat_M_imag_24_add_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="1"/>
<pin id="897" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_24_add "/>
</bind>
</comp>

<comp id="900" class="1005" name="rxmat_M_imag_24_add_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="1"/>
<pin id="902" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_24_add_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="rxmat_M_imag_25_add_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="1"/>
<pin id="907" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_25_add "/>
</bind>
</comp>

<comp id="910" class="1005" name="rxmat_M_imag_25_add_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="1"/>
<pin id="912" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_25_add_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="rxmat_M_imag_26_add_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_26_add "/>
</bind>
</comp>

<comp id="920" class="1005" name="rxmat_M_imag_26_add_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="1"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rxmat_M_imag_26_add_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_r_M_real_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="931" class="1005" name="p_r_M_imag_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="937" class="1005" name="p_r_M_real_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="p_r_M_imag_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_r_M_real_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="p_r_M_imag_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 "/>
</bind>
</comp>

<comp id="961" class="1005" name="p_r_M_real_3_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="p_r_M_imag_3_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="973" class="1005" name="p_r_M_real_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_r_M_imag_4_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="p_r_M_real_5_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 "/>
</bind>
</comp>

<comp id="991" class="1005" name="p_r_M_imag_5_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 "/>
</bind>
</comp>

<comp id="997" class="1005" name="p_r_M_real_6_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="p_r_M_imag_6_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_r_M_real_7_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_7 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="p_r_M_imag_7_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_i_i_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_7_i_i_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_9_i_i_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_i_i_38_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_38 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_i_i1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_7_i_i2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_9_i_i4_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i4 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_i_i5_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i5 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_i_i9_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_7_i_i1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_9_i_i1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_i_i1_39_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_39 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_i_i2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_7_i_i3_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i3 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="tmp_9_i_i2_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i2 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_i_i2_40_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_40 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp_i_i3_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i3 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_7_i_i4_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i4 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_9_i_i3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i3 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_i_i3_41_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i3_41 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_i_i4_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i4 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_7_i_i5_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i5 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_9_i_i5_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i5 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_i_i4_42_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i4_42 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_i_i5_43_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i5_43 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_7_i_i6_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i6 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_9_i_i6_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="1"/>
<pin id="1153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i6 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp_i_i6_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i6 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_i_i6_44_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i6_44 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_7_i_i7_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i7 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_9_i_i7_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i7 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_i_i7_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="102" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="158" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="109" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="235"><net_src comp="165" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="241"><net_src comp="116" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="172" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="123" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="257"><net_src comp="179" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="263"><net_src comp="130" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="186" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="137" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="279"><net_src comp="193" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="285"><net_src comp="144" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="200" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="151" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="301"><net_src comp="207" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="32" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="62" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="48" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="526"><net_src comp="522" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="531"><net_src comp="527" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="536"><net_src comp="532" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="541"><net_src comp="537" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="546"><net_src comp="542" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="551"><net_src comp="547" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="556"><net_src comp="552" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="561"><net_src comp="557" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="566"><net_src comp="562" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="571"><net_src comp="567" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="576"><net_src comp="572" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="581"><net_src comp="577" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="586"><net_src comp="582" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="591"><net_src comp="587" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="596"><net_src comp="592" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="601"><net_src comp="597" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="606"><net_src comp="70" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="72" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="72" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="74" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="72" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="76" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="76" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="72" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="78" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="72" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="78" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="72" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="72" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="80" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="72" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="82" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="82" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="72" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="84" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="72" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="84" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="72" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="86" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="72" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="72" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="514" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="50" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="514" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="56" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="58" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="514" pin="4"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="60" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="791"><net_src comp="782" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="792"><net_src comp="782" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="793"><net_src comp="782" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="798"><net_src comp="774" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="64" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="66" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="68" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="794" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="809"><net_src comp="800" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="810"><net_src comp="800" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="811"><net_src comp="800" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="812"><net_src comp="800" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="813"><net_src comp="800" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="814"><net_src comp="800" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="815"><net_src comp="800" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="819"><net_src comp="510" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="827"><net_src comp="816" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="828"><net_src comp="816" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="829"><net_src comp="816" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="830"><net_src comp="816" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="831"><net_src comp="816" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="832"><net_src comp="816" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="833"><net_src comp="816" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="834"><net_src comp="816" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="835"><net_src comp="816" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="839"><net_src comp="762" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="768" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="848"><net_src comp="102" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="853"><net_src comp="109" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="858"><net_src comp="116" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="863"><net_src comp="123" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="868"><net_src comp="130" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="873"><net_src comp="137" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="878"><net_src comp="144" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="883"><net_src comp="151" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="888"><net_src comp="158" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="893"><net_src comp="165" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="898"><net_src comp="172" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="903"><net_src comp="179" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="908"><net_src comp="186" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="913"><net_src comp="193" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="918"><net_src comp="200" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="923"><net_src comp="207" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="928"><net_src comp="214" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="934"><net_src comp="220" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="940"><net_src comp="214" pin="7"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="946"><net_src comp="220" pin="7"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="952"><net_src comp="236" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="958"><net_src comp="242" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="964"><net_src comp="236" pin="7"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="970"><net_src comp="242" pin="7"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="976"><net_src comp="258" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="982"><net_src comp="264" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="988"><net_src comp="258" pin="7"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="994"><net_src comp="264" pin="7"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1000"><net_src comp="280" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1006"><net_src comp="286" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1012"><net_src comp="280" pin="7"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1018"><net_src comp="286" pin="7"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1024"><net_src comp="602" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1029"><net_src comp="607" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1034"><net_src comp="612" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1039"><net_src comp="617" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1044"><net_src comp="622" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1049"><net_src comp="627" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1054"><net_src comp="632" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1059"><net_src comp="637" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1064"><net_src comp="642" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1069"><net_src comp="647" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1074"><net_src comp="652" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1079"><net_src comp="657" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1084"><net_src comp="662" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1089"><net_src comp="667" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1094"><net_src comp="672" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1099"><net_src comp="677" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1104"><net_src comp="682" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1109"><net_src comp="687" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1114"><net_src comp="692" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1119"><net_src comp="697" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1124"><net_src comp="702" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1129"><net_src comp="707" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1134"><net_src comp="712" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1139"><net_src comp="717" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1144"><net_src comp="722" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1149"><net_src comp="727" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1154"><net_src comp="732" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1159"><net_src comp="737" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1164"><net_src comp="742" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1169"><net_src comp="747" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1174"><net_src comp="752" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1179"><net_src comp="757" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="597" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rxmat_M_real_2 | {}
	Port: rxmat_M_real_21 | {}
	Port: rxmat_M_real_22 | {}
	Port: rxmat_M_real_23 | {}
	Port: rxmat_M_imag_2 | {}
	Port: rxmat_M_imag_24 | {}
	Port: rxmat_M_imag_25 | {}
	Port: rxmat_M_imag_26 | {}
	Port: rxmat_delay_M_real_s | {9 }
	Port: rxmat_delay_M_imag_s | {9 }
	Port: rxmat_delay_M_real_1 | {9 }
	Port: rxmat_delay_M_imag_1 | {9 }
	Port: rxmat_delay_M_real_2 | {9 }
	Port: rxmat_delay_M_imag_2 | {9 }
	Port: rxmat_delay_M_real_3 | {9 }
	Port: rxmat_delay_M_imag_3 | {9 }
	Port: rxmat_delay_M_real_4 | {9 }
	Port: rxmat_delay_M_imag_4 | {9 }
	Port: rxmat_delay_M_real_5 | {9 }
	Port: rxmat_delay_M_imag_5 | {9 }
	Port: rxmat_delay_M_real_6 | {9 }
	Port: rxmat_delay_M_imag_6 | {9 }
	Port: rxmat_delay_M_real_7 | {9 }
	Port: rxmat_delay_M_imag_7 | {9 }
 - Input state : 
	Port: DopplerDelay : rxmat_M_real_2 | {2 3 }
	Port: DopplerDelay : rxmat_M_real_21 | {2 3 }
	Port: DopplerDelay : rxmat_M_real_22 | {2 3 }
	Port: DopplerDelay : rxmat_M_real_23 | {2 3 }
	Port: DopplerDelay : rxmat_M_imag_2 | {2 3 }
	Port: DopplerDelay : rxmat_M_imag_24 | {2 3 }
	Port: DopplerDelay : rxmat_M_imag_25 | {2 3 }
	Port: DopplerDelay : rxmat_M_imag_26 | {2 3 }
	Port: DopplerDelay : rxmat_delay_M_real_s | {}
	Port: DopplerDelay : rxmat_delay_M_imag_s | {}
	Port: DopplerDelay : rxmat_delay_M_real_1 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_1 | {}
	Port: DopplerDelay : rxmat_delay_M_real_2 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_2 | {}
	Port: DopplerDelay : rxmat_delay_M_real_3 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_3 | {}
	Port: DopplerDelay : rxmat_delay_M_real_4 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_4 | {}
	Port: DopplerDelay : rxmat_delay_M_real_5 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_5 | {}
	Port: DopplerDelay : rxmat_delay_M_real_6 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_6 | {}
	Port: DopplerDelay : rxmat_delay_M_real_7 | {}
	Port: DopplerDelay : rxmat_delay_M_imag_7 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		tmp_8 : 1
		zext_ln19_1 : 2
		rxmat_M_real_2_addr : 3
		or_ln19 : 2
		tmp_9 : 2
		rxmat_M_real_2_addr_1 : 3
		rxmat_M_real_21_add : 3
		rxmat_M_real_21_add_1 : 3
		rxmat_M_real_22_add : 3
		rxmat_M_real_22_add_1 : 3
		rxmat_M_real_23_add : 3
		rxmat_M_real_23_add_1 : 3
		rxmat_M_imag_2_addr : 3
		rxmat_M_imag_2_addr_1 : 3
		rxmat_M_imag_24_add : 3
		rxmat_M_imag_24_add_1 : 3
		rxmat_M_imag_25_add : 3
		rxmat_M_imag_25_add_1 : 3
		rxmat_M_imag_26_add : 3
		rxmat_M_imag_26_add_1 : 3
		p_r_M_real : 4
		p_r_M_imag : 4
		p_r_M_real_1 : 4
		p_r_M_imag_1 : 4
		p_r_M_real_2 : 4
		p_r_M_imag_2 : 4
		p_r_M_real_3 : 4
		p_r_M_imag_3 : 4
		p_r_M_real_4 : 4
		p_r_M_imag_4 : 4
		p_r_M_real_5 : 4
		p_r_M_imag_5 : 4
		p_r_M_real_6 : 4
		p_r_M_imag_6 : 4
		p_r_M_real_7 : 4
		p_r_M_imag_7 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		rxmat_delay_M_real_1 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_1 : 1
		store_ln19 : 2
		rxmat_delay_M_real_2 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_2 : 1
		store_ln19 : 2
		rxmat_delay_M_real_3 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_3 : 1
		store_ln19 : 2
		rxmat_delay_M_real_4 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_4 : 1
		store_ln19 : 2
		rxmat_delay_M_real_5 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_5 : 1
		store_ln19 : 2
		rxmat_delay_M_real_6 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_6 : 1
		store_ln19 : 2
		rxmat_delay_M_real_7 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_7 : 1
		store_ln19 : 2
		rxmat_delay_M_real_8 : 1
		store_ln19 : 2
		rxmat_delay_M_imag_8 : 1
		store_ln19 : 2
		empty_45 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_602     |    3    |   128   |   135   |
|          |     grp_fu_607     |    3    |   128   |   135   |
|          |     grp_fu_612     |    3    |   128   |   135   |
|          |     grp_fu_617     |    3    |   128   |   135   |
|          |     grp_fu_622     |    3    |   128   |   135   |
|          |     grp_fu_627     |    3    |   128   |   135   |
|          |     grp_fu_632     |    3    |   128   |   135   |
|          |     grp_fu_637     |    3    |   128   |   135   |
|          |     grp_fu_642     |    3    |   128   |   135   |
|          |     grp_fu_647     |    3    |   128   |   135   |
|          |     grp_fu_652     |    3    |   128   |   135   |
|          |     grp_fu_657     |    3    |   128   |   135   |
|          |     grp_fu_662     |    3    |   128   |   135   |
|          |     grp_fu_667     |    3    |   128   |   135   |
|          |     grp_fu_672     |    3    |   128   |   135   |
|   fmul   |     grp_fu_677     |    3    |   128   |   135   |
|          |     grp_fu_682     |    3    |   128   |   135   |
|          |     grp_fu_687     |    3    |   128   |   135   |
|          |     grp_fu_692     |    3    |   128   |   135   |
|          |     grp_fu_697     |    3    |   128   |   135   |
|          |     grp_fu_702     |    3    |   128   |   135   |
|          |     grp_fu_707     |    3    |   128   |   135   |
|          |     grp_fu_712     |    3    |   128   |   135   |
|          |     grp_fu_717     |    3    |   128   |   135   |
|          |     grp_fu_722     |    3    |   128   |   135   |
|          |     grp_fu_727     |    3    |   128   |   135   |
|          |     grp_fu_732     |    3    |   128   |   135   |
|          |     grp_fu_737     |    3    |   128   |   135   |
|          |     grp_fu_742     |    3    |   128   |   135   |
|          |     grp_fu_747     |    3    |   128   |   135   |
|          |     grp_fu_752     |    3    |   128   |   135   |
|          |     grp_fu_757     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_522     |    2    |   227   |   214   |
|          |     grp_fu_527     |    2    |   227   |   214   |
|          |     grp_fu_532     |    2    |   227   |   214   |
|          |     grp_fu_537     |    2    |   227   |   214   |
|          |     grp_fu_542     |    2    |   227   |   214   |
|          |     grp_fu_547     |    2    |   227   |   214   |
|          |     grp_fu_552     |    2    |   227   |   214   |
|   fadd   |     grp_fu_557     |    2    |   227   |   214   |
|          |     grp_fu_562     |    2    |   227   |   214   |
|          |     grp_fu_567     |    2    |   227   |   214   |
|          |     grp_fu_572     |    2    |   227   |   214   |
|          |     grp_fu_577     |    2    |   227   |   214   |
|          |     grp_fu_582     |    2    |   227   |   214   |
|          |     grp_fu_587     |    2    |   227   |   214   |
|          |     grp_fu_592     |    2    |   227   |   214   |
|          |     grp_fu_597     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|    add   |      i_fu_768      |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln16_fu_762  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_8_fu_774    |    0    |    0    |    0    |
|          |    tmp_9_fu_800    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   | zext_ln19_1_fu_782 |    0    |    0    |    0    |
|          |  zext_ln19_fu_816  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln19_fu_794   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |   128   |   7728  |   7770  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_0_reg_510         |    5   |
|          i_reg_840          |    5   |
|      icmp_ln16_reg_836      |    1   |
|     p_r_M_imag_1_reg_943    |   32   |
|     p_r_M_imag_2_reg_955    |   32   |
|     p_r_M_imag_3_reg_967    |   32   |
|     p_r_M_imag_4_reg_979    |   32   |
|     p_r_M_imag_5_reg_991    |   32   |
|    p_r_M_imag_6_reg_1003    |   32   |
|    p_r_M_imag_7_reg_1015    |   32   |
|      p_r_M_imag_reg_931     |   32   |
|     p_r_M_real_1_reg_937    |   32   |
|     p_r_M_real_2_reg_949    |   32   |
|     p_r_M_real_3_reg_961    |   32   |
|     p_r_M_real_4_reg_973    |   32   |
|     p_r_M_real_5_reg_985    |   32   |
|     p_r_M_real_6_reg_997    |   32   |
|    p_r_M_real_7_reg_1009    |   32   |
|      p_r_M_real_reg_925     |   32   |
|rxmat_M_imag_24_add_1_reg_900|    5   |
| rxmat_M_imag_24_add_reg_895 |    5   |
|rxmat_M_imag_25_add_1_reg_910|    5   |
| rxmat_M_imag_25_add_reg_905 |    5   |
|rxmat_M_imag_26_add_1_reg_920|    5   |
| rxmat_M_imag_26_add_reg_915 |    5   |
|rxmat_M_imag_2_addr_1_reg_890|    5   |
| rxmat_M_imag_2_addr_reg_885 |    5   |
|rxmat_M_real_21_add_1_reg_860|    5   |
| rxmat_M_real_21_add_reg_855 |    5   |
|rxmat_M_real_22_add_1_reg_870|    5   |
| rxmat_M_real_22_add_reg_865 |    5   |
|rxmat_M_real_23_add_1_reg_880|    5   |
| rxmat_M_real_23_add_reg_875 |    5   |
|rxmat_M_real_2_addr_1_reg_850|    5   |
| rxmat_M_real_2_addr_reg_845 |    5   |
|     tmp_7_i_i1_reg_1066     |   32   |
|     tmp_7_i_i2_reg_1046     |   32   |
|     tmp_7_i_i3_reg_1086     |   32   |
|     tmp_7_i_i4_reg_1106     |   32   |
|     tmp_7_i_i5_reg_1126     |   32   |
|     tmp_7_i_i6_reg_1146     |   32   |
|     tmp_7_i_i7_reg_1166     |   32   |
|      tmp_7_i_i_reg_1026     |   32   |
|     tmp_9_i_i1_reg_1071     |   32   |
|     tmp_9_i_i2_reg_1091     |   32   |
|     tmp_9_i_i3_reg_1111     |   32   |
|     tmp_9_i_i4_reg_1051     |   32   |
|     tmp_9_i_i5_reg_1131     |   32   |
|     tmp_9_i_i6_reg_1151     |   32   |
|     tmp_9_i_i7_reg_1171     |   32   |
|      tmp_9_i_i_reg_1031     |   32   |
|     tmp_i_i1_39_reg_1076    |   32   |
|      tmp_i_i1_reg_1041      |   32   |
|     tmp_i_i2_40_reg_1096    |   32   |
|      tmp_i_i2_reg_1081      |   32   |
|     tmp_i_i3_41_reg_1116    |   32   |
|      tmp_i_i3_reg_1101      |   32   |
|     tmp_i_i4_42_reg_1136    |   32   |
|      tmp_i_i4_reg_1121      |   32   |
|     tmp_i_i5_43_reg_1141    |   32   |
|      tmp_i_i5_reg_1056      |   32   |
|     tmp_i_i6_44_reg_1161    |   32   |
|      tmp_i_i6_reg_1156      |   32   |
|      tmp_i_i7_reg_1176      |   32   |
|      tmp_i_i9_reg_1061      |   32   |
|     tmp_i_i_38_reg_1036     |   32   |
|       tmp_i_i_reg_1021      |   32   |
+-----------------------------+--------+
|            Total            |  1627  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_214 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_214 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_220 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_236 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_258 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_264 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_280 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_286 |  p2  |   2  |   0  |    0   ||    9    |
|    i_0_reg_510    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  11.152 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   128  |    -   |  7728  |  7770  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   153  |
|  Register |    -   |    -   |  1627  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   128  |   11   |  9355  |  7923  |
+-----------+--------+--------+--------+--------+
