
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_3__3_
die area:    ( 0 0 ) ( 85160 95880 )
trackPts:    12
defvias:     4
#components: 1073
#terminals:  60
#snets:      2
#nets:       245

reading guide ...

#guides:     2145
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 9254
mcon shape region query size = 216
met1 shape region query size = 2964
via shape region query size = 280
met2 shape region query size = 168
via2 shape region query size = 280
met3 shape region query size = 170
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
  complete 38 pins
  complete 28 unique inst patterns
  complete 395 groups
Expt1 runtime (pin-level access point gen): 0.287917
Expt2 runtime (design-level access pattern gen): 0.0622551
#scanned instances     = 1073
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 762
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 9.98 (MB), peak = 10.17 (MB)

post process guides ...
GCELLGRID X -1 DO 13 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 509
mcon guide region query size = 0
met1 guide region query size = 455
via guide region query size = 0
met2 guide region query size = 436
via2 guide region query size = 0
met3 guide region query size = 211
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 945 vertical wires in 1 frboxes and 666 horizontal wires in 1 frboxes.
Done with 192 vertical wires in 1 frboxes and 148 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.34 (MB), peak = 15.99 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_3__3_/runs/final//results/routing/sb_3__3_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.40 (MB), peak = 15.99 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 21.22 (MB)
    completing 20% with 128 violations
    elapsed time = 00:00:02, memory = 24.73 (MB)
    completing 30% with 145 violations
    elapsed time = 00:00:03, memory = 23.47 (MB)
    completing 40% with 114 violations
    elapsed time = 00:00:03, memory = 23.12 (MB)
  number of violations = 114
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 360.47 (MB), peak = 377.32 (MB)
total wire length = 9885 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1528 um
total wire length on LAYER met2 = 4593 um
total wire length on LAYER met3 = 3762 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1755
up-via summary (total 1755):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     735
           met2     328
           met3       0
           met4       0
-----------------------
                   1755


start 1st optimization iteration ...
    completing 10% with 114 violations
    elapsed time = 00:00:00, memory = 361.56 (MB)
    completing 20% with 114 violations
    elapsed time = 00:00:00, memory = 361.56 (MB)
    completing 30% with 112 violations
    elapsed time = 00:00:01, memory = 373.60 (MB)
    completing 40% with 74 violations
    elapsed time = 00:00:01, memory = 364.86 (MB)
    completing 50% with 74 violations
    elapsed time = 00:00:02, memory = 369.38 (MB)
    completing 60% with 96 violations
    elapsed time = 00:00:03, memory = 378.85 (MB)
  number of violations = 39
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 363.61 (MB), peak = 378.85 (MB)
total wire length = 9851 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1645 um
total wire length on LAYER met2 = 4571 um
total wire length on LAYER met3 = 3632 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1756
up-via summary (total 1756):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     315
           met3       0
           met4       0
-----------------------
                   1756


start 2nd optimization iteration ...
    completing 10% with 39 violations
    elapsed time = 00:00:00, memory = 363.61 (MB)
    completing 20% with 39 violations
    elapsed time = 00:00:00, memory = 363.98 (MB)
    completing 30% with 39 violations
    elapsed time = 00:00:00, memory = 364.05 (MB)
    completing 40% with 39 violations
    elapsed time = 00:00:00, memory = 364.60 (MB)
    completing 50% with 39 violations
    elapsed time = 00:00:00, memory = 365.15 (MB)
    completing 60% with 39 violations
    elapsed time = 00:00:00, memory = 365.15 (MB)
    completing 70% with 43 violations
    elapsed time = 00:00:00, memory = 365.25 (MB)
    completing 80% with 43 violations
    elapsed time = 00:00:00, memory = 367.02 (MB)
    completing 90% with 43 violations
    elapsed time = 00:00:03, memory = 387.59 (MB)
    completing 100% with 89 violations
    elapsed time = 00:00:03, memory = 366.55 (MB)
  number of violations = 89
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 366.55 (MB), peak = 397.34 (MB)
total wire length = 9882 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1662 um
total wire length on LAYER met2 = 4580 um
total wire length on LAYER met3 = 3626 um
total wire length on LAYER met4 = 11 um
total wire length on LAYER met5 = 0 um
total number of vias = 1738
up-via summary (total 1738):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     725
           met2     315
           met3       6
           met4       0
-----------------------
                   1738


start 3rd optimization iteration ...
    completing 10% with 89 violations
    elapsed time = 00:00:00, memory = 366.55 (MB)
    completing 20% with 60 violations
    elapsed time = 00:00:01, memory = 378.28 (MB)
    completing 30% with 41 violations
    elapsed time = 00:00:01, memory = 373.80 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 366.32 (MB)
  number of violations = 1
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 366.30 (MB), peak = 397.34 (MB)
total wire length = 9873 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1970 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 366.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 367.39 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 367.39 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.39 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.59 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.59 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.99 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 363.99 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.43 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 364.43 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 368.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 368.85 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 368.85 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.58 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.34 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.95 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 366.15 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.15 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.36 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.27 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.27 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.27 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.94 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.94 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.24 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.71 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.11 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.16 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.78 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.60 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.68 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.68 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.00 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.91 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.74 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.43 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.81 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.28 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.48 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.43 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.43 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.34 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.96 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.60 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.25 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.65 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.22 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 364.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.60 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.60 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.24 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 364.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.52 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.35 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 364.76 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.52 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.56 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.65 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.55 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.55 (MB), peak = 397.34 (MB)
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745


complete detail routing
total wire length = 9875 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1972 um
total wire length on LAYER met2 = 4476 um
total wire length on LAYER met3 = 3346 um
total wire length on LAYER met4 = 79 um
total wire length on LAYER met5 = 0 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     692
           met1     749
           met2     294
           met3      10
           met4       0
-----------------------
                   1745

cpu time = 00:00:16, elapsed time = 00:00:14, memory = 366.55 (MB), peak = 397.34 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_3__3_/runs/final//results/routing/sb_3__3_.def.ref at line 2.


Runtime taken (hrt): 16.0812
