.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000111101010000001000000000000
000000000000000000000000000000011011000001000000000000
000000000000000000000000001101000000000110000000000000
000000000000000000000000000111101011000000000000000000
000000000000000000000010100000001111110000000000000000
000000000000000000000110110000001100110000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000000000000001101111011000010000000000000
000000000000000000000000000101101011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000010100000000001100000010000000000
000000000000000111000110110101001000010000100000000001
000000000000001001100000010000001110110000000000000000
000000000000000101000011110000001110110000000000000000
000000000000100101100000011000000000000110000000000000
000000000000000000000010101001001110001001000000000000
000000000000001111000000000001101110010000000000000000
000000000000000111100000000000101001010000000000000000
000000000000000001100110001111001001101000010000000000
000000000000000000000000000101111111010000100000000000
000000000000000000000000001111101000010011100000000000
000000000000000000000000000101011110110011110000000000
000000000000001111000000011011001100110000000000000000
000000000000000001000010001111011000110000100000000000
000000000000000011100110000000000001000110000000000000
000000000000000000000000001101001000001001000000000000

.logic_tile 7 3
100000000000000000000000000111000000000000001000000000
000000000000000000000011100000000000000000000000001000
101000000000001000000110000101001100010100001100000000
000000000000000001000000001101000000000001010000000000
110000000000000001100000000111001000010100001100000000
000000000000000000000011101001100000000001010000000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000001101001101001000010000000000
000000000000000000000110000000001001000100101100000000
000000000000000101000000001001001000001000010000000000
000000000000000000000000000111101000010100001100000000
000000000000000000000000001101000000000001010000000000
000000000000000000000000010111101000010100001100000000
000000000000000101000010001001100000000001010000000000
000000000000000001100000010000001001000100101100000000
000000000000000000000010001101001001001000010000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111010101000000000000000
000000000000000000000000001101100000000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000101101010100000000000000000
000000000000000000000000000101011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
110000000000000000000000000101000000000000001000000000
001000000000000000000011100000100000000000000000001000
101000000000000000000010100001100000000000001000000000
000000000000000000000110110000100000000000000000000000
010000000000000000000110001000001000000100101100000000
011000000000000000000010111101001101001000010000000000
000000000000000000000010111101001000010100001100000000
001000000000000000000110001001100000000001010000000000
000000000000000000000000011111101000010100001100000000
001000000000000000000010001101000000000001010000000000
000000000000000001100110001000001001000100101100000000
001000000000000000000000001001001100001000010000000000
000000000000000000000000001101101000010100001100000000
001000000000000000000000001101100000000001010000000000
110000000000001101000000001000001001000100100100000000
111000000000000001100000001001001101001000010000000000

.logic_tile 6 4
110000000000000001100000001111001110000000000000000000
001000000000000000000000000011100000010100000000000000
101000000000000001100111100111100001000110000000000000
000000000000000101000010110011101001010110100000000000
110000000001000000000000011101111101111111010100000000
111000000000100000000010000001101001111111110010000000
000000000000000000000000000000001100110000000000000000
001000000000000000000010100000011111110000000000000000
000000000000000001000000010000001111100000000000000000
001000000000000000100010010111011100010000000000000000
000000000000001011100000001111100000000110000000000000
001000000000001001100000001001101100000000000000000000
000000000000001001100111000001101111001001010000000000
001000000000001001100010110111011100101001010000000000
000000000000000000000010100111011100111000110000000000
001000000000000000000000000001001011010000110000000000

.logic_tile 7 4
110000000000000000000000001101001000010100001100000010
001000000000000000000000000001000000000001010000010000
101000000000000001100000001111001000010100001100000010
000000000000001111000000000101000000000001010000000000
110000000100001000000000001000001000000100101100000000
001000000000000001000000000001001101001000010000000000
000000000000000000000000001000001000000100101100000000
001000000000001111000000000101001101001000010000000000
000000000000000000000110011111101000010100001100000100
001000001010000000000010000001000000000001010000000000
000000000000000000000000011000001001000100101100000100
001000000000000000000010000101001000001000010000000000
000000000000000001100000001000001001000100101100000100
001000000000000000000000000001001101001000010000000000
000000000000001000000110001111101000010100001100000000
001000000000000001000000000101100000000001010000000000

.logic_tile 8 4
110000000000000000000000000000001010000011110100000000
001000000000000000000000000000000000000011110000000000
101000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001101000110110000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000101011000000010000000000000
001000000000001101000000000011111011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111111011100000000000000100
001000000000000000000000000101101000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000

.logic_tile 9 4
110000000000000000000010100111000000010110100100000000
001000000000000000000110110000000000010110100000000100
101000000000100111000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
110000000000000101000000000111011000000010000000000000
101000000000010000100000000111001001000000000000000000
000000000000000101000000000001001010000010000000000000
001000000000000000100000001001101110000000000000000000
000000000000000000000000001001000000100000010000000000
001000000000000000000000000101101010000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
001000000000000000000000000000100000000001000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
110000000000001000000000010000011010000010100000000000
001000000000000001000011011011000000000001010000000000
101000001010000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110011111001010000011110100000000
011000000000000000000110000101110000000001010000000010
000000000000001001100110011000011110000001010000000000
001000000000001001000010000011010000000010100000000010
000000000000000000000000000000000000000000000000000000
001000001110000000000010100000000000000000000000000000
000000000000000001100000000011000001100000010000000010
001000000000000000000000000000101000100000010000000000
000000000000000000000000010101011011000101000100000000
001000000010000000000010100000111011000101000000100000
110000000000000111100010001001001010000100000000000001
111000000000000000000000000001011111000110000000000000

.logic_tile 6 5
010000000000000000000010101111101111010001010010000000
001000000000001101000110111001111101010000000000000000
000000000000000001100000010101001111111111110000000000
000010000000001101000011110101111110101111100000000000
000000000000000001100011110111001010000001010000000000
001000000000000101000010000000000000000001010000000000
000000000000000101000010101011101010010110000000000000
001000000000000101100010101101001110000110000000000000
000000000000000001000110001101111100001001000000000000
001000000000000000000010110101001101001000000000000000
000000000000001101000000000101101001010110100000000000
001000000000000001000011111001111010101000010000000000
000000000000000000000010000011011001000000000000000000
001000000000000101000011100001101000100000000000000000
000000000000000000000010000111100000100000010000000000
001000000000000001000010111101101100101001010000100000

.logic_tile 7 5
110000000000001000000000001000001000000100101100000000
001000000000000001000000000111001000001000010000010000
101000000000000000000000000111001000010100001100000000
000000000000000000000000000011000000000001010000000000
110010000000001000000110011101001000010100001100000000
001000000000001001000010000111100000000001010000000000
000000000000000000000000000101001000000101000100000000
001000000000000000000000000000101100000101000000000000
000000000000000111000000001111001110111100000000000001
001000000000000000000000001011100000111101010000000000
000000000000000000000000000000000000000110000000000000
001000000000000000000010100111001111001001000000000000
000000000000000001100000000101001010000100000000000000
001000000000000001000010001101101110000000000000000000
000000000000000001000000000011100000000000000000000000
001000000000000000100000000000100000000001000000000000

.logic_tile 8 5
010000000000000000000110011001001011000000000000000000
001000000000000001000010011001111110000001000000000000
000000000000001101000000001011100000010110100000000000
000000000000001001100010010111100000000000000000000000
000000000000000000000110001011111101000000000000000000
001000000000000000000110010011011001000000010000000000
000000000000000000000000001001011101000100000000000000
001000000000000000000000000111011101000000000000000000
000000000000000001100000001111011000101000000000000000
001000000000000000000000000001100000000000000000000000
000001000000000101000110111111101010101000000000000000
001000100000000101000010100001110000000000000000000000
000000000000000001100000010011101101001000000000000100
001000000000000000000010001101101110000000000000000010
000000000000001101100010000001001110101000000000000000
001000000000000101000100000000100000101000000000000000

.logic_tile 9 5
110000000000000000000110000101000000000000001000000000
001000000000000000000000000000000000000000000000001000
101000000000000001100110000101011010001100111100000000
000000000000000000000000000000000000110011000000000000
110000000000000001100000000111001000001100111100000000
101000000000000101000000000000100000110011000000000000
000000000000001111000000000000001000001100111100000000
001000000000000001000000000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
001000000000000000000010000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
001000000000000000000010000000001101110011000000000000
010000000000100000000000000000001001001100111100000000
001000000001010000000000000000001001110011000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000101000000001001100000001001000000000000
000000000000000000100010011101001010100000010000000000
000000000000000111100010100101101001100000010000000000
000000000000000000100100001111111011111000100000000000
000000000000001111100110000000011000110000000000000000
000000000000000111000010110000001010110000000000000000
000000000000000101000111101111101100101000000000000000
000000000000000000000110010111100000000000000000000000
000000000000001001100000000011011101000110000000000000
000000000000001011000000001101011101000001000000000000
000000000000000000000010011000000000000110000000000001
000000000000000000000110101001001011001001000000000000
000000000000000000000000010001001011000000010000000000
000000000000000000000010000000001010000000010000000000
000000000000000000000110001101011010101001010000000000
000000000000001001000000000001010000010100000000000000

.logic_tile 6 6
000000000100001001100010000001011001101011010000000000
000000000000000101000100001101011010101001010000000000
000000000000001001000110101001011111000000000000000000
000000000000000101100000000101001000010000000000000000
000000000000001011100010100111001010010111100000000000
000000001000001101100110011111011110111111100000000000
000000000000001001100000000011101101101000100000000000
000000000000001001100000001111001111000001010000000000
000010100000001111000110111011101101100000000000000000
000000000000000111100010101011111000000000000000000000
000000000000000000000010001111000000001001000000000000
000000000000000101000010110111101010000000000000000000
000000100000100001000010011111101000101000000000000000
000000000010001001100111100101011101100000000000000000
000000000000000101000000001101001110000000010000000000
000000000000001001100010100111011100100000010000000000

.logic_tile 7 6
000000000000000001100000010011000000100000010010000000
000000000000000000000010000000101110100000010001000000
000000000000001101000000010001001011100000010000000000
000000000000000111000011110011101101010000000000000000
000000000000000001000000001000000001100000010000000001
000000000000000000000000001011001011010000100000000000
000000000000000101000010011111111100000110000000000000
000000000000000000000010001101101000000010000000000000
000000100000000111000011101111011110110111110000000000
000000000000000000000010001101111101000010110000000000
000000000000001000000010010101101110000000000000000000
000000000000000001000110100011000000010100000000000000
000010000000001101000111011111001111000001010000000000
000000001010000011000111001001101010000010000000000000
000000000000000000000110011111011001000000000000000000
000000000000000000000010100001101111001000000000000000

.logic_tile 8 6
100000000000000000000110011101111001100000000000000000
000000000100000101000010001101011110000000000000000000
101000001100001000000010110011111000111110100000000000
000000000000000001000110001011100000010100000000000000
000000000001000001100000001101011110000000000000000000
000000000000101001000010001111011101000010000000000000
000000000000000101000010101000001001001000000000000000
000000000000000101000000000111011100000100000000000000
000000000000001101100010100001001101011100000000000000
000000001010000101000110100001111010111100000000000000
000000000000100101100000010111001100000000000000000000
000000000001010000000011010011101111000000010000000000
000000000000001000000110111101001110000000100111000010
000000000110000001000010101001101010000000000011000000
000000001110001101000110111101111111011100000000000000
000000000000000101100010101001101010111100000000000000

.logic_tile 9 6
100000000001000001100110000000001000001100111100000000
000000000000100000000000000000001100110011000000010100
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000001
110000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000000000100
000000100000001001100000000000001000001100111100000000
000001000000000001000000000000001001110011000000000001
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000000000001
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000001
010000000000000000000110010111101000001100111100000100
000000000000000000000010000000100000110011000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000010110000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000000000000000101000000000011101111000000000000000000
000000000000001111100000000101111010100000000000000000
000000000000001000000000000001100000101001010010000000
000000000000001111000000001011000000000000000000000011
000000000000001111100000001001111110000110000000000000
000000000000000001100000000011001001000010000000000000
000000000000000101000000000111100000010110100000000000
000000000000000101000010100001001110011111100000000000
000000000000000001100000010011000000010000100000000000
000000000000000000000011010000001100010000100000000001
000000000000001001000110001111001000100111110000000000
000010000000000011000000000101011001010010110000000000
000000000000000101000000000011011110100000000000000000
000000000000000001000000000000001100100000000000000010

.logic_tile 6 7
000000000000001000000000010011111011100000000000100000
000000000000001001000010001001001011000000000000000000
000010100000001001100110111000000001010000100000000000
000001000000000101000011011001001000100000010000000100
000000000000000000000000000000011101110000000000000000
000000000000000111000000000000011110110000000000000000
000000000000001101000010100011111100010111100000000000
000000000000001111100011100011011111000111010010000100
000000000000000101000000001000011001011100000000000000
000000000000000000100010000011001101101100000000000001
000000000000000111000110100011111011001111100000000000
000000000100001101000010100000101011001111100000000000
000000000000000000000000000001111110000010000000000000
000000000000010000000010100001101101000000000000000000
000000000000001101000000001001111000100000000000000000
000000000000000101000000001011011010000000000000000000

.logic_tile 7 7
000000000001000101000011101101011100010100000000000000
000000000000001101100000000011010000000000000000000100
000000100000000000000000010001111110100000000000000000
000001000000000000000011110000101011100000000000000000
000000000000000000000010100001011011010110100000000000
000000000000000101000110101011111110010111100000100000
000010100000010000000000000011001110100000000000000000
000000000000001101000010110000101110100000000000000000
000000000000000101100010100101101100101000000000000100
000000000000000000000110110000000000101000000001000000
000000000000001000000111001000000000100000010000000000
000000000000000001000100000101001101010000100000100001
000000000000000101000000000000001100101000000010000000
000000000000001101100000001101000000010100000000000001
000000000000000101000000001001001010110111110000000000
000000000000000000100000000101011000100111010000000000

.logic_tile 8 7
000000000000000011100010100011011101010100000000000000
000000000000010000000111110011001100100000010000000000
000000100001000001100110010011000000001001000000000000
000001000000000000000110010000001100001001000000000000
000000000000001101100110000101011110000010100010000000
000000000000000001000000000101001011000001000000000000
000000000000000000000010101111101000000000110000000000
000000000000000101000010101101111100010001010000000000
000000000000000101000000000001001110010000000000000000
000000000000001101100010010000011111010000000000000000
000000001100100011100000000111000000000000000000000000
000000000000001101100000000111000000101001010000000000
000000000000001101100010100101101001000010000000000001
000000000000000101000110111011011011000000000000000000
000000000000001101000111001111111001000000000000000000
000000000000000001000100001001011000000000010000100000

.logic_tile 9 7
100000000000000001100000000111001000001100111100100000
000000000110000000000000000000000000110011000000010000
101000000000000001100000000000001000001100111100100000
000000000000000000000000000000001000110011000000000000
110000000000000000000110000000001000001100111100100000
100000000000000000000000000000001101110011000000000000
000000000000000000000110000101001000001100111100100000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111100000100
000000000000000000000010000000001000110011000000000000
000000000001001000000000000000001001001100111100000000
000000000000100001000000000000001101110011000000000000
010000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001000000110010000000000000000001000000000
000000000000000001000010000000001100000000000000000000
010000000000000000000110000000001000001100111100000000
100000000000000000000000000000001101110011000000000001
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000101100000010000001001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000001000000000000000001001001100111110000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000

.logic_tile 2 8
000000000000000000000110110011100000000000000100000000
000000000000000000000010100000100000000001000000000000
111000000000001000000000000000001010001100110100000000
000000000000000101000000000111000000110011000010000100
010000000000000001100000000000000000001111000000000000
100000000000000000000000000000001001001111000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001111010000010000000000000
000000000000000000000000000111011001000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000010000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000001100000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000010000001100000011111000000000
000000000000000001000010000000011000000011110000000000
000000000000000011100110010111000001000010101000000000
000000000000000000100011110000101100000001010010000001
000000000000000000000110000101001110000011111000000000
000000000000000000000000000000110000000011110000000000
000000000000000000000000000000011101000011111000000000
000000000000000000000011110000001000000011110000000000
000000000000000111100000000111111110000011111000000000
000000000000001111100000000000010000000011110000000000
000010100000000000000111110000001011000011111000000000
000001000000000000000110000000011001000011110000000000
000000000000000001100111110101101010000011111000000000
000000000000000000000111100000100000000011110000000000

.logic_tile 5 8
000000000000000000000000001101101100000110100000000000
000000000000000000000010100111011010001111110000000001
000010000000000000000010100011001111000000000000000000
000001000000001101000000000111001110001000000010000001
000000000001000001100000000111001111101011110000000000
000000000000000000000000000111011110000011010010000000
000000000000001000000000000000011001100000000000000000
000000000000000001000000001011001010010000000000000000
000000000000000101100110100111001100000010100010000001
000000000000000101000000000000000000000010100000100000
000000000000000000000000000000000000001001000000000000
000000000000000000000000000111001100000110000000000011
000000000000001101100000010111001111101011110010000000
000000000000000101000010100111011110101111010000000000
000000000000000101100000011000001001000001000000000000
000000000000000101000010001111011001000010000000000001

.logic_tile 6 8
100000000000000111100000001001111011000000000100100010
000000000000001101100010110011111000100000001000100010
101000000000000000000010101001101010011111110100000000
000000000000000101000010100111101100111111111000000010
110000000001001001000010100101101110010000000000000000
010000000010000101100010100111001000000000000000100010
000000100000000111000110000000001110000011000000100000
000001000000001101000111100000001110000011000000000001
000000000000000001000010110101001100000000010000000000
000000000010000000000111101101111001000000000000000000
000000000000010101000000001001001110000000000000000000
000000000000100001000000000101001110001000000000000010
000000000000001101100000001011100001100000010000000000
000001000000000101000000001101001110000000000000000000
010000000000001101100110000000011110000000010000000000
110000000000001011000100000001011010000000100000000000

.logic_tile 7 8
100000000000001101100010101001101010011111110100100000
000010100000000101000100001011001101111111110000100000
101000000000000101000000001111101110010111110100100000
000000000000000101100000000011000000111111110000000000
110000000000000001100000000000000000100000010010000000
110000001011000101000010110101001100010000100000100000
000010000000101111000110100001011100000000000010000000
000000000001010101100000000111001000000001000000000000
000010100000001101000000001001001110000000000010000000
000001000000000001100011100011001000000000010000100000
000000100000000101000000010101001100111111100000000001
000001000000001101000010101001001011101011100000000000
000000000000000001100011000111101110000000000000000100
000000000000001101100000000101001100000001000000000000
010010100000000001000000000001111011111111110000000000
110000000000001101100000000011011010101111110000100000

.logic_tile 8 8
000000000000000101000010101001000000101001010000000000
000000000000000000000100001111000000000000000001000000
000000000000000000000010101000011101000100000000000000
000000000000001101000100001001001100001000000000100000
000000000000000011100111001001000000101111010000000000
000000000000001101100000001101101110001001000010000000
000000000000000111100110100101001010010000110000000000
000000000000000000000000001111011010110000110000000000
000000000001010000000110000000001010000011000010000101
000000000000000000000100000000001111000011000000000000
000000000000001001100000001011100000000000000010000000
000000000000000001100000001001000000101001010000000000
000000000000000001100110011011000001000000000000000000
000000000000000000000110100101101000010000100000000010
000000101110000000000111100101001010100000000000000000
000000000000000000000000000101101111000000000000100000

.logic_tile 9 8
100000000001000101000010100000001000001100110100100000
000000000000100101000010100011000000110011000000010000
101000000000000000000010100000001011000001000000000000
000000000000000101000010101011011010000010000000000000
110000000000001000000010100011011110000000000000000000
100000000000001011000010101111011110100000000000000000
000000000000001101000010100101111000000010000000000000
000000000000001011000010100101111101000000000000000000
000000000000001001100010001101101000101000000000000000
000000000000000001000000000001010000000000000000000000
000000000000000000000010001001111011000010000000000000
000000000000000000000000001101001001000000000000100000
000000000000000001000010000101011100010000000000000000
000000000000000000000000000011011001000000000000000000
010000000000000000000000010001001110000000000000000000
000000000000000000000010000001001011000000100000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000110010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.logic_tile 1 9
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000010010000
111000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000010000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000010000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000010000000
000000000000001000000000010111101000001100111101000000
000000000000000001000010000000000000110011000000000000
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000101101000001100111110000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000010000000

.logic_tile 2 9
000000000000001101100110111001111100000000000000000000
000000000000000101000010101011101111000000010000000000
000000000000001101100111010001001000000010000000000000
000000000000000101000110000001011001000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000110110001111010100000000000000000
000000000000000000100010101101101100000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000110001101111001000010000000000000
000000000000000000000000000001101011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000001100110000101011100000011111000000000
000000000000000000000000000000000000000011110000010000
000000000000001111100110100000011110000011111000000000
000000000000000001000111110000011000000011110000000000
000000000000001011000000000111001100000011111000000000
000000000000000001000000000000100000000011110000000000
000000000000000000000110010000001110000011111000000000
000000000000000000000010000000011001000011110000000000
000001000000000111100000000000011001000011111000000000
000010000000000000100000000000011000000011110000000000
000000000000000111100000000111101010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000111110101111000000011111000000000
000000000000000000000110000000100000000011110000000000
000000001100000001100111100101111000000011111000000000
000000000000000000000000000000110000000011110000000000

.logic_tile 5 9
000000000000001001100110000001001001100000000000100000
000000000000001001100100000001011000000000000000000000
000000000000001101000110000001011000001111110000000000
000000000000000001000000000001001001111111110000000000
000000000000000001100110000101100000000110000000000000
000000000000000101000000000111001011001111000000000000
000000000000001001100010101000011010101000000000000000
000000000000000111100000000001000000010100000000000010
000000000000001000000110100111100000010000100000000000
000000000000000101000000000000001100010000100000000000
000000000000000011100000000111000001000110000000000000
000000000000000000100000000111101100000000000000000010
000000000000001111100110110001101111100000000000000000
000000000000000001000010000101111011000000000000000100
000000000000001000000000000000000000001001000000000000
000000000000000101000000000101001101000110000000100000

.logic_tile 6 9
100000000001001101100110010101011001011111110100000000
000000000000001001000111011001001001111111110000000000
101000000000000111100111010111111000101000000000000000
000000000000000000000110000001010000000000000000000000
110000000000000001100010110000001110010111100000000000
010000000000000111100010001101011111101011010000000000
000000000000000101100111010101011100101000000000000000
000000000000000000100011010000110000101000000000000000
000000000001000000000000000001111011110111110100000000
000000000000000000000011110000111111110111110000000000
000000000000000000000000010001111010000000010000000000
000000000000000000000010101101111000000000000000000000
000000000000100000000110110111011110011011100000000000
000000000001010000000010100001111010110111110000000100
010000000000000101000111110001001010011110100000000000
110000000000000000000110101111001001011111110000000010

.logic_tile 7 9
000000000000001000000000000101101100000100000000000000
000000001010000101000000000000001000000100000000000000
000000000000000101100000001111111101011111110000000000
000000000000000101000000000001111110111111110010100000
000000000000001000000010100101101110000000100010100000
000000000000001011000110100001001110000000000001000000
000000000000001000000000001001001110000010000000100000
000000000000000101000000000101001110000000000000000000
000000000000000101100110010000001110010100000000000010
000000000000000000000010101011010000101000000000000011
000000000000000000000010110000011000010111100000000000
000000000000000000000110011101001101101011010000000000
000000000000001001100000000111011010000001000000000000
000000000000001001100010110001001110000000000000000010
000001001100010000000110001000001010100000000001000100
000000000000101101000100001011011010010000000010000000

.logic_tile 8 9
000000000000000101100110000101100000100000010000000000
000000000000000101000010110000101101100000010000000000
000000000000000101000000000000001100000000110000100000
000000000000011101100000000000001100000000110000000000
000000000000001101000000001001001001001111010000000000
000000000000000101100000001101011010011111110000000000
000000000000000001000111011001111111000000000010100000
000000000000000000000010101111011000000100000000000000
000000000000001001100110010111001111010010100000000000
000000000000001001100110010001011110000000000000000000
000000000000000000000000000001001110000110000000000000
000000000000000000000000000101011110000010000000000000
000000000000001001100111110000000000100000010000000001
000000000000000001000011001001001010010000100000100000
000000000000000111000110110000001110110000000000000000
000000000000000000000110000000001101110000000000000000

.logic_tile 9 9
100000000000000000000010100101101010000010000000000000
000000000000000101000011101001111000000000000000000000
101001000000000000000110110000000000000000100100000001
000000000000000101000011010000001111000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000001000000010101001111111100000000000000000
000000000000000001000010001001111010000000000000100000
000000000000000000000000001000001011100000000000000000
000000000000000001000000001101001000010000000000000000
000000000000000000000000001001111111010000110000000000
000000000000000000000000000101111001110000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000101001100000001010000000000
000000000000000000000000001001100000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000000000110011000010010000
111000000000000000000110000000001000001100111100000000
000000000000000000000000000000001000110011000010000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110000111101000001100111101000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111101000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111101000001100111110000000
000000000000000001000000000000100000110011000000000000
000000000000001001100000011000001000001100110100000000
000000000000000001000010001001000000110011000010000000

.logic_tile 2 10
000000000000001000000110110000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000010001001010000010000000000000
000000000000000101000010100001111010000000000000000000
000000000000001011100110110101101000000000010000000101
000000000000001011100010100000011010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111011000010000000000000
000000000000000000000000000001011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011010000000010000000000
000000000000000000000000000101101010000000000000000100

.ramt_tile 3 10
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000110000000011100000011111000000000
000000000000000000000000000000001100000011110000010000
000000000000000111100110100111011110000011111000000000
000000000000000000000111110000010000000011110000000000
000000000000000011000000000000001100000011111000000000
000000000000000000000000000000001101000011110000000000
000000000000001000000110000000001110000011111000000000
000000000000000001000000000000011001000011110000000000
000001000000001111100000010101111000000011111000000000
000010000000000001100010000000010000000011110000000000
000000000000000111100000000111101010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000001100111100111111000000011111000000000
000000000000000000000100000000100000000011110000000000
000000000000000001100111110101111000000011111000000000
000000000000000000000010000000110000000011110000000000

.logic_tile 5 10
100000000000000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000000000000000000010001011001000000000000000000
000000000000000000000011101101011110000100000000000000
000000000000000101000000000000001100101000000000000000
000000000000000000000010100101000000010100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000011100000010110100010000000
000000000000000000100000000000100000010110100000000000
000000000000000000000000000111000000101001010100000000
000000000000000101000000000001000000000000000000000000

.logic_tile 6 10
000000000000001000000111010001101100000000010000000000
000000000000001001000010101101011110000000000000000010
000000000000000001100010111011000000010110100000100000
000000000000001101100011000011101010001001000000000000
000000000000001111000111100101011010101000000000000000
000000000000000011000111100000110000101000000000000000
000000000000000001000011101001001011100000000000000000
000000000000000001000010110101101000000000000000000000
000000000000000000000010101001011001000000000000000000
000000000000000000000010100001111010001000000000100000
000000000000000001100000001001100000101001010000000000
000000000000000011000000000111100000000000000000000000
000001000000001001100110000000011101000011100000000000
000000101000001011100000000001001100000011010000100000
000000000000000000000000011101101110001000000000000000
000000000000000001000010001111111110000000000000000000

.logic_tile 7 10
000000000000001001100000000101101111000100000000000000
000000000000000001100010100000111101000100000000000000
000000000000000011100111010001001100000011100000000000
000000000000000000100111010000101000000011100000100000
000000000000000000000000001101111100000000000000000001
000000000000000000000000001011000000101000000000000000
000000000000001101000000000001001110100000000000000000
000000000000001111000010000000001110100000000000000000
000000000000000000000000001111111001100000000000000000
000000000000000001000000001001101100000000000000000000
000000000000001001100110010101100001100000010000000000
000000000000001101000110000000001101100000010000000000
000000000000000001100000000001100000101001010000000000
000001000000000001000010111001100000000000000000000000
000000000000000000000000011011111001000000000000000000
000000000000000000000010111111011000001000000000000000

.logic_tile 8 10
100000000000000000000110000101100000000000001000000000
000000000000000000000010100000100000000000000000001000
101000000000001000000000010011011000001000011100100000
000000000000000001000010001101011100010010000001100001
000000000000000000000000000011001001001000011110100001
000000000000000000000010101001001111010010000000100000
000001000000000000000000010111001001001100111000000000
000000000000000000000010000000001100110011000000000000
000000000000001011100000000011001001100001000100000000
000000000000000101100000001001001000000100100000000000
000000000000001001100000001001000000110110110100000000
000000000000001101000000000111101001100000010000000000
000000000000000011100000011000000000010110100000000000
000000000000000000100010000011000000101001010000000000
000000000000000000000110000000000000010110100000000000
000000000000000001000000001111000000101001010000000000

.logic_tile 9 10
000000000000000101100000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000001
000000000000000000000000000000000000010110100000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000000000111100000001010000
000000000000000000000000000101001000010100000000000000
000000000000000000000000000000000000010100000000000100
000000000000000111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100010000000

.logic_tile 6 11
000000000000000000000000000000000001000000100100000010
000000000000001001000000000000001010000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
110000000000001000000110000000001011001100000010000000
110000000000000011000000000000001000001100000000000000
000000000000000111100000000001011000101000000000000100
000000000000000000000000000000000000101000000000000000
000000000000000001000000000000001101110000000000000000
000000000000000000000000000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000011101000001110111111010000000000
000000000000000101000100001011001011111111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
100000000000100001100011101000001011001000000000000000
000000000001010000000011110001001010000100000000000000
101000000000000000000000001000001010100000000000000000
000000000000000101000000000101001001010000000000000100
010000000000000011100110100111100000000000000100000001
010000000000000001100000000000000000000001000000000000
000000000000000011100010100101111010010000110000000000
000000000000000111000000000101011000110000110000000000
000000000000000000000110000111001000000001010000000000
000000000000000000000000001101010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000011001110010100100000000000
000000000000000001000000000000101110010100100000100010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
000000000100000000
000000000100000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000011111100000000
000001110100000001
000000000100000010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000001100110010000000000000000001000000000
001000000000000000000010000000001101000000000000001000
111000000000000000000110000000001100001100111100000000
000000000000000000000000000000011000110011000000000000
010000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000010000001000001100111100000000
001000000000000000000010000000001001110011000000000000
000000000000000000000000010111101000001100111100000000
001000000000000000000010100000000000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000100000110011000000000000
110000000000001001100000000000001001001100111100000000
001000000000000001000000000000001001110011000000000000

.logic_tile 2 13
010000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000000101100000000001001011000010000000000000
000000000000000000000000001101101000000000000000000000
010000000000000101100000010101000000010110100100000000
001000000000000000000010000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000001110100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
010000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 14
000000000000000101100000010011101100100000000000000000
000000000000001101000010100101001000000000000010000000
000000000000000101100000011001011110000010000000000000
000000000000000000000010000001111010000000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000001100000011101111000000000000000000000
000001000000000000000010010111011101001000000000000000
000000000000000000000000001001011010000010000000000000
000000000000000000000000001011001011000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
010000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 15
000000000000000101100000011101101111000000000000000000
000000000000000000000010100011101011000010000000000000
111000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000110100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000001000000110110001100000000000000100000000
000000000000000101000010100000100000000001000000000000
000000000000000000000110001001011010000010000000000000
000000000000000000000000001011001011000000000000000000
000000000000001000000000011111101000000010000000000000
000000000000000001000010010001111010000000000000000000
000000000000000000000011100000001100000011110000000010
000000000000001101000000000000010000000011110000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101100111101010000000000
000000000000000000000000000000100000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 2 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 3 SCLK$SB_IO_OUT_$glb_clk
.sym 4 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 5 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 6 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]_$glb_ce
.sym 7 clk_24mhz$SB_IO_IN_$glb_clk
.sym 8 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 601 clk_24mhz$SB_IO_IN
.sym 715 D_C$SB_IO_OUT
.sym 748 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 749 counter_start[3]
.sym 750 counter_start[4]
.sym 751 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 752 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 753 counter_start[7]
.sym 830 clk_24mhz$SB_IO_IN
.sym 836 clk_24mhz$SB_IO_IN
.sym 858 clk_24mhz$SB_IO_IN
.sym 860 counter_start[8]
.sym 861 counter_start[9]
.sym 862 counter_start[10]
.sym 863 counter_start[11]
.sym 864 counter_start[12]
.sym 865 counter_start[13]
.sym 866 counter_start[14]
.sym 867 counter_start[15]
.sym 901 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 915 counter_start[7]
.sym 944 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 952 D_C$SB_IO_OUT
.sym 968 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 972 D_C$SB_IO_OUT
.sym 974 counter_start[16]
.sym 975 counter_start[17]
.sym 976 counter_start[18]
.sym 977 counter_start[19]
.sym 978 counter_start[20]
.sym 979 counter_start[21]
.sym 980 counter_start[22]
.sym 981 counter_start[23]
.sym 983 counter_start[13]
.sym 1008 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 1015 counter_start[14]
.sym 1029 counter_start[15]
.sym 1089 RST$SB_IO_OUT
.sym 1097 counter_start[21]
.sym 1125 D_C$SB_IO_OUT
.sym 1129 counter_start[22]
.sym 1143 counter_start[23]
.sym 1317 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 1318 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 1319 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 1320 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 1321 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 1322 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 1323 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 1403 SCLK$SB_IO_OUT
.sym 1408 RST$SB_IO_OUT
.sym 1416 SCLK$SB_IO_OUT
.sym 1417 RST$SB_IO_OUT
.sym 1430 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 1431 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 1432 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 1433 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 1434 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 1435 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 1436 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 1437 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 1490 SCLK$SB_IO_OUT
.sym 1491 RST$SB_IO_OUT
.sym 1544 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 1545 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 1546 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 1547 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 1548 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 1549 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 1550 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 1551 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 1658 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 2652 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 2909 counter_start[0]
.sym 2910 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2911 counter_start_SB_DFFE_Q_23_D[2]
.sym 2914 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2916 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 2936 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2944 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2966 counter_start[4]
.sym 2968 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 2969 counter_start[7]
.sym 2973 counter_start[3]
.sym 2975 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 2979 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 2980 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2986 counter_start[0]
.sym 2994 $nextpnr_ICESTORM_LC_0$O
.sym 2996 counter_start[0]
.sym 3000 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3003 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3006 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3009 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3010 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3012 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3014 counter_start[3]
.sym 3016 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3018 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3021 counter_start[4]
.sym 3022 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3024 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3026 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3028 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3030 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3033 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 3034 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3036 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3039 counter_start[7]
.sym 3040 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3041 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 3042 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3044 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 3045 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3047 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 3050 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 3058 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 3061 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 3064 counter_start[3]
.sym 3066 counter_start[4]
.sym 3068 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 3069 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3092 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3100 counter_start[11]
.sym 3102 counter_start[13]
.sym 3111 counter_start[14]
.sym 3112 counter_start[15]
.sym 3113 counter_start[8]
.sym 3115 counter_start[10]
.sym 3122 counter_start[9]
.sym 3125 counter_start[12]
.sym 3129 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3132 counter_start[8]
.sym 3133 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3135 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3137 counter_start[9]
.sym 3139 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3141 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3144 counter_start[10]
.sym 3145 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3147 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3150 counter_start[11]
.sym 3151 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3153 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3155 counter_start[12]
.sym 3157 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3159 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3162 counter_start[13]
.sym 3163 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3165 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3167 counter_start[14]
.sym 3169 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3171 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3173 counter_start[15]
.sym 3175 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3176 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 3177 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3181 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3182 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 3184 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 3186 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3187 counter_start[12]
.sym 3191 counter_start[8]
.sym 3195 counter_start[9]
.sym 3197 counter_start[10]
.sym 3199 counter_start[11]
.sym 3210 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3227 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3233 counter_start[17]
.sym 3234 counter_start[18]
.sym 3239 counter_start[23]
.sym 3251 counter_start[19]
.sym 3256 counter_start[16]
.sym 3260 counter_start[20]
.sym 3261 counter_start[21]
.sym 3262 counter_start[22]
.sym 3264 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3266 counter_start[16]
.sym 3268 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3270 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3273 counter_start[17]
.sym 3274 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3276 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3279 counter_start[18]
.sym 3280 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3282 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3285 counter_start[19]
.sym 3286 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3288 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3290 counter_start[20]
.sym 3292 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3294 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3296 counter_start[21]
.sym 3298 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3300 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3302 counter_start[22]
.sym 3304 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3307 counter_start[23]
.sym 3310 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3311 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 3312 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3317 RST_SB_LUT4_O_I3
.sym 3322 counter_start[20]
.sym 3326 counter_start[16]
.sym 3330 counter_start[17]
.sym 3332 counter_start[18]
.sym 3334 counter_start[19]
.sym 3348 RST$SB_IO_OUT
.sym 3394 RST_SB_LUT4_O_I3
.sym 3407 RST_SB_LUT4_O_I3
.sym 3468 $PACKER_VCC_NET
.sym 3585 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 3586 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 3638 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 3639 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 3640 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 3644 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 3651 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 3655 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 3665 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 3666 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 3669 $nextpnr_ICESTORM_LC_4$O
.sym 3672 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 3675 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3678 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 3679 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 3681 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3684 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 3685 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3687 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3690 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 3691 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3693 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3695 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 3697 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3699 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3701 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 3703 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3705 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3707 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 3709 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3711 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3714 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 3715 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3716 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 3717 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3718 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3719 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 3720 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 3724 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 3725 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 3767 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3780 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 3784 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 3785 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 3789 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 3790 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 3794 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 3799 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 3803 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 3804 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3806 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 3808 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3810 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3813 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 3814 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3816 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3819 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 3820 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 3822 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3824 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 3826 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 3828 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3830 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 3832 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 3834 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3836 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 3838 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 3840 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3843 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 3844 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 3846 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3848 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 3850 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 3851 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 3852 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3853 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 3854 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 3857 screen_controller_inst.ST7735_interface_inst.spi_clk_SB_LUT4_O_I3
.sym 3858 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 3859 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 3860 SCLK$SB_IO_OUT
.sym 3883 SCLK$SB_IO_OUT
.sym 3902 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3910 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 3922 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 3923 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 3924 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 3927 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 3928 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 3929 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 3933 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 3939 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3942 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 3943 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 3945 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3948 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 3949 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 3951 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3953 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 3955 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 3957 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3960 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 3961 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 3963 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3966 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 3967 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 3969 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3972 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 3973 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 3975 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3978 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 3979 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 3981 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 3983 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 3985 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 3986 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 3987 clk_24mhz$SB_IO_IN_$glb_clk
.sym 3988 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 4020 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 4037 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 4058 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 4077 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 4078 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 4121 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 4122 clk_24mhz$SB_IO_IN_$glb_clk
.sym 4123 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 4375 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 4905 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 5182 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5183 counter_start[3]
.sym 5184 counter_start[4]
.sym 5189 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5195 counter_start[7]
.sym 5203 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5204 counter_start[0]
.sym 5214 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5219 counter_start[0]
.sym 5222 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5227 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5243 counter_start[0]
.sym 5244 counter_start[4]
.sym 5245 counter_start[3]
.sym 5246 counter_start[7]
.sym 5257 counter_start[0]
.sym 5259 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 5260 clk_24mhz$SB_IO_IN_$glb_clk
.sym 5278 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5280 counter_start_SB_DFFE_Q_23_D[2]
.sym 5297 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 5303 counter_start[8]
.sym 5304 counter_start[9]
.sym 5305 counter_start[10]
.sym 5306 counter_start[11]
.sym 5307 counter_start[12]
.sym 5308 counter_start[13]
.sym 5309 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 5310 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5313 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 5316 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 5317 counter_start[14]
.sym 5318 counter_start[15]
.sym 5320 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5324 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5325 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5330 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5336 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 5337 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5338 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5339 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 5342 counter_start[9]
.sym 5343 counter_start[8]
.sym 5344 counter_start[11]
.sym 5345 counter_start[10]
.sym 5354 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 5355 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 5356 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 5357 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 5372 counter_start[12]
.sym 5373 counter_start[14]
.sym 5374 counter_start[15]
.sym 5375 counter_start[13]
.sym 5393 SCLK$SB_IO_OUT
.sym 5396 SCLK$SB_IO_OUT
.sym 5426 counter_start[16]
.sym 5428 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5429 counter_start[19]
.sym 5430 counter_start[20]
.sym 5431 counter_start[21]
.sym 5434 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 5435 counter_start[17]
.sym 5436 counter_start[18]
.sym 5438 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 5439 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5440 counter_start[22]
.sym 5441 counter_start[23]
.sym 5471 counter_start[16]
.sym 5472 counter_start[19]
.sym 5473 counter_start[17]
.sym 5474 counter_start[18]
.sym 5478 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5479 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 5480 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5489 counter_start[21]
.sym 5490 counter_start[20]
.sym 5491 counter_start[22]
.sym 5492 counter_start[23]
.sym 5501 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 5502 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 5503 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 5504 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5557 $PACKER_VCC_NET
.sym 5560 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5578 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 5600 $PACKER_VCC_NET
.sym 5628 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 5629 clk_24mhz$SB_IO_IN_$glb_clk
.sym 5630 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 5653 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 5797 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 5800 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 5804 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 5805 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 5834 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 5835 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 5836 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 5837 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 5841 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 5874 screen_controller_enable_SB_LUT4_I3_O_$glb_ce
.sym 5875 clk_24mhz$SB_IO_IN_$glb_clk
.sym 5876 screen_controller_enable_SB_LUT4_I3_I2[0]_$glb_sr
.sym 5918 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5919 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 5920 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 5923 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 5924 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 5926 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 5927 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 5929 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 5930 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 5931 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 5935 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5937 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5939 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5940 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 5946 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5949 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 5951 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 5952 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 5953 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5954 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 5957 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 5958 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 5959 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 5960 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 5981 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5982 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 5983 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5984 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 5987 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 5988 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 5989 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 5990 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 6012 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 6042 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 6043 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 6046 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 6047 SCLK$SB_IO_OUT
.sym 6049 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 6052 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 6053 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 6055 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6056 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6060 screen_controller_inst.ST7735_interface_inst.spi_clk_SB_LUT4_O_I3
.sym 6061 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 6063 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 6065 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 6068 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 6072 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 6074 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 6075 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6076 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 6077 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 6093 SCLK$SB_IO_OUT
.sym 6098 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 6099 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 6100 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 6101 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 6104 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 6105 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 6106 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 6107 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 6113 screen_controller_inst.ST7735_interface_inst.spi_clk_SB_LUT4_O_I3
.sym 6120 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 6121 clk_24mhz$SB_IO_IN_$glb_clk
.sym 6769 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 6928 counter_start[7]
.sym 7071 counter_start_SB_DFFE_Q_23_D[1]
.sym 7072 $PACKER_VCC_NET
.sym 7073 counter_start_SB_DFFE_Q_23_D[3]
.sym 7074 counter_start_SB_DFFE_Q_23_D[4]
.sym 7075 counter_start_SB_DFFE_Q_23_D[5]
.sym 7076 counter_start_SB_DFFE_Q_23_D[6]
.sym 7077 counter_start_SB_DFFE_Q_23_D[7]
.sym 7172 counter_start_SB_DFFE_Q_23_D[8]
.sym 7173 counter_start_SB_DFFE_Q_23_D[9]
.sym 7174 counter_start_SB_DFFE_Q_23_D[10]
.sym 7175 counter_start_SB_DFFE_Q_23_D[11]
.sym 7176 counter_start_SB_DFFE_Q_23_D[12]
.sym 7177 counter_start_SB_DFFE_Q_23_D[13]
.sym 7178 counter_start_SB_DFFE_Q_23_D[14]
.sym 7179 counter_start_SB_DFFE_Q_23_D[15]
.sym 7214 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 7220 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 7221 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 7223 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 7274 counter_start_SB_DFFE_Q_23_D[16]
.sym 7275 counter_start_SB_DFFE_Q_23_D[17]
.sym 7276 counter_start_SB_DFFE_Q_23_D[18]
.sym 7277 counter_start_SB_DFFE_Q_23_D[19]
.sym 7278 counter_start_SB_DFFE_Q_23_D[20]
.sym 7279 counter_start_SB_DFFE_Q_23_D[21]
.sym 7280 counter_start_SB_DFFE_Q_23_D[22]
.sym 7281 counter_start_SB_DFFE_Q_23_D[23]
.sym 7316 counter_start[14]
.sym 7318 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 7327 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 7376 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 7377 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 7418 counter_start[22]
.sym 7424 D_C$SB_IO_OUT
.sym 7441 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 7526 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 8405 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 8406 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8407 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 8409 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 8435 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8440 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8530 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 8531 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 8532 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 8533 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 8534 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 8535 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 8552 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 8651 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 8653 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 8654 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 8656 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8657 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 8658 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8719 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 8756 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 8774 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 8775 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 8776 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8777 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 8778 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[0]
.sym 8779 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 8780 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 8781 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8794 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 8802 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 8807 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 8898 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 8899 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 8900 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 8901 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 8902 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 8903 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 8904 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 8910 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 8911 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 8919 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 8922 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 9020 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 9021 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 9022 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 9023 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 9024 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 9025 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 9026 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 9027 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 9039 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9041 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 9042 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 9043 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 9046 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 9062 counter_start_SB_DFFE_Q_23_D[1]
.sym 9065 counter_start_SB_DFFE_Q_23_D[4]
.sym 9067 counter_start_SB_DFFE_Q_23_D[6]
.sym 9070 counter_start[7]
.sym 9071 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9072 counter_start_SB_DFFE_Q_23_D[3]
.sym 9076 counter_start_SB_DFFE_Q_23_D[7]
.sym 9079 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9081 counter_start_SB_DFFE_Q_23_D[2]
.sym 9082 counter_start[4]
.sym 9087 $PACKER_VCC_NET
.sym 9088 counter_start[3]
.sym 9090 counter_start_SB_DFFE_Q_23_D[5]
.sym 9091 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9092 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9093 $nextpnr_ICESTORM_LC_6$O
.sym 9095 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9099 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9102 counter_start_SB_DFFE_Q_23_D[1]
.sym 9103 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9105 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9107 $PACKER_VCC_NET
.sym 9108 counter_start_SB_DFFE_Q_23_D[2]
.sym 9111 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 9113 counter_start_SB_DFFE_Q_23_D[3]
.sym 9115 counter_start[3]
.sym 9117 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[4]
.sym 9120 counter_start_SB_DFFE_Q_23_D[4]
.sym 9121 counter_start[4]
.sym 9123 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[5]
.sym 9125 counter_start_SB_DFFE_Q_23_D[5]
.sym 9127 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9129 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[6]
.sym 9132 counter_start_SB_DFFE_Q_23_D[6]
.sym 9133 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9135 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[7]
.sym 9137 counter_start_SB_DFFE_Q_23_D[7]
.sym 9139 counter_start[7]
.sym 9143 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 9144 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9145 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 9146 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 9147 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 9148 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9149 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 9150 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 9157 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 9161 $PACKER_VCC_NET
.sym 9168 $PACKER_VCC_NET
.sym 9172 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 9179 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[7]
.sym 9185 counter_start_SB_DFFE_Q_23_D[9]
.sym 9187 counter_start_SB_DFFE_Q_23_D[11]
.sym 9188 counter_start_SB_DFFE_Q_23_D[12]
.sym 9189 counter_start[14]
.sym 9190 counter_start[15]
.sym 9191 counter_start[12]
.sym 9192 counter_start_SB_DFFE_Q_23_D[8]
.sym 9193 counter_start[13]
.sym 9198 counter_start_SB_DFFE_Q_23_D[14]
.sym 9199 counter_start_SB_DFFE_Q_23_D[15]
.sym 9201 counter_start[10]
.sym 9205 counter_start[8]
.sym 9210 counter_start_SB_DFFE_Q_23_D[10]
.sym 9211 counter_start[11]
.sym 9213 counter_start_SB_DFFE_Q_23_D[13]
.sym 9215 counter_start[9]
.sym 9216 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[8]
.sym 9218 counter_start_SB_DFFE_Q_23_D[8]
.sym 9220 counter_start[8]
.sym 9222 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[9]
.sym 9225 counter_start_SB_DFFE_Q_23_D[9]
.sym 9226 counter_start[9]
.sym 9228 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[10]
.sym 9230 counter_start_SB_DFFE_Q_23_D[10]
.sym 9232 counter_start[10]
.sym 9234 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[11]
.sym 9237 counter_start_SB_DFFE_Q_23_D[11]
.sym 9238 counter_start[11]
.sym 9240 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[12]
.sym 9243 counter_start_SB_DFFE_Q_23_D[12]
.sym 9244 counter_start[12]
.sym 9246 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[13]
.sym 9248 counter_start_SB_DFFE_Q_23_D[13]
.sym 9250 counter_start[13]
.sym 9252 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[14]
.sym 9254 counter_start_SB_DFFE_Q_23_D[14]
.sym 9256 counter_start[14]
.sym 9258 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[15]
.sym 9260 counter_start_SB_DFFE_Q_23_D[15]
.sym 9262 counter_start[15]
.sym 9267 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9268 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9272 D_C$SB_IO_OUT
.sym 9273 D_C_SB_LUT4_O_I3
.sym 9275 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 9279 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 9282 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 9286 counter_start[15]
.sym 9291 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 9302 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[15]
.sym 9310 counter_start_SB_DFFE_Q_23_D[19]
.sym 9312 counter_start[22]
.sym 9313 counter_start[23]
.sym 9314 counter_start[20]
.sym 9316 counter_start[21]
.sym 9319 counter_start_SB_DFFE_Q_23_D[20]
.sym 9322 counter_start_SB_DFFE_Q_23_D[23]
.sym 9323 counter_start_SB_DFFE_Q_23_D[16]
.sym 9324 counter_start[18]
.sym 9325 counter_start_SB_DFFE_Q_23_D[18]
.sym 9328 counter_start[16]
.sym 9332 counter_start_SB_DFFE_Q_23_D[17]
.sym 9334 counter_start[19]
.sym 9336 counter_start_SB_DFFE_Q_23_D[21]
.sym 9337 counter_start_SB_DFFE_Q_23_D[22]
.sym 9338 counter_start[17]
.sym 9339 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[16]
.sym 9342 counter_start_SB_DFFE_Q_23_D[16]
.sym 9343 counter_start[16]
.sym 9345 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[17]
.sym 9347 counter_start_SB_DFFE_Q_23_D[17]
.sym 9349 counter_start[17]
.sym 9351 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[18]
.sym 9354 counter_start_SB_DFFE_Q_23_D[18]
.sym 9355 counter_start[18]
.sym 9357 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[19]
.sym 9360 counter_start_SB_DFFE_Q_23_D[19]
.sym 9361 counter_start[19]
.sym 9363 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[20]
.sym 9365 counter_start_SB_DFFE_Q_23_D[20]
.sym 9367 counter_start[20]
.sym 9369 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[21]
.sym 9371 counter_start_SB_DFFE_Q_23_D[21]
.sym 9373 counter_start[21]
.sym 9375 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[22]
.sym 9377 counter_start_SB_DFFE_Q_23_D[22]
.sym 9379 counter_start[22]
.sym 9381 $nextpnr_ICESTORM_LC_7$I3
.sym 9383 counter_start_SB_DFFE_Q_23_D[23]
.sym 9385 counter_start[23]
.sym 9396 screen_controller_enable_SB_DFFE_Q_E
.sym 9406 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 9409 counter_start[23]
.sym 9425 $nextpnr_ICESTORM_LC_7$I3
.sym 9438 $PACKER_VCC_NET
.sym 9439 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 9462 $nextpnr_ICESTORM_LC_7$COUT
.sym 9464 $PACKER_VCC_NET
.sym 9466 $nextpnr_ICESTORM_LC_7$I3
.sym 9470 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 9472 $nextpnr_ICESTORM_LC_7$COUT
.sym 9529 screen_controller_enable_SB_DFFE_Q_E
.sym 10244 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10413 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 10513 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 10514 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 10515 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 10516 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 10517 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 10518 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[0]
.sym 10519 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 10520 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 10541 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10543 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10564 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 10565 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 10566 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 10567 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 10568 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 10569 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 10574 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10578 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 10582 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10588 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10589 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 10590 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 10593 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10594 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 10595 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 10601 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10602 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 10611 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 10612 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 10613 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 10614 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 10636 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 10637 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_I0[0]
.sym 10638 MOSI$SB_IO_OUT
.sym 10639 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 10640 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10641 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 10642 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10643 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[2]
.sym 10649 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 10651 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 10662 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_E
.sym 10665 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10667 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10668 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10671 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10679 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10683 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10684 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10687 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10688 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 10691 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 10692 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10695 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 10698 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 10700 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 10705 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 10706 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10709 $nextpnr_ICESTORM_LC_1$O
.sym 10711 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10715 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10717 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10721 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 10722 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10724 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 10725 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 10727 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 10728 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10729 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 10731 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 10733 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 10734 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10735 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 10737 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 10739 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 10740 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10742 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 10743 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 10745 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 10746 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10747 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 10749 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 10752 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10754 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 10755 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 10756 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10757 SCLK$SB_IO_OUT_$glb_clk
.sym 10758 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10759 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10760 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10761 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 10762 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10763 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 10764 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10765 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 10766 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_E
.sym 10775 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10784 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 10787 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 10789 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10800 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 10802 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10805 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10810 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10811 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 10812 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10813 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10814 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10815 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10818 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10821 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10826 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 10829 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10831 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10833 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10836 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10845 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10846 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 10848 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10851 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10854 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10864 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10865 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10870 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 10871 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10872 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 10875 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10876 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 10877 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 10878 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 10879 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10880 SCLK$SB_IO_OUT_$glb_clk
.sym 10881 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 10882 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 10883 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 10884 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10885 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[3]
.sym 10886 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 10887 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10888 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 10889 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 10897 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 10901 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10907 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 10908 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10909 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 10910 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 10911 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 10912 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 10913 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10914 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 10916 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 10924 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 10925 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 10928 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10930 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 10931 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10932 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10933 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 10934 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 10936 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10937 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10938 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 10939 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 10940 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 10945 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 10946 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 10949 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10951 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 10954 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10956 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 10957 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10958 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10962 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10963 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 10964 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10965 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 10970 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10971 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10974 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 10975 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10977 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 10980 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 10981 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 10982 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 10983 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 10986 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 10988 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 10993 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 10994 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10995 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10998 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 10999 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11001 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 11005 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 11006 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 11007 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 11008 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11009 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 11010 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 11011 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 11012 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 11027 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11028 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11032 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 11033 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11035 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 11037 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11038 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 11039 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11040 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 11046 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 11048 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 11049 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 11050 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11051 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 11054 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11058 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 11059 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 11062 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11063 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11064 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11067 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 11068 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 11070 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11071 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11073 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 11074 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 11075 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11085 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11086 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 11087 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 11088 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 11091 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11092 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 11097 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 11098 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11099 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 11100 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11103 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 11104 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 11105 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 11110 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11111 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11115 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 11116 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11117 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 11118 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 11122 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11123 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11124 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11128 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11129 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11130 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11131 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11132 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 11133 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11134 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11135 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 11146 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11151 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 11152 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11153 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 11154 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11155 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O[1]
.sym 11156 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11159 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 11160 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 11161 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 11162 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 11163 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 11171 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 11173 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 11176 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 11178 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 11181 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11185 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11186 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11188 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11193 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11194 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11195 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11197 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 11198 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11199 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 11202 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11203 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11204 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 11205 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11208 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11209 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11210 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 11211 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11214 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11215 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11216 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11217 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11220 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11222 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11223 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 11227 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11229 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11232 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11234 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11238 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11239 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11240 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11241 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 11244 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 11246 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 11247 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 11251 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11252 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 11253 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 11254 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11255 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 11256 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 11257 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 11258 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11263 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 11267 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 11269 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 11275 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 11276 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11280 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 11281 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11282 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 11286 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 11292 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11293 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11295 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11296 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 11297 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 11299 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 11300 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 11301 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 11303 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 11304 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 11305 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11307 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 11308 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11311 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11313 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 11316 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11317 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 11318 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 11319 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11320 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 11325 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11326 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11327 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 11328 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11331 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11332 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11333 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 11334 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 11337 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 11338 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 11339 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 11343 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 11346 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 11350 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 11351 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11355 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11356 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11357 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 11361 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 11362 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 11363 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 11364 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 11367 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 11369 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11374 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 11375 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O[1]
.sym 11376 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11377 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[3]
.sym 11378 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 11379 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 11380 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 11381 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[0]
.sym 11386 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 11400 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 11407 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 11415 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11416 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11421 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11424 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 11425 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 11432 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 11438 D_C_SB_LUT4_O_I3
.sym 11440 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 11443 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11454 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 11455 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 11456 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11457 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11460 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 11463 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 11485 D_C_SB_LUT4_O_I3
.sym 11490 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11491 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 11495 SCLK$SB_IO_OUT_$glb_clk
.sym 11497 screen_controller_enable
.sym 11499 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 11500 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 11501 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11503 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 11517 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11547 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 11614 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 11632 $PACKER_VCC_NET
.sym 11643 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 12113 screen_controller_enable_SB_LUT4_I3_O
.sym 12137 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 12309 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12329 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12355 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12510 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 12524 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 12623 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 12624 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 12625 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 12626 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 12627 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 12628 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 12629 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 12632 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12648 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 12654 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12663 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 12665 MOSI$SB_IO_OUT
.sym 12666 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12667 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12668 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[0]
.sym 12669 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12672 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12673 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 12675 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 12676 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 12680 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 12682 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12687 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12688 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12689 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 12692 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12694 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12696 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12698 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12704 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12705 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12708 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12710 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12715 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12716 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12717 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12720 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 12721 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 12722 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12723 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12726 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 12727 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12728 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12729 MOSI$SB_IO_OUT
.sym 12732 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 12733 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 12734 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 12735 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12738 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 12740 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[0]
.sym 12745 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 12746 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 12747 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 12748 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 12749 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 12750 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 12751 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 12752 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 12764 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 12776 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12777 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12780 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 12787 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_I0[0]
.sym 12790 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12791 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12792 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 12793 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 12796 MOSI$SB_IO_OUT
.sym 12800 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 12803 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12804 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 12806 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12807 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12810 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 12811 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12812 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12813 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_E
.sym 12817 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12819 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12820 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12822 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 12825 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12826 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12827 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 12831 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12832 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 12833 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 12834 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12839 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12840 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 12843 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12845 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12846 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12849 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 12850 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12851 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12855 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12856 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12857 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12858 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 12861 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_I0[0]
.sym 12862 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12863 MOSI$SB_IO_OUT
.sym 12864 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 12865 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_E
.sym 12866 SCLK$SB_IO_OUT_$glb_clk
.sym 12868 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 12869 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 12870 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 12871 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 12872 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 12873 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 12874 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[0]
.sym 12875 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12879 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12886 MOSI$SB_IO_OUT
.sym 12895 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 12896 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 12898 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 12900 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 12903 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 12909 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 12911 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12912 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[3]
.sym 12913 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 12914 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12915 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 12917 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 12918 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12919 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 12920 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 12921 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12922 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12923 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 12924 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[2]
.sym 12926 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12927 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12928 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12929 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 12930 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12931 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 12933 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12935 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 12936 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12937 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12939 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12940 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 12942 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 12943 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12944 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 12945 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 12948 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 12949 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 12950 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 12951 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12955 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12957 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 12960 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 12961 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 12962 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12963 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12966 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12967 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12968 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12969 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12972 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[3]
.sym 12973 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[2]
.sym 12974 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12975 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12978 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 12979 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 12980 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 12981 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 12984 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 12985 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 12986 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 12991 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12992 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[2]
.sym 12993 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 12994 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 12995 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[1]
.sym 12996 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12997 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[0]
.sym 12998 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[3]
.sym 13015 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13016 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13017 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13018 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13019 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 13020 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13022 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13023 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13024 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 13025 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 13032 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 13033 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13035 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 13036 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[0]
.sym 13037 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 13039 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13040 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13041 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13042 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13043 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13044 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 13045 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13048 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 13049 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 13050 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 13051 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 13052 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13054 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 13055 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 13056 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13057 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13058 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 13059 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13060 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13061 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 13062 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13065 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13066 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13067 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13068 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13071 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 13072 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 13073 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 13074 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 13077 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13078 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13079 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13080 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13083 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 13084 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13085 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13086 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 13089 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 13090 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 13091 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[0]
.sym 13092 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 13095 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13096 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13097 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13101 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13102 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13103 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 13104 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 13107 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13108 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13109 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 13110 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13114 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 13115 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 13116 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13117 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 13118 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13119 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 13120 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13121 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13122 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13127 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13129 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 13132 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13133 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13138 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13140 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 13142 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13143 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13145 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13146 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13147 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 13155 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13157 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13159 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 13160 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13161 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13162 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 13163 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13167 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13168 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 13169 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 13170 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 13172 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 13173 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 13175 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13176 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13177 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13178 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13181 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13183 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13184 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13188 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13189 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13190 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 13191 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 13194 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 13196 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13202 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13203 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13206 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 13207 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13208 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13209 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13212 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 13214 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13215 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13219 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13220 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 13221 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 13224 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13225 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 13226 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 13227 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13230 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13231 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 13232 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13233 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13237 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13238 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13239 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13240 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 13241 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 13242 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13243 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13244 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 13248 screen_controller_enable
.sym 13252 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 13257 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13261 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 13264 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13265 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13266 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13267 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 13269 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 13278 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13279 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13280 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13282 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13284 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 13285 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13286 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 13287 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 13288 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13289 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13290 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 13291 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13292 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13293 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13295 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13296 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 13297 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13298 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13299 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13302 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13303 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13306 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 13307 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13309 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 13311 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13312 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13313 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13314 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13317 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 13318 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 13319 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13320 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 13323 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13324 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 13325 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13326 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13331 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13332 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13335 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13336 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 13337 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13338 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13341 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 13342 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13343 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13344 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13347 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13348 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13349 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13353 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 13355 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 13356 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 13357 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 13358 SCLK$SB_IO_OUT_$glb_clk
.sym 13359 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13360 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 13361 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 13362 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13363 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13364 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 13365 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13366 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13367 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13372 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13375 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 13376 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13382 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 13383 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 13385 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 13386 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 13387 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 13388 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 13390 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 13392 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13393 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E
.sym 13401 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13402 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13403 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 13404 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 13406 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13407 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13408 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O[1]
.sym 13409 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13410 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13411 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13412 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 13414 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13415 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13416 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13419 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 13423 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13427 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13428 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13430 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13431 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13432 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13434 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 13435 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13436 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13437 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 13440 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13441 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13443 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13446 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 13448 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13449 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13453 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 13455 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13459 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O[1]
.sym 13460 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13461 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13464 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13465 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13466 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13467 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13470 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13471 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13472 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13473 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13476 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13477 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13478 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 13479 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 13480 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 13481 SCLK$SB_IO_OUT_$glb_clk
.sym 13482 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13483 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 13484 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 13485 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 13486 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[1]
.sym 13487 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13488 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13489 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 13490 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 13498 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13500 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13506 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 13507 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13509 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13514 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13515 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13517 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 13524 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 13526 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13527 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13528 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13529 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13530 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 13531 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13532 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 13533 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13534 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13535 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13536 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13537 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13538 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 13539 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 13542 screen_controller_inst.interface_is_init
.sym 13543 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 13544 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13545 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 13548 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 13549 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13551 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[3]
.sym 13552 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13554 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 13557 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13558 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13559 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13560 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 13563 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 13564 screen_controller_inst.interface_is_init
.sym 13565 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 13570 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 13572 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 13575 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 13576 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13577 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13578 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 13581 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13582 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13583 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13584 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13587 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13588 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 13593 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 13595 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13596 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 13599 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 13600 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 13601 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 13602 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[3]
.sym 13606 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 13607 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13608 screen_controller_inst.interface_is_init
.sym 13609 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 13610 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E
.sym 13612 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13620 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 13629 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 13640 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 13641 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 13647 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 13651 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13653 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13655 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13658 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 13660 $PACKER_VCC_NET
.sym 13664 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13669 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13671 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 13674 screen_controller_enable_SB_DFFE_Q_E
.sym 13682 $PACKER_VCC_NET
.sym 13694 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13695 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13699 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 13701 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13706 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13707 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13716 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13718 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 13719 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 13726 screen_controller_enable_SB_DFFE_Q_E
.sym 13727 clk_24mhz$SB_IO_IN_$glb_clk
.sym 14278 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 14293 screen_controller_enable
.sym 14302 screen_controller_enable
.sym 14304 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 14388 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 14403 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 14418 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14431 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 14468 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 14582 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 14583 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 14732 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[2]
.sym 14735 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[3]
.sym 14774 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14776 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 14779 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 14781 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 14782 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14788 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 14791 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 14796 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 14798 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 14801 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 14802 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 14804 $nextpnr_ICESTORM_LC_2$O
.sym 14806 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 14810 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 14811 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14812 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 14814 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 14816 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 14817 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14818 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 14820 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 14822 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 14823 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14825 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 14826 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 14828 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 14829 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14831 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 14832 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 14834 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 14835 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14836 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 14838 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 14840 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 14841 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14842 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 14844 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 14846 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 14847 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14849 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 14850 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 14851 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]_$glb_ce
.sym 14852 SCLK$SB_IO_OUT_$glb_clk
.sym 14854 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 14858 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[1]
.sym 14860 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14878 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 14882 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 14884 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 14889 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 14890 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 14899 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14900 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 14903 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 14907 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14913 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 14914 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 14917 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 14920 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 14923 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 14926 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 14927 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 14928 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14929 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 14931 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 14933 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[10]
.sym 14934 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14935 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 14937 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 14939 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[11]
.sym 14940 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14942 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 14943 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[10]
.sym 14945 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[12]
.sym 14946 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14948 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 14949 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[11]
.sym 14951 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[13]
.sym 14952 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14953 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 14955 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[12]
.sym 14957 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[14]
.sym 14958 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14960 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 14961 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[13]
.sym 14963 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[15]
.sym 14964 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14966 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 14967 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[14]
.sym 14969 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[16]
.sym 14970 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14971 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 14973 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[15]
.sym 14974 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]_$glb_ce
.sym 14975 SCLK$SB_IO_OUT_$glb_clk
.sym 14977 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14978 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 14979 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 14980 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14981 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 14982 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14983 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14984 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 14995 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15001 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 15009 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15010 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 15013 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[16]
.sym 15018 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 15026 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 15028 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 15029 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 15035 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15040 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15042 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15043 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 15044 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15047 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15050 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[17]
.sym 15051 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15053 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 15054 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[16]
.sym 15056 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[18]
.sym 15057 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15058 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 15060 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[17]
.sym 15062 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[19]
.sym 15063 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15064 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 15066 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[18]
.sym 15070 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 15071 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15072 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[19]
.sym 15075 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15076 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15078 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15081 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15083 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15087 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 15088 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 15089 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 15090 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 15094 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15097 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]_$glb_ce
.sym 15098 SCLK$SB_IO_OUT_$glb_clk
.sym 15100 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 15101 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 15102 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 15103 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 15104 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 15105 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 15106 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15107 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 15126 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 15132 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15133 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15142 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[2]
.sym 15143 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 15145 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15146 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15147 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 15150 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 15154 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15155 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[0]
.sym 15156 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15158 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15159 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15160 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15161 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[1]
.sym 15163 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15164 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15165 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15166 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15167 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15168 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 15171 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15172 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[3]
.sym 15175 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15176 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15180 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15181 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 15182 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15183 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 15186 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15188 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15192 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[0]
.sym 15193 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[3]
.sym 15194 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[2]
.sym 15195 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[1]
.sym 15198 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15199 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15200 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15201 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15204 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15205 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15207 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15210 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 15211 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15212 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15213 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15216 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15217 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 15218 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15219 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15223 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 15224 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15225 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 15226 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 15227 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 15228 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 15229 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 15230 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 15236 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15249 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.sym 15250 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15253 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 15254 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 15255 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 15264 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15265 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15267 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15270 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 15272 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15274 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 15275 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15276 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15278 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15281 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15282 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 15283 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15284 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15287 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15288 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15289 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15293 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 15297 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15298 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 15300 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15304 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 15305 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 15306 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 15309 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 15310 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15311 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 15312 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15316 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 15317 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15318 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15322 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15324 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15327 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15329 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15333 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15336 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 15339 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15340 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15341 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15342 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 15346 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 15347 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 15348 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E
.sym 15349 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 15350 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15351 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 15352 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15353 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.sym 15369 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 15370 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 15371 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 15372 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 15373 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15375 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15377 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 15379 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15387 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15388 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15390 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15391 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15392 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15395 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 15396 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15397 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15399 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 15400 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15402 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 15403 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15404 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 15405 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 15407 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15408 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 15409 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15411 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15412 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 15414 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 15415 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15416 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 15420 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 15421 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15422 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 15423 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 15426 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 15427 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 15429 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 15432 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15434 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15438 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15439 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15440 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15441 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15444 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15445 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15446 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15447 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15450 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15451 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15452 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15453 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15456 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 15457 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15458 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 15459 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15462 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 15463 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 15464 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 15465 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 15466 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 15467 SCLK$SB_IO_OUT_$glb_clk
.sym 15468 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15469 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 15470 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15471 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 15472 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 15473 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[2]
.sym 15474 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 15475 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 15476 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 15481 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 15488 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15494 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15496 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 15497 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15499 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15501 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15502 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 15510 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15514 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15515 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 15518 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 15520 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 15521 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[1]
.sym 15522 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15527 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15528 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 15529 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15532 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15533 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[0]
.sym 15534 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15535 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15536 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 15538 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15541 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 15544 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15545 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15546 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15549 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 15550 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 15551 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15552 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15555 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15556 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15557 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15558 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15561 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15562 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15563 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15564 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15567 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 15570 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 15573 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 15575 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 15576 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 15579 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15580 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15581 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15582 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 15585 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[0]
.sym 15587 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 15588 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[1]
.sym 15593 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 15594 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15595 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15596 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 15597 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 15598 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 15599 screen_controller_inst.ST7735_interface_inst.current_byte_pos[2]
.sym 15607 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 15608 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 15617 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15621 screen_controller_inst.ST7735_interface_inst.state_SB_DFFNESR_Q_E
.sym 15624 $PACKER_VCC_NET
.sym 15625 screen_controller_inst.interface_is_init
.sym 15633 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 15634 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15635 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15638 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 15639 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 15640 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15645 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15646 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15647 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 15649 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15653 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 15654 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 15655 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 15656 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15657 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15658 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 15659 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 15663 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 15667 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 15668 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 15669 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 15673 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15674 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15675 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15678 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 15679 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15681 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 15685 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 15686 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15687 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 15690 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 15691 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 15692 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 15693 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 15697 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15698 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 15702 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 15703 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 15708 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 15709 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 15710 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 15711 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 15738 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 15757 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 15758 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E
.sym 15759 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15760 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15764 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15765 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15767 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 15768 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15769 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 15771 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 15775 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 15780 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 15781 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 15784 $PACKER_VCC_NET
.sym 15789 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15791 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 15792 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15795 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15797 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15798 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 15802 $PACKER_VCC_NET
.sym 15807 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15808 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 15809 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 15810 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 15813 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 15814 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 15816 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15826 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 15827 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 15828 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 15835 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E
.sym 15836 SCLK$SB_IO_OUT_$glb_clk
.sym 15854 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E
.sym 16497 screen_controller_enable_SB_LUT4_I3_O
.sym 16508 screen_controller_enable_SB_LUT4_I3_O
.sym 16577 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16890 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 16891 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 16892 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 16893 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 16894 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 16895 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 16896 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 16920 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 16921 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 16923 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 16938 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 16939 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 16940 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 16941 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 16963 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 16965 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[1]
.sym 16966 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 16967 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 16988 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16990 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 16996 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 17008 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[3]
.sym 17011 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 17012 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 17013 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[2]
.sym 17014 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 17015 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 17016 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[1]
.sym 17020 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 17034 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[0]
.sym 17040 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 17061 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 17062 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 17063 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 17064 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 17073 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[2]
.sym 17074 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[0]
.sym 17075 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[3]
.sym 17076 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[1]
.sym 17083 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]_$glb_ce
.sym 17084 SCLK$SB_IO_OUT_$glb_clk
.sym 17087 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 17088 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 17089 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 17090 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 17091 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 17092 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 17093 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 17110 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 17111 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17113 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17115 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 17117 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 17120 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17127 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17129 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[1]
.sym 17130 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 17131 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 17132 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 17133 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 17137 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17138 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 17144 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 17147 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 17148 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 17149 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 17150 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 17152 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 17153 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 17155 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 17156 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 17158 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17160 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 17161 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 17162 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 17163 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17166 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 17167 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 17172 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 17173 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 17174 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 17175 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 17178 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 17179 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17180 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 17181 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 17184 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 17185 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 17187 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 17190 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 17191 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17193 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 17196 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 17197 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 17198 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 17199 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 17203 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[1]
.sym 17205 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 17209 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 17210 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 17211 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 17212 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 17213 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 17214 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 17215 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17216 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17234 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 17236 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17242 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 17244 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17250 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 17252 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 17253 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17254 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17256 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17257 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17258 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 17259 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17260 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17262 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 17263 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17265 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 17266 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 17267 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 17268 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 17269 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17271 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 17272 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.sym 17274 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17276 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 17277 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 17278 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 17279 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 17280 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17281 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17283 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 17284 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 17285 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 17286 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17289 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17290 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.sym 17292 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17295 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17296 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 17297 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 17298 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17301 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 17303 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 17304 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 17307 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 17308 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17309 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 17310 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17313 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 17314 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 17315 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 17316 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 17319 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17320 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17321 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17322 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17325 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17326 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 17327 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 17328 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 17330 SCLK$SB_IO_OUT_$glb_clk
.sym 17332 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17333 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17334 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 17335 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 17336 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 17337 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 17338 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 17339 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 17356 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 17357 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 17360 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 17366 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17367 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 17374 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 17375 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17376 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17378 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 17379 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17380 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17381 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 17382 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 17384 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 17385 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17387 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17388 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17389 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17390 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17391 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 17393 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 17394 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17397 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17398 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17399 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 17400 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 17401 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 17402 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17404 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17406 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17407 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17408 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 17409 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17413 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17414 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17418 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 17419 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 17420 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 17421 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 17424 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17425 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17426 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17427 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17431 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 17432 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 17433 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 17436 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 17437 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 17442 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 17443 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 17444 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17445 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17448 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17449 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17450 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 17451 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 17455 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 17456 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17457 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17458 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17459 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 17460 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 17461 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17462 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 17471 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17479 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17481 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17485 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 17489 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17497 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17499 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 17500 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[2]
.sym 17503 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17504 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17505 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17507 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17509 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 17511 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 17515 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17516 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17517 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 17521 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 17522 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17523 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17527 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 17529 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 17530 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17535 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17537 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 17538 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17541 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 17542 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 17543 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 17547 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17548 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17549 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17550 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17555 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17556 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17559 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17560 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17565 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 17566 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17567 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[2]
.sym 17571 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17572 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 17573 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17574 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17578 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17579 SCE_SB_LUT4_O_I3
.sym 17581 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17582 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17583 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 17585 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17596 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E
.sym 17606 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 17610 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 17611 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17619 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 17620 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 17621 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17622 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 17623 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 17624 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 17627 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 17628 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17632 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 17633 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17634 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 17635 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17636 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17637 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 17638 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 17643 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17644 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17645 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 17646 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17648 screen_controller_inst.interface_is_init
.sym 17649 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 17650 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17653 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17654 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 17660 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 17661 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17664 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 17665 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 17666 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 17667 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 17670 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 17671 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 17672 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 17673 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17676 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 17677 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17678 screen_controller_inst.interface_is_init
.sym 17679 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 17682 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 17683 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 17684 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 17685 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17688 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17690 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17696 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 17697 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17701 screen_controller_inst.ST7735_interface_inst.current_byte_pos[1]
.sym 17735 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 17744 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17745 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17746 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 17748 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 17752 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17756 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 17758 screen_controller_inst.ST7735_interface_inst.current_byte_pos[1]
.sym 17759 $PACKER_VCC_NET
.sym 17762 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17763 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 17767 $PACKER_VCC_NET
.sym 17768 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17770 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 17773 screen_controller_inst.ST7735_interface_inst.current_byte_pos[2]
.sym 17774 $nextpnr_ICESTORM_LC_3$O
.sym 17776 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 17780 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17781 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17782 screen_controller_inst.ST7735_interface_inst.current_byte_pos[1]
.sym 17783 $PACKER_VCC_NET
.sym 17784 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 17786 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 17787 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17788 $PACKER_VCC_NET
.sym 17789 screen_controller_inst.ST7735_interface_inst.current_byte_pos[2]
.sym 17790 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 17792 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 17794 $PACKER_VCC_NET
.sym 17795 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 17796 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 17799 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17800 $PACKER_VCC_NET
.sym 17801 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 17802 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 17805 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 17806 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 17807 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17811 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17817 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 17822 SCLK$SB_IO_OUT_$glb_clk
.sym 18855 MOSI$SB_IO_OUT
.sym 19114 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 19115 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 19117 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19121 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 19125 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 19136 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19137 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19146 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19157 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19158 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19159 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 19160 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19163 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 19164 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 19165 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19166 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 19169 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 19170 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 19171 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 19191 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19192 SCLK$SB_IO_OUT_$glb_clk
.sym 19193 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 19213 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19238 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 19240 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 19242 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 19243 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19244 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 19247 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 19248 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19257 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 19261 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 19267 $nextpnr_ICESTORM_LC_5$O
.sym 19269 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19273 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 19277 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 19279 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19281 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 19283 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19285 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19288 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 19289 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19291 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19293 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 19295 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19297 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19300 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 19301 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19303 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19306 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 19307 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19309 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19312 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 19313 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19314 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19315 SCLK$SB_IO_OUT_$glb_clk
.sym 19316 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 19351 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19353 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19359 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19361 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19370 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19371 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19374 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 19376 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 19388 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19389 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19390 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19393 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 19394 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19396 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19399 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19400 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19402 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19405 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 19406 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19408 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19411 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19412 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19414 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19416 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19418 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19420 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19422 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19424 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19426 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19428 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19430 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19432 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19434 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19436 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19437 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19438 SCLK$SB_IO_OUT_$glb_clk
.sym 19439 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 19467 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19469 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19471 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19473 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19476 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19482 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 19486 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19492 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19496 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19499 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19503 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19505 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 19509 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 19513 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19515 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 19517 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19519 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19522 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 19523 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19525 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19528 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19529 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19531 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19533 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19535 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19537 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19539 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 19541 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19543 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19546 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19547 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19549 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19552 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19553 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19555 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19557 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19559 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19560 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19561 SCLK$SB_IO_OUT_$glb_clk
.sym 19562 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 19594 SCE_SB_LUT4_O_I3
.sym 19599 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19604 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 19605 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 19606 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19607 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19608 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 19610 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19611 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19612 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 19614 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19615 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19616 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 19617 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19618 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19619 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19620 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19621 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 19623 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19627 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19629 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19631 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19634 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 19637 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19640 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19643 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19645 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 19646 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19649 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19650 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 19651 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19652 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 19655 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 19656 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19657 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 19658 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19661 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 19662 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 19664 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 19667 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 19668 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 19669 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 19670 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19673 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19674 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 19675 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19676 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19679 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 19680 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 19681 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 19682 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 19683 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19684 SCLK$SB_IO_OUT_$glb_clk
.sym 19685 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]_$glb_sr
.sym 19727 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19729 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19730 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 19731 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 19733 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19734 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19735 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19737 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19738 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19739 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19741 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19742 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 19743 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19753 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 19758 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19760 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 19761 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 19762 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 19763 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 19768 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 19778 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19779 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19780 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19781 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19784 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 19786 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 19787 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19790 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19791 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19792 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19793 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19802 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 19803 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19805 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 19807 SCLK$SB_IO_OUT_$glb_clk
.sym 19851 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 19884 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 20067 $PACKER_VCC_NET
.sym 20745 MOSI$SB_IO_OUT
.sym 20769 MOSI$SB_IO_OUT
.sym 21705 SCE$SB_IO_OUT
.sym 21842 SCE_SB_LUT4_O_I3
.sym 23720 SCE$SB_IO_OUT
.sym 23744 SCE_SB_LUT4_O_I3
.sym 23807 SCE_SB_LUT4_O_I3
.sym 25878 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E
.sym 26493 SCE$SB_IO_OUT
.sym 27429 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E
.sym 27451 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_E
.sym 27459 SCLK$SB_IO_OUT
.sym 27481 SCLK$SB_IO_OUT
.sym 27522 $PACKER_VCC_NET
.sym 27533 $PACKER_VCC_NET
.sym 27549 SCE$SB_IO_OUT
.sym 27567 SCE$SB_IO_OUT
.sym 27907 counter_start[0]
.sym 27912 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 27916 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27917 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27920 counter_start[3]
.sym 27921 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 27924 counter_start[4]
.sym 27925 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 27928 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 27929 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 27932 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 27933 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 27936 counter_start[7]
.sym 27937 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 27940 counter_start[8]
.sym 27941 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 27944 counter_start[9]
.sym 27945 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 27948 counter_start[10]
.sym 27949 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 27952 counter_start[11]
.sym 27953 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 27956 counter_start[12]
.sym 27957 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 27960 counter_start[13]
.sym 27961 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 27964 counter_start[14]
.sym 27965 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 27968 counter_start[15]
.sym 27969 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 27972 counter_start[16]
.sym 27973 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 27976 counter_start[17]
.sym 27977 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 27980 counter_start[18]
.sym 27981 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 27984 counter_start[19]
.sym 27985 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 27988 counter_start[20]
.sym 27989 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 27992 counter_start[21]
.sym 27993 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 27996 counter_start[22]
.sym 27997 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 28000 counter_start[23]
.sym 28001 counter_start_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 28009 RST_SB_LUT4_O_I3
.sym 28067 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 28072 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 28073 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 28076 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 28077 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28080 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28081 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28084 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28085 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28088 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 28089 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28092 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 28093 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28096 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 28097 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28100 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 28101 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28104 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 28105 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28108 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 28109 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 28112 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 28113 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 28116 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 28117 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 28120 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 28121 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 28124 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 28125 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 28128 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 28129 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 28132 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 28133 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 28136 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 28137 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 28140 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 28141 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 28144 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 28145 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 28148 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 28149 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 28152 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 28153 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 28156 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28157 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 28160 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28161 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 28164 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 28165 screen_controller_inst.ST7735_interface_inst.clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 28418 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28424 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28425 counter_start[0]
.sym 28429 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28438 counter_start[0]
.sym 28439 counter_start[3]
.sym 28440 counter_start[4]
.sym 28441 counter_start[7]
.sym 28449 counter_start[0]
.sym 28450 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28451 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28452 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28453 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28454 counter_start[8]
.sym 28455 counter_start[9]
.sym 28456 counter_start[10]
.sym 28457 counter_start[11]
.sym 28462 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28463 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28464 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 28465 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28474 counter_start[12]
.sym 28475 counter_start[13]
.sym 28476 counter_start[14]
.sym 28477 counter_start[15]
.sym 28490 counter_start[16]
.sym 28491 counter_start[17]
.sym 28492 counter_start[18]
.sym 28493 counter_start[19]
.sym 28495 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28496 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28497 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 28502 counter_start[20]
.sym 28503 counter_start[21]
.sym 28504 counter_start[22]
.sym 28505 counter_start[23]
.sym 28510 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28511 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 28512 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[23]
.sym 28513 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28526 $PACKER_VCC_NET
.sym 28582 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 28583 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[1]
.sym 28584 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[2]
.sym 28585 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[5]
.sym 28589 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[0]
.sym 28610 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28611 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 28612 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 28613 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 28614 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[7]
.sym 28615 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[8]
.sym 28616 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[10]
.sym 28617 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[13]
.sym 28630 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28631 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28632 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 28633 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 28634 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[6]
.sym 28635 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[9]
.sym 28636 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[11]
.sym 28637 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[12]
.sym 28642 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28643 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28644 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 28645 screen_controller_enable_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 28654 SCLK$SB_IO_OUT
.sym 28658 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[14]
.sym 28659 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[17]
.sym 28660 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[19]
.sym 28661 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[20]
.sym 28662 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[15]
.sym 28663 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[16]
.sym 28664 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[18]
.sym 28665 screen_controller_inst.ST7735_interface_inst.clk_counter_tx[21]
.sym 28669 screen_controller_inst.ST7735_interface_inst.spi_clk_SB_LUT4_O_I3
.sym 28857 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 28931 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28936 counter_start_SB_DFFE_Q_23_D[1]
.sym 28937 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28939 $PACKER_VCC_NET
.sym 28940 counter_start_SB_DFFE_Q_23_D[2]
.sym 28944 counter_start_SB_DFFE_Q_23_D[3]
.sym 28945 counter_start[3]
.sym 28948 counter_start_SB_DFFE_Q_23_D[4]
.sym 28949 counter_start[4]
.sym 28952 counter_start_SB_DFFE_Q_23_D[5]
.sym 28953 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28956 counter_start_SB_DFFE_Q_23_D[6]
.sym 28957 RST_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 28960 counter_start_SB_DFFE_Q_23_D[7]
.sym 28961 counter_start[7]
.sym 28964 counter_start_SB_DFFE_Q_23_D[8]
.sym 28965 counter_start[8]
.sym 28968 counter_start_SB_DFFE_Q_23_D[9]
.sym 28969 counter_start[9]
.sym 28972 counter_start_SB_DFFE_Q_23_D[10]
.sym 28973 counter_start[10]
.sym 28976 counter_start_SB_DFFE_Q_23_D[11]
.sym 28977 counter_start[11]
.sym 28980 counter_start_SB_DFFE_Q_23_D[12]
.sym 28981 counter_start[12]
.sym 28984 counter_start_SB_DFFE_Q_23_D[13]
.sym 28985 counter_start[13]
.sym 28988 counter_start_SB_DFFE_Q_23_D[14]
.sym 28989 counter_start[14]
.sym 28992 counter_start_SB_DFFE_Q_23_D[15]
.sym 28993 counter_start[15]
.sym 28996 counter_start_SB_DFFE_Q_23_D[16]
.sym 28997 counter_start[16]
.sym 29000 counter_start_SB_DFFE_Q_23_D[17]
.sym 29001 counter_start[17]
.sym 29004 counter_start_SB_DFFE_Q_23_D[18]
.sym 29005 counter_start[18]
.sym 29008 counter_start_SB_DFFE_Q_23_D[19]
.sym 29009 counter_start[19]
.sym 29012 counter_start_SB_DFFE_Q_23_D[20]
.sym 29013 counter_start[20]
.sym 29016 counter_start_SB_DFFE_Q_23_D[21]
.sym 29017 counter_start[21]
.sym 29020 counter_start_SB_DFFE_Q_23_D[22]
.sym 29021 counter_start[22]
.sym 29024 counter_start_SB_DFFE_Q_23_D[23]
.sym 29025 counter_start[23]
.sym 29027 $PACKER_VCC_NET
.sym 29029 $nextpnr_ICESTORM_LC_7$I3
.sym 29032 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R[0]
.sym 29033 $nextpnr_ICESTORM_LC_7$COUT
.sym 29283 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 29284 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 29285 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 29287 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 29288 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 29289 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 29292 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 29293 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29298 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 29299 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 29300 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 29301 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 29315 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29320 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 29322 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29324 screen_controller_inst.ST7735_interface_inst.counter_current_param[2]
.sym 29325 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 29326 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29328 screen_controller_inst.ST7735_interface_inst.counter_current_param[3]
.sym 29329 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 29330 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29332 screen_controller_inst.ST7735_interface_inst.counter_current_param[4]
.sym 29333 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 29334 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29336 screen_controller_inst.ST7735_interface_inst.counter_current_param[5]
.sym 29337 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 29338 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29340 screen_controller_inst.ST7735_interface_inst.counter_current_param[6]
.sym 29341 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 29342 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29344 screen_controller_inst.ST7735_interface_inst.counter_current_param[7]
.sym 29345 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 29348 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29349 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29355 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 29356 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29357 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29360 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29361 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29368 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29369 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29370 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29372 screen_controller_inst.ST7735_interface_inst.counter_current_param[1]
.sym 29373 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29374 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 29375 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29376 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 29377 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 29379 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29380 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29381 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29382 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29383 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29384 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29385 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29388 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29389 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29391 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29392 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29393 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29394 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 29395 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 29396 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 29397 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 29400 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29401 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 29403 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29404 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29405 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29407 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29408 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29409 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29414 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29415 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 29416 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 29417 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 29420 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 29421 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29422 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29423 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 29424 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29425 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 29427 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 29428 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 29429 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29432 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29433 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29434 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 29435 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 29436 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 29437 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29439 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29440 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29441 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29442 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29443 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29444 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29445 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 29446 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29447 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 29448 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29449 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29450 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29451 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29452 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29453 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29455 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29456 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29457 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29460 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29461 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29464 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29465 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29466 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29467 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29468 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29469 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29471 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29472 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 29473 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 29474 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29475 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29476 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29477 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29478 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29479 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29480 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 29481 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29483 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29484 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 29485 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 29488 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 29489 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29492 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 29493 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29495 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 29496 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 29497 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 29498 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 29499 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 29500 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 29501 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29504 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 29505 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 29510 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]
.sym 29511 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29512 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29513 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 29516 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 29517 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29533 D_C_SB_LUT4_O_I3
.sym 29536 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29537 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29569 RST_SB_LUT4_O_I3_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 29796 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29797 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29800 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 29801 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29804 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29805 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29807 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29808 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 29809 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29810 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 29811 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 29812 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29813 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 29814 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 29815 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29816 MOSI$SB_IO_OUT
.sym 29817 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 29818 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29819 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29820 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 29821 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29824 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[0]
.sym 29825 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 29827 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29828 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29829 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 29831 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29832 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29833 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29834 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 29835 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 29836 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 29837 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_DFFNE_Q_D_SB_LUT4_O_I0[3]
.sym 29840 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O[1]
.sym 29841 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29843 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29844 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29845 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29847 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29848 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29849 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29850 screen_controller_inst.ST7735_interface_inst.counter_current_param[0]
.sym 29851 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29852 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29853 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29854 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_I0[0]
.sym 29855 MOSI$SB_IO_OUT
.sym 29856 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29857 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29858 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 29859 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 29860 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29861 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 29862 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29863 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29864 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29865 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29868 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29869 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29870 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29871 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29872 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29873 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29874 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29875 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29876 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29877 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29878 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29879 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29880 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[2]
.sym 29881 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O[3]
.sym 29882 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 29883 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29884 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29885 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 29887 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I3[3]
.sym 29888 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 29889 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 29890 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29891 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29892 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29893 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 29894 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 29895 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 29896 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 29897 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 29898 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29899 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 29900 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 29901 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 29902 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29903 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29904 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 29905 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 29906 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[0]
.sym 29907 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[1]
.sym 29908 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 29909 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1_O[3]
.sym 29911 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29912 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29913 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29914 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29915 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 29916 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 29917 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29918 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29919 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29920 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 29921 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29922 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 29923 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 29924 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29925 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 29928 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29929 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 29932 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29933 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29934 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29935 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29936 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 29937 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 29939 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29940 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 29941 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 29943 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 29944 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29945 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 29946 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29947 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 29948 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29949 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29950 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29951 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29952 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29953 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 29954 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 29955 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 29956 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29957 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 29958 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 29959 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 29960 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 29961 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]
.sym 29962 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 29963 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 29964 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29965 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 29968 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 29969 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 29970 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 29971 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 29972 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29973 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 29974 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 29975 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 29976 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29977 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 29979 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29980 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29981 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29983 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2[0]
.sym 29984 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 29985 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 29986 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 29987 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29988 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 29989 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29991 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29992 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29993 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29995 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 29996 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29997 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30000 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30001 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30003 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 30004 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O[1]
.sym 30005 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30006 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 30007 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 30008 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 30009 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 30010 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30011 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30012 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30013 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30014 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 30015 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30016 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30017 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30018 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 30019 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30020 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 30021 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30023 screen_controller_inst.interface_is_init
.sym 30024 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 30025 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 30028 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 30029 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 30030 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30031 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 30032 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30033 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 30034 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30035 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30036 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30037 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30040 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 30041 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30043 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30044 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 30045 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3[2]
.sym 30046 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 30047 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[1]
.sym 30048 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[2]
.sym 30049 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_I3[3]
.sym 30050 $PACKER_VCC_NET
.sym 30060 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30061 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30064 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30065 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 30068 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30069 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30075 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 30076 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30077 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30216 screen_controller_enable_SB_LUT4_I3_I2[0]
.sym 30217 screen_controller_enable
.sym 30307 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 30310 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30312 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 30313 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 30314 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30316 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 30317 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 30318 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30320 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 30321 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 30322 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30324 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 30325 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 30326 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30328 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 30329 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 30330 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30332 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 30333 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 30334 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30336 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 30337 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 30338 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30340 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 30341 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 30342 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30344 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 30345 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 30346 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30348 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 30349 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[10]
.sym 30350 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30352 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 30353 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[11]
.sym 30354 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30356 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 30357 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[12]
.sym 30358 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30360 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 30361 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[13]
.sym 30362 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30364 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 30365 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[14]
.sym 30366 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30368 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 30369 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[15]
.sym 30370 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30372 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 30373 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[16]
.sym 30374 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30376 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 30377 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[17]
.sym 30378 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30380 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 30381 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[18]
.sym 30382 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30384 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 30385 screen_controller_inst.ST7735_interface_inst.current_pixel_SB_DFFNE_Q_D_SB_LUT4_O_I3[19]
.sym 30387 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30388 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 30389 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 30392 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 30393 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 30394 screen_controller_inst.ST7735_interface_inst.current_pixel[17]
.sym 30395 screen_controller_inst.ST7735_interface_inst.current_pixel[18]
.sym 30396 screen_controller_inst.ST7735_interface_inst.current_pixel[19]
.sym 30397 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 30401 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30404 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 30405 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 30406 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 30407 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 30408 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30409 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30412 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 30413 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30414 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[0]
.sym 30415 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[1]
.sym 30416 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[2]
.sym 30417 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I1_O[3]
.sym 30418 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30419 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 30420 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30421 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 30423 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30424 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 30425 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30426 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30427 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30428 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30429 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 30430 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30431 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30432 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 30433 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 30435 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30436 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30437 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30439 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 30440 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 30441 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 30442 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 30443 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30444 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 30445 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 30447 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 30448 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30449 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30452 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 30453 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 30456 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30457 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 30460 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 30461 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 30462 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 30463 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 30464 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30465 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30466 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 30467 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 30468 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 30469 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30471 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 30472 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[1]
.sym 30473 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O[2]
.sym 30476 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30477 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30478 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30479 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30480 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30481 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30482 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30483 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30484 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30485 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30486 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 30487 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30488 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30489 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30490 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30491 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30492 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30493 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30494 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 30495 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 30496 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 30497 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 30499 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30500 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30501 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30502 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 30503 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 30504 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30505 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.sym 30506 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30507 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30508 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30509 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30510 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30511 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30512 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30513 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30516 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 30517 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 30519 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 30520 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 30521 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 30522 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30523 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[2]
.sym 30524 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30525 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30527 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[0]
.sym 30528 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[1]
.sym 30529 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I0_O[2]
.sym 30531 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 30532 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 30533 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 30535 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30536 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30537 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30539 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[1]
.sym 30540 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 30541 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 30543 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 30544 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 30545 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30546 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 30547 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 30548 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 30549 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 30552 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30553 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30556 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30557 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 30558 screen_controller_inst.ST7735_interface_inst.current_pixel[9]
.sym 30559 screen_controller_inst.ST7735_interface_inst.current_pixel[14]
.sym 30560 screen_controller_inst.ST7735_interface_inst.current_pixel[8]
.sym 30561 screen_controller_inst.ST7735_interface_inst.current_pixel[13]
.sym 30563 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 30564 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30565 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 30567 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 30568 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30569 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30570 $PACKER_VCC_NET
.sym 30574 screen_controller_inst.ST7735_interface_inst.current_pixel[12]
.sym 30575 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 30576 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 30577 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 30579 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30580 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30581 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 30587 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 30588 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 30589 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 30823 screen_controller_inst.ST7735_interface_inst.current_pixel[5]
.sym 30824 screen_controller_inst.ST7735_interface_inst.current_pixel[6]
.sym 30825 screen_controller_inst.ST7735_interface_inst.current_pixel[7]
.sym 30834 screen_controller_inst.ST7735_interface_inst.current_pixel[1]
.sym 30835 screen_controller_inst.ST7735_interface_inst.current_pixel[2]
.sym 30836 screen_controller_inst.ST7735_interface_inst.current_pixel[3]
.sym 30837 screen_controller_inst.ST7735_interface_inst.current_pixel[4]
.sym 30853 screen_controller_inst.ST7735_interface_inst.current_pixel[0]
.sym 30866 screen_controller_inst.ST7735_interface_inst.current_pixel[15]
.sym 30867 screen_controller_inst.ST7735_interface_inst.current_pixel[10]
.sym 30868 screen_controller_inst.ST7735_interface_inst.current_pixel[11]
.sym 30869 screen_controller_inst.ST7735_interface_inst.current_pixel[16]
.sym 30874 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[0]
.sym 30875 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[1]
.sym 30876 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[2]
.sym 30877 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_1_I0[3]
.sym 30882 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 30883 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 30884 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 30885 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 30888 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 30889 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 30890 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 30891 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 30892 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 30893 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 30894 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 30895 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 30896 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 30897 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 30899 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 30900 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[1]
.sym 30901 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I2[2]
.sym 30903 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 30904 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 30905 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 30906 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 30907 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 30908 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 30909 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 30912 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 30913 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I3[1]
.sym 30914 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 30915 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 30916 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 30917 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 30919 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 30920 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.sym 30921 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 30922 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 30923 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 30924 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30925 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30927 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 30928 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 30929 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 30930 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 30931 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 30932 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 30933 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 30934 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 30935 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 30936 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 30937 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 30938 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 30939 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 30940 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30941 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 30942 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]
.sym 30943 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]
.sym 30944 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 30945 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 30946 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30947 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 30948 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30949 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30952 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30953 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 30954 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 30955 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 30956 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 30957 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 30958 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 30959 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30960 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 30961 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 30963 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I2_I0[3]
.sym 30964 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 30965 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 30968 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 30969 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 30970 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 30971 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 30972 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 30973 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 30974 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30975 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30976 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 30977 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 30980 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 30981 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[2]
.sym 30983 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[0]
.sym 30984 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30985 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30987 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 30988 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 30989 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0_SB_LUT4_I2_O[2]
.sym 30990 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30991 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 30992 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30993 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 30996 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 30997 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 31000 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31001 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 31003 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 31004 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[1]
.sym 31005 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O[2]
.sym 31006 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 31007 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]
.sym 31008 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31009 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31012 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31013 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]
.sym 31016 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 31017 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 31018 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[0]
.sym 31019 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 31020 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 31021 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[3]
.sym 31022 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 31023 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 31024 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I2_I0[1]
.sym 31025 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31026 screen_controller_inst.interface_is_init
.sym 31027 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[1]
.sym 31028 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 31029 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 31030 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31031 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_I3_I2[1]
.sym 31032 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[2]
.sym 31033 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2[3]
.sym 31036 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 31037 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 31040 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I0_I2_SB_LUT4_O_I2[1]
.sym 31041 screen_controller_inst.ST7735_interface_inst.spi_mosi_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 31043 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 31046 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 31047 screen_controller_inst.ST7735_interface_inst.current_byte_pos[1]
.sym 31048 $PACKER_VCC_NET
.sym 31049 screen_controller_inst.ST7735_interface_inst.current_byte_pos[0]
.sym 31050 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 31051 screen_controller_inst.ST7735_interface_inst.current_byte_pos[2]
.sym 31052 $PACKER_VCC_NET
.sym 31053 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 31055 screen_controller_inst.ST7735_interface_inst.current_byte_pos[3]
.sym 31056 $PACKER_VCC_NET
.sym 31057 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 31058 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 31059 screen_controller_inst.ST7735_interface_inst.current_byte_pos[4]
.sym 31060 $PACKER_VCC_NET
.sym 31061 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 31063 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 31064 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_1_I2[2]
.sym 31065 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 31069 screen_controller_inst.ST7735_interface_inst.current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31073 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFFN_D_Q[1]
.sym 31365 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 31370 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 31371 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 31372 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 31373 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 31374 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 31375 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 31376 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 31377 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 31379 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 31380 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 31381 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 31395 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 31400 screen_controller_inst.ST7735_interface_inst.counter_send_interval[1]
.sym 31401 screen_controller_inst.ST7735_interface_inst.counter_send_interval[0]
.sym 31404 screen_controller_inst.ST7735_interface_inst.counter_send_interval[2]
.sym 31405 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 31408 screen_controller_inst.ST7735_interface_inst.counter_send_interval[3]
.sym 31409 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 31412 screen_controller_inst.ST7735_interface_inst.counter_send_interval[4]
.sym 31413 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 31416 screen_controller_inst.ST7735_interface_inst.counter_send_interval[5]
.sym 31417 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 31420 screen_controller_inst.ST7735_interface_inst.counter_send_interval[6]
.sym 31421 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 31424 screen_controller_inst.ST7735_interface_inst.counter_send_interval[7]
.sym 31425 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 31428 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 31429 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 31432 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 31433 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 31436 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 31437 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 31440 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 31441 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 31444 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 31445 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 31448 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 31449 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 31452 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31453 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 31456 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31457 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 31460 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 31461 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 31464 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 31465 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 31468 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 31469 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 31472 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 31473 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 31476 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 31477 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 31480 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 31481 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 31484 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 31485 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 31488 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 31489 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 31492 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 31493 screen_controller_inst.ST7735_interface_inst.counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 31495 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 31496 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 31497 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 31498 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 31499 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 31500 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 31501 screen_controller_inst.ST7735_interface_inst.is_init_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 31502 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 31503 screen_controller_inst.ST7735_interface_inst.counter_send_interval[9]
.sym 31504 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 31505 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 31507 screen_controller_inst.ST7735_interface_inst.counter_send_interval[19]
.sym 31508 screen_controller_inst.ST7735_interface_inst.counter_send_interval[10]
.sym 31509 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 31510 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 31511 screen_controller_inst.ST7735_interface_inst.counter_send_interval[20]
.sym 31512 screen_controller_inst.ST7735_interface_inst.counter_send_interval[22]
.sym 31513 screen_controller_inst.ST7735_interface_inst.counter_send_interval[23]
.sym 31514 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 31515 screen_controller_inst.ST7735_interface_inst.counter_send_interval[8]
.sym 31516 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 31517 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 31518 screen_controller_inst.ST7735_interface_inst.counter_send_interval[12]
.sym 31519 screen_controller_inst.ST7735_interface_inst.counter_send_interval[16]
.sym 31520 screen_controller_inst.ST7735_interface_inst.counter_send_interval[18]
.sym 31521 screen_controller_inst.ST7735_interface_inst.counter_send_interval[17]
.sym 31522 screen_controller_inst.ST7735_interface_inst.counter_send_interval[24]
.sym 31523 screen_controller_inst.ST7735_interface_inst.counter_send_interval[11]
.sym 31524 screen_controller_inst.ST7735_interface_inst.counter_send_interval[13]
.sym 31525 screen_controller_inst.ST7735_interface_inst.counter_send_interval[21]
.sym 31526 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 31534 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31535 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31536 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31537 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 31539 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 31540 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31541 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 31542 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 31543 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31544 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31545 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31551 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31552 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31553 SCE_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31557 screen_controller_inst.ST7735_interface_inst.is_init_SB_DFFNE_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O_SB_DFFN_D_Q[1]
.sym 32097 SCE_SB_LUT4_O_I3
