# HG changeset patch
# User jwe
# Date 913309596 0
#      Thu Dec 10 17:06:36 1998 +0000
# Node ID 7a489cafe48eaa5491876491b20ce12f82fb375e
# Parent  d77051756189923d84208c44c29880f41d256faf
[project @ 1998-12-10 17:06:36 by jwe]

diff --git a/scripts/control/ss2sys.m b/scripts/control/ss2sys.m
--- a/scripts/control/ss2sys.m
+++ b/scripts/control/ss2sys.m
@@ -67,17 +67,17 @@ function  retsys = ss2sys  (a,b,c,d,tsam
   #  ------------------------------------------------------
   #  outputs   | outname(cout,:) | outname(outlist,:)     |
   #  ------------------------------------------------------
   #
   #  where cout = list if indices in 1:rows(p) not contained in outlist.
   #
 
   #  Written by John Ingram (ingraje@eng.auburn.edu)  July 20, 1996
-  # $Revision: 2.0.0.1 $
+  # $Revision: 1.6 $
 
   save_val = implicit_str_to_num_ok;	# save for later
   implicit_str_to_num_ok = 1;
 
   #  Test for correct number of inputs
   if ((nargin < 3) | (nargin > 11))
     usage("retsys = ss2sys  (a,b,c{,d,tsam,n,nz,stname,inname,outname,outlist})");
   endif
@@ -150,17 +150,17 @@ function  retsys = ss2sys  (a,b,c,d,tsam
 
   # check for state names
   if(nargin >= 8)
     if(!isempty(stname)) retsys = syssetsignals(retsys,"st",stname); endif
   endif
 
   #check for input names
   if(nargin >= 9)
-    if(!isempty(inname)) restys = syssetsignals(retsys,"in",inname); endif
+    if(!isempty(inname)) retsys = syssetsignals(retsys,"in",inname); endif
   endif
 
   #check for output names
   if(nargin >= 10)
     if(!isempty(outname)) retsys = syssetsignals(retsys,"out",outname); endif
   endif
 
   # set up yd
