// Seed: 1389184284
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    output wand id_10,
    input tri id_11,
    input tri0 id_12,
    output wire id_13,
    output wor id_14
);
  assign id_3 = 1'h0 - (1);
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    output wand id_7,
    output uwire id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output uwire id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_5, id_6, id_12, id_6, id_9, id_4, id_2, id_8, id_4, id_5, id_1, id_10, id_10, id_12, id_8
  );
endmodule
