// Seed: 440664517
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output uwire id_7
);
  parameter id_9 = 1;
  wire id_10 = id_9;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_14 = 32'd4
) (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    output wand _id_14,
    input supply0 id_15,
    output wor id_16
);
  assign id_4 = 1;
  logic [-1 : id_14] id_18;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_13,
      id_5,
      id_13,
      id_12
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = 1;
  logic id_19;
  ;
endmodule
