INFO: [VRFC 10-2263] Analyzing Verilog file "D:/samarth_personal/programming/Verilog/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/samarth_personal/programming/Verilog/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/samarth_personal/programming/Verilog/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/samarth_personal/programming/Verilog/traffic_light_controller/traffic_light_controller.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
