{
  "recentFiles": [
    {
      "basename": "Decomposition",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Decomposition.md"
    },
    {
      "basename": "Database Management System",
      "path": "GATE/DatabaseManagementSystem/Database Management System.md"
    },
    {
      "basename": "Normal Forms",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Normal Forms.md"
    },
    {
      "basename": "Natural Join",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Natural Join.md"
    },
    {
      "basename": "Normalization in Relational Model",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Normalization in Relational Model.md"
    },
    {
      "basename": "Functional Dependency",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Functional Dependency.md"
    },
    {
      "basename": "Temporary Plan",
      "path": "GATE/Temporary Plan.md"
    },
    {
      "basename": "Problems caused by Redundant Information",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Problems caused by Redundant Information.md"
    },
    {
      "basename": "Relational Model",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Relational Model.md"
    },
    {
      "basename": "Introduction to DBMS",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Introduction to DBMS.md"
    },
    {
      "basename": "Digital Logic",
      "path": "GATE/Digital-Logic/Digital Logic.md"
    },
    {
      "basename": "Laws of Boolean Algebra",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Laws of Boolean Algebra.md"
    },
    {
      "basename": "Boolean Algebra",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Boolean Algebra.md"
    },
    {
      "basename": "Introduction to Digital Logic",
      "path": "GATE/Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Introduction to Digital Logic.md"
    },
    {
      "basename": "Standard Integrity Constraints in Relational Model",
      "path": "GATE/DatabaseManagementSystem/Relational-Model-and-Normalization/Standard Integrity Constraints in Relational Model.md"
    },
    {
      "basename": "Life Lessons by Deepak Poonia",
      "path": "Philosophy and General Thoughts/Life Lessons by Deepak Poonia.md"
    },
    {
      "basename": "Guidelines to GATE-CS",
      "path": "GATE/Guidelines to GATE-CS.md"
    },
    {
      "basename": "Links for Resources",
      "path": "GATE/GATE-materials/Links for Resources.md"
    },
    {
      "basename": "Discrete Mathematics",
      "path": "GATE/DiscreteMathematics/Discrete Mathematics.md"
    },
    {
      "basename": "Mathematical Structures",
      "path": "GATE/DiscreteMathematics/Set-Theory/Mathematical Structures.md"
    },
    {
      "basename": "GATE-LOG",
      "path": "GATE/GATE-LOG.md"
    },
    {
      "basename": "Linear Algebra",
      "path": "GATE/Linear-Algebra/Linear Algebra.md"
    },
    {
      "basename": "LU Decomposition",
      "path": "GATE/Linear-Algebra/LU Decomposition.md"
    },
    {
      "basename": "Computer Organization and Architecture",
      "path": "GATE/Computer-Organization-and-Architecture/Computer Organization and Architecture.md"
    },
    {
      "basename": "Floating Point Representation",
      "path": "GATE/Computer-Organization-and-Architecture/Floating-Point-Representation/Floating Point Representation.md"
    },
    {
      "basename": "Introduction to COA",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Introduction to COA.md"
    },
    {
      "basename": "Database-Management-System-Mindmap",
      "path": "GATE/DatabaseManagementSystem/Database-Management-System-Mindmap.canvas"
    },
    {
      "basename": "Structured Query Language",
      "path": "GATE/DatabaseManagementSystem/SQL/Structured Query Language.md"
    },
    {
      "basename": "Vault Index",
      "path": "Vault Index.md"
    },
    {
      "basename": "Combinational Circuits vs Sequential Circuits",
      "path": "GATE/Digital-Logic/Sequential Circuits/Combinational Circuits vs Sequential Circuits.md"
    },
    {
      "basename": "Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/Flip Flop.md"
    },
    {
      "basename": "Finite State Machine",
      "path": "GATE/Digital-Logic/Sequential Circuits/Finite State Machine.md"
    },
    {
      "basename": "Terminologies of Sequential Circuits",
      "path": "GATE/Digital-Logic/Sequential Circuits/Terminologies of Sequential Circuits.md"
    },
    {
      "basename": "Registers",
      "path": "GATE/Digital-Logic/Sequential Circuits/Registers.md"
    },
    {
      "basename": "Counters",
      "path": "GATE/Digital-Logic/Sequential Circuits/Counters.md"
    },
    {
      "basename": "Timing Issues in Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/Timing Issues in Flip Flop.md"
    },
    {
      "basename": "Clock in Digital Circuits",
      "path": "GATE/Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md"
    },
    {
      "basename": "Race Around Condition in Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/Race Around Condition in Flip Flop.md"
    },
    {
      "basename": "Pending Lectures",
      "path": "GATE/Pending Lectures.md"
    },
    {
      "basename": "Design of Flip Flops",
      "path": "GATE/Digital-Logic/Sequential Circuits/Design of Flip Flops.md"
    },
    {
      "basename": "Preset and Clear Inputs in Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/Preset and Clear Inputs in Flip Flop.md"
    },
    {
      "basename": "Flip Flop Conversion",
      "path": "GATE/Digital-Logic/Sequential Circuits/Flip Flop Conversion.md"
    },
    {
      "basename": "Half Adder and Full Adder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md"
    },
    {
      "basename": "T Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/T Flip Flop.md"
    },
    {
      "basename": "JK Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/JK Flip Flop.md"
    },
    {
      "basename": "D Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/D Flip Flop.md"
    },
    {
      "basename": "SR Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/SR Flip Flop.md"
    },
    {
      "basename": "SR and S'R' Latch",
      "path": "GATE/Digital-Logic/Sequential Circuits/SR and S'R' Latch.md"
    },
    {
      "basename": "Memory Device",
      "path": "GATE/Digital-Logic/Sequential Circuits/Memory Device.md"
    },
    {
      "basename": "Carry Look Ahead Adder",
      "path": "GATE/Digital-Logic/Combinational Circuits/Carry Look Ahead Adder.md"
    }
  ],
  "omittedPaths": [
    ""
  ],
  "maxLength": null,
  "openType": "tab"
}