#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 28 21:59:04 2025
# Process ID: 5436
# Current directory: D:/MNIST-CNN-FPGA-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12384 D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.xpr
# Log file: D:/MNIST-CNN-FPGA-main/vivado.log
# Journal file: D:/MNIST-CNN-FPGA-main\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.xprINFO: [Project 1-313] Project file moved from 'F:/MNIST_CNN_FPGA' since last save.
SScanning sources...FFinished scanning sourcesWARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
IINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 797.391 ; gain = 160.156update_compile_order -fileset sources_1
uexit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 28 22:01:30 2025...
red bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_cnn:1.0 - top_cnn_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_cnn_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 997.348 ; gain = 107.520
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 997.348 ; gain = 107.996
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" Line 1. Module PE_Array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" Line 1. Module FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" Line 2. Module FC_Layer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" Line 1. Module Max_finder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" Line 1. Module FC_Bias_ROM(FILENAME="./cnn_verilog/data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" Line 1. Module Bias_ROM(FILENAME1="./cnn_verilog/data/conv1_bias.txt",FILENAME2="./cnn_verilog/data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="./cnn_veri...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="./cnn_verilo...
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cnn_behav -key {Behavioral:sim_1:Functional:tb_top_cnn} -tclbatch {tb_top_cnn.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_led_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/addr_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_a was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_b was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_Slide was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_SHIFT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/row was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/col was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FC_done_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Bias_Sel was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FIFO_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/conv_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_control was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rImage_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rPE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rBUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/all_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/col_index was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/row_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_CNT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_BASE was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/COLS was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[23] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[22] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[21] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[20] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[19] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[18] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[17] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[16] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[15] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[14] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[13] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[12] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[11] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[10] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[9] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[8] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[7] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[6] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[5] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[4] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[3] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[2] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[1] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[0] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /result was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/data_sel_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_clear_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_en_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_clr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/mac_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/final_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/i was not found in the design.
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1041.941 ; gain = 0.000
source tb_top_cnn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.598 ; gain = 74.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cnn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1077.598 ; gain = 74.953
run all
% y_buf: addr=4, data=0 at time 7355000 ns
% y_buf: addr=8, data=1 at time 14665000 ns
% y_buf: addr=12, data=2 at time 21975000 ns
% y_buf: addr=16, data=3 at time 29285000 ns
% y_buf: addr=20, data=4 at time 36595000 ns
% y_buf: addr=24, data=5 at time 43905000 ns
% y_buf: addr=28, data=6 at time 51215000 ns
% y_buf: addr=32, data=7 at time 58525000 ns
% y_buf: addr=36, data=8 at time 65835000 ns
% y_buf: addr=40, data=9 at time 73145000 ns
% Simulation: processed all 10 images at time 73155000 ns
$finish called at time : 73185 ns : File "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.426 ; gain = 0.000
save_bd_design
Wrote  : <D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_cnn_0 .
Exporting to file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 28 22:01:11 2025] Launched design_1_top_cnn_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_cnn_0_0_synth_1: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/design_1_top_cnn_0_0_synth_1/runme.log
synth_1: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon Apr 28 22:01:11 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1299.137 ; gain = 169.711
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.656 ; gain = 23.945
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2364.656 ; gain = 23.945
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2364.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.656 ; gain = 1227.520
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2670.070 ; gain = 124.445
file copy -force D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

file mkdir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk
file copy -force D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE8_WIDTH {32} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_NUM_OF_PROBES {9}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 16 ila_0_synth_1
[Mon Apr 28 22:19:10 2025] Launched ila_0_synth_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top top_cnn [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Apr 28 22:21:30 2025] Launched synth_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon Apr 28 22:21:30 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/runme.log
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ila_0> not found while processing module instance <cnn_test> [D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.965 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" Line 1. Module PE_Array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" Line 1. Module FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" Line 2. Module FC_Layer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" Line 1. Module Max_finder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" Line 1. Module FC_Bias_ROM(FILENAME="../../../../cnn_verilog/data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" Line 1. Module Bias_ROM(FILENAME1="../../../../cnn_verilog/data/conv1_bias.txt",FILENAME2="../../../../cnn_verilog/data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="../../../....
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="../../../../...
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cnn_behav -key {Behavioral:sim_1:Functional:tb_top_cnn} -tclbatch {tb_top_cnn.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/done_led_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/addr_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_a was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_b was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_Slide was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_SHIFT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/row was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/col was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FC_done_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Bias_Sel was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FIFO_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/conv_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_control was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rImage_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rPE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rBUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/all_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/col_index was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/row_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_CNT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_BASE was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/COLS was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[23] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[22] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[21] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[20] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[19] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[18] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[17] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[16] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[15] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[14] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[13] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[12] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[11] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[10] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[9] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[8] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[7] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[6] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[5] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[4] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[3] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[2] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[1] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[0] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /result was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/data_sel_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_clear_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_en_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_clr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/mac_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/final_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/i was not found in the design.
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2936.965 ; gain = 0.000
source tb_top_cnn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2936.965 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cnn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2936.965 ; gain = 0.000
run 10 us
% y_buf: addr=4, data=0 at time 7355000 ns
run all
% y_buf: addr=8, data=1 at time 14665000 ns
% y_buf: addr=12, data=2 at time 21975000 ns
% y_buf: addr=16, data=3 at time 29285000 ns
% y_buf: addr=20, data=4 at time 36595000 ns
% y_buf: addr=24, data=5 at time 43905000 ns
% y_buf: addr=28, data=6 at time 51215000 ns
% y_buf: addr=32, data=7 at time 58525000 ns
% y_buf: addr=36, data=8 at time 65835000 ns
% y_buf: addr=40, data=9 at time 73145000 ns
% Simulation: processed all 10 images at time 73155000 ns
$finish called at time : 73185 ns : File "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 59
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" Line 1. Module PE_Array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" Line 1. Module FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" Line 2. Module FC_Layer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" Line 1. Module Max_finder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" Line 1. Module FC_Bias_ROM(FILENAME="../../../../cnn_verilog/data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" Line 1. Module Bias_ROM(FILENAME1="../../../../cnn_verilog/data/conv1_bias.txt",FILENAME2="../../../../cnn_verilog/data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="../../../....
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="../../../../...
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.965 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2936.965 ; gain = 0.000
run all
% y_buf: addr=4, data=0 at time 7355000 ns
% y_buf: addr=8, data=1 at time 14665000 ns
% y_buf: addr=12, data=2 at time 21975000 ns
% y_buf: addr=16, data=3 at time 29285000 ns
% y_buf: addr=20, data=4 at time 36595000 ns
% y_buf: addr=24, data=5 at time 43905000 ns
% y_buf: addr=28, data=6 at time 51215000 ns
% y_buf: addr=32, data=7 at time 58525000 ns
% y_buf: addr=36, data=8 at time 65835000 ns
% y_buf: addr=40, data=9 at time 73145000 ns
% Simulation: processed all 10 images at time 73155000 ns
$finish called at time : 73185 ns : File "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_cnn_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.INT_BW'))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.FILTER_WIDTH')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo/myMNIST_CNN_1.0'.
Upgrading 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_cnn_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_cnn_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Apr 28 22:29:02 2025] Launched synth_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon Apr 28 22:29:02 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/runme.log
update_module_reference design_1_top_cnn_0_0
ERROR: [filemgmt 56-328] Reference 'top_cnn' contains sub-design file 'd:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files ila_0.xci]'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Apr 28 22:44:21 2025] Launched synth_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Mon Apr 28 22:44:21 2025] Launched impl_1...
Run output will be captured here: D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1F56A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3753.922 ; gain = 0.000
set_property PROGRAM.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'test' at location 'uuid_D1D72F43B37A54EF9AEC5A665946916F' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Apr-29 08:04:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Apr-29 08:04:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE neq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Apr-29 08:05:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Apr-29 08:05:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE neq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Apr-29 08:06:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Apr-29 08:06:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE neq1'b0 [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Apr-29 08:06:14
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2025-Apr-29 08:06:55
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CORE_REFRESH_RATE_MS 500000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Apr-29 08:07:10
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property CORE_REFRESH_RATE_MS 500 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
save_wave_config {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3964.227 ; gain = 21.070
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3964.227 ; gain = 21.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3964.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4044.742 ; gain = 290.820
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4346.219 ; gain = 210.746
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property top top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" Line 1. Module PE_Array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" Line 1. Module FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" Line 2. Module FC_Layer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" Line 1. Module Max_finder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" Line 1. Module FC_Bias_ROM(FILENAME="../../../../cnn_verilog/data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" Line 1. Module Bias_ROM(FILENAME1="../../../../cnn_verilog/data/conv1_bias.txt",FILENAME2="../../../../cnn_verilog/data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="../....
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="../../../....
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="../../../../...
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4364.559 ; gain = 0.000
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
WARNING: Simulation object /tb_top_cnn/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/start_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_led_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/RBAW was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/wen was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/din was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/dout was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/DEPTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/INIT_FILE was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/all_clear was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Layer_change was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/result was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/rst_n was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_wr_start was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_addr was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4364.559 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 4364.559 ; gain = 0.000
update_compile_order -fileset sim_1
run all
% y_buf: addr=1, data=0 at time 7335000 ns
% y_buf: addr=2, data=1 at time 14645000 ns
% y_buf: addr=3, data=2 at time 21955000 ns
% y_buf: addr=4, data=3 at time 29265000 ns
% y_buf: addr=5, data=4 at time 36575000 ns
% y_buf: addr=6, data=5 at time 43885000 ns
% y_buf: addr=7, data=6 at time 51195000 ns
% y_buf: addr=8, data=7 at time 58505000 ns
% y_buf: addr=9, data=8 at time 65815000 ns
% y_buf: addr=10, data=9 at time 73125000 ns
% Simulation: processed all 10 images at time 73135000 ns
$finish called at time : 73165 ns : File "D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top.sv" Line 60
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.434 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4419.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4419.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4419.434 ; gain = 0.000
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.434 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_design
update_module_reference design_1_top_cnn_0_0
ERROR: [filemgmt 56-328] Reference 'top_cnn' contains sub-design file 'd:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files ila_0.xci]'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -protoinst "protoinst_files/bd_6f02.protoinst" -view {D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg} -view {D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_6f02.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_6f02.protoinst for the following reason(s):
There are no instances of module "bd_6f02" in the design.

Time resolution is 1 ps
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4456.230 ; gain = 0.000
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
WARNING: Simulation object /tb_top_cnn/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/start_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_intr_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/done_led_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_wr_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/IN_IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/Y_BUF_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/RBAW was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/wen was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/din was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/dout was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/DEPTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/ADDR_WIDTH was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_wrom_ch1/INIT_FILE was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/all_clear was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF1_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/FIFO_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/MAX_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/BUF2_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Layer_change was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/data_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/fc_Layer/result was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/clk was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/rst_n was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_wr_start was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/data_in was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_addr was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_data was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_en was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/y_buf_done was not found in the design.
WARNING: Simulation object /tb_top_cnn/dut/cnn_core/y_buf/buf_addr was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4456.230 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4456.230 ; gain = 0.000
run 10 us
% y_buf: addr=1, data=0 at time 7335000 ns
The simulator has terminated in an unexpected manner with exit code -1073741510.  Please review the simulation log (xsim.log) for details.
