---

# ğŸ“˜ **Booth Multiplier (8Ã—8 Signed) â€” Verilog RTL Implementation**

This project implements an **8-bit signed Booth Multiplier** using a **Finite State Machine (FSM)**â€“driven sequential datapath.
The design performs multiplication using the **Booth Algorithm (Radix-2)** and produces a **16-bit signed product**.

This is a *cycle-based*, hardware-accurate implementation suitable for FPGA or ASIC learning projects.

---

# ğŸš€ Features

### âœ” **Signed 8Ã—8 multiplication (twoâ€™s complement)**

Both inputs `a` and `b` are treated as **signed 8-bit operands**.

### âœ” **Sequential Booth Algorithm (Radix-2)**

Uses the classic Booth algorithm based on `(Q0, Q_1)` pair:

| Q0 | Q_1 | Operation    |
| -- | --- | ------------ |
| 0  | 0   | No operation |
| 1  | 1   | No operation |
| 0  | 1   | Add +M       |
| 1  | 0   | Add âˆ’M       |

### âœ” **Internal datapath registers**

* `A` â€” Accumulator
* `M` â€” Multiplicand
* `Q` â€” Multiplier
* `Q_1` â€” Extra bit for Booth encoding
* `M_bar` â€” Twoâ€™s complement of M (for subtraction)

### âœ” **FSM-controlled**

States:

```
IDLE â†’ LOAD â†’ COMPARE â†’ (ZERO_ONE / ONE_ZERO) â†’ SHIFT â†’ DONE
```

### âœ” **Single-cycle LOAD, multi-cycle execution**

The multiplier performs 8 Booth iterations (one per bit).

### âœ” **Valid/Done handshake**

`load = 1` â†’ start operation
`done = 1` â†’ product valid

---

# ğŸ§  **How the Algorithm Works (Simple Summary)**

Boothâ€™s algorithm reduces the number of additions required during multiplication by encoding the operations using the pair `(Q0, Q_1)`:

* `01` â†’ Add M
* `10` â†’ Add âˆ’M
* `00` or `11` â†’ Do nothing
* Perform **arithmetic right shift** on `{A, Q, Q_1}`
* Repeat for 8 cycles

After 8 iterations, `{A, Q}` contains the final 16-bit signed product.

---

# ğŸ”§ **RTL Architecture**

### **FSM (Control Unit)**

Controls:

* Whether to add `M`, `M_bar`, or do nothing
* When to shift
* When to iterate or finish
* When to assert `done`

### **Datapath**

Includes:

* 8-bit adder for `A + M` or `A + M_bar`
* Shift logic for arithmetic right shift of `{A, Q, Q_1}`
* Internal registers updated on each clock edge

---

---

# ğŸ§ª **Simulation Example Output**

For inputs:

| a  | b  | Expected Product |
| -- | -- | ---------------- |
| 10 | -2 | -20              |
| -8 | 4  | -32              |
| -5 | -2 | 10               |
| 3  | 7  | 21               |

The testbench prints:

```
DONE: A=10  B=-2  Product=-20
DONE: A=-8  B=4   Product=-32
DONE: A=-5  B=-2  Product=10
DONE: A=3   B=7   Product=21
```

---

# ğŸ“Œ **Notes**

* This multiplier takes **8 cycles**, one per bit of the multiplier.
* Great for learning **FSM + datapath design**, **signed arithmetic**, and **Booth encoding**.
* Can be extended to parameterized bit-width or pipelined versions.
* Next level: **Booth Radix-4**, **Wallace Tree**, **Booth + Wallace hybrid**.

---

# ğŸ“‚ **Files**

```
booth.v       â†’ RTL design  
booth_tb.v    â†’ Testbench  
README.md     â†’ Documentation  
```

---

# ğŸ Conclusion

This project demonstrates how sequential arithmetic units are built using:

* Control FSM
* Datapath registers
* Combinational add/sub logic
* Shifters
* Signed 2â€™s complement math

Itâ€™s a perfect stepping stone toward:

* Wallace Tree multipliers
* Radix-4 Booth
* Pipelined multipliers
* ALU architecture
* Custom CPU datapath design

---

Done by Jeevanandh R - read my medium blog for VLSI learning updates https://medium.com/@jeevamatrix
