---
layout: archive
title: "Industry Experience"
permalink: /industry/
author_profile: true
---


				<ol>
					<li> Principal Engineer, SambaNova Systems (Sep 2020 - Present) </li>
					<ul>
						Technical Lead for the NLP Product Line:
						<li> Coordinated and lead the timely execution of key customer engagements that involved collaborating with 6+ teams and 100+ employees. The customer engagements eventually led to large revenue generating contract over multiple years.</li>
						<li> Scaled the NLP Team to 7 members </li>
						<li> Led the development of the first large LM (100B+ parameter) for finance domain </li>
						<li> Develop roadmap for expanding the NLP product portfolio offered to enterprise customers </li>
						<li> Develop the model compression (structured pruning and block sparsity) and efficient deployment product to enable our customers to deploy LM Applications efficiently </li>
					</ul>
					<li>Senior Research Engineer, ML Research Lab, Arm (July 2016 - Sep 2020)</li>
					<ul>
						<li>Improved execution of RNNs and FC layers on Arm Hardware - Compression techniques, Software libraries, Software tools</li>
						<li>Exploration of Hardware Accelerators for CNNs</li>
						<li>Performance benchmarking of Deep Learning workloads</li>
						<li>Identifying university collaboration opportunities</li>
						<li>Arm Research's representative at the TinyML Performance Working Group</li>
					</ul>
					<li>Performance Architecture Intern, AMD (May 2015 - July 2015)</li>
					<ul>
						<li>Developed a state of the art indirect brnach predictor that provided better accuracy than similar techniques in Academia</li>
						<li>The design was incorporated in AMD Servers that were out in the market around 2018/2019</li>
					</ul>
					<li>Design Engineer, Kilby Labs, Texas Instruments (Jan 2014 - Jun 2014)</li>
					<ul>
						<li>Exploration of a neural network accelrator for Industry IoT use case</li>
					</ul>
					<li>Design Engineer, OMAP Group, Texas Instruments (July 2012 - Dec 2014)</li>
					<ul>
						<li>Design and Verification of Memory Controllers, Processor SubSystem, ECC Memories and H.264 Video Encoder/Decoder</li>
					</ul>
					<li>Software Engineering Intern, Broadcom (Jan 2012 - May 2012)</li>
					<li>Research Intern, Robotics lab, IIIT Hyderabad (May 2011 - July 2011)</li>
				</ol>
