library ieee;
use ieee.std_logic_1164.all;
entity DUT is 
   port(input_vector: in std_logic_vector( 3 downto 0);
       	output_vector: out std_logic_vector(0 downto 0));
end entity;

architecture DutWrap of DUT is
   component scrabble is
  
     port ( A : in std_logic_vector(3 downto 0) ; 
Y : OUT std_logic);

   end component;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: scrabble
	       port map(
			
			A(3)=>input_vector(3),
			A(2)=>input_vector(2),
			A(1)=>input_vector(1),
			A(0)=>input_vector(0),
		  
			Y =>output_vector(0));
			


end DutWrap;