INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sources_1/new/and4input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.srcs/sim_1/new/and4gatetestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gatetestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/digital_system/Digital_System_Design/lab1/task1/task1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
