Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/xilinx1/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fourbitsub_tb_behav xil_defaultlib.fourbitsub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Project/FPGA_XILINX/010_fourbitsub/010_fourbitsub.srcs/sources_1/new/fourbitsub.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.fourbitadder
Compiling module xil_defaultlib.fourbitsub
Compiling module xil_defaultlib.fourbitsub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fourbitsub_tb_behav
