[{"DBLP title": "Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2573640", "OA papers": [{"PaperId": "https://openalex.org/W2464151305", "PaperTitle": "Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Porto": 3.0}, "Authors": ["Nuno Paulino", "Jo\u00e3o J. Ferreira", "Jo\u00e3o Lu\u00eds Cardoso"]}]}, {"DBLP title": "EBSCam: Background Subtraction for Ubiquitous Computing.", "DBLP authors": ["Muhammad Umar Karim Khan", "Asim Khan", "Chong-Min Kyung"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2567485", "OA papers": [{"PaperId": "https://openalex.org/W2396249763", "PaperTitle": "EBSCam: Background Subtraction for Ubiquitous Computing", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Muhammad Shahzeb Khan", "Asad U. Khan", "Chong-Min Kyung"]}]}, {"DBLP title": "An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form {2k, 2P-1}.", "DBLP authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Leonel Sousa", "Mehdi Hosseinzadeh"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2577609", "OA papers": [{"PaperId": "https://openalex.org/W2460714343", "PaperTitle": "An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form $\\{2^{k}, 2^{P}-1\\}$", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Shahid Bahonar University of Kerman": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "University of Lisbon": 0.5, "Islamic Azad University, Science and Research Branch": 1.0}, "Authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Leonel Sousa", "Mehdi Hosseinzadeh"]}]}, {"DBLP title": "VLSI Extreme Learning Machine: A Design Space Exploration.", "DBLP authors": ["Enyi Yao", "Arindam Basu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2558842", "OA papers": [{"PaperId": "https://openalex.org/W2346303648", "PaperTitle": "VLSI Extreme Learning Machine: A Design Space Exploration", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Enyi Yao", "Arindam Basu"]}]}, {"DBLP title": "Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication.", "DBLP authors": ["Saeid Gorgin", "Ghassem Jaberipur"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2579667", "OA papers": [{"PaperId": "https://openalex.org/W2463547083", "PaperTitle": "Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Iranian Research Organization for Science and Technology": 1.0, "Shahid Beheshti University": 1.0}, "Authors": ["Saeid Gorgin", "Ghassem Jaberipur"]}]}, {"DBLP title": "Efficient Soft Cancelation Decoder Architectures for Polar Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan", "Zhongfeng Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2577883", "OA papers": [{"PaperId": "https://openalex.org/W2467636402", "PaperTitle": "Efficient Soft Cancelation Decoder Architectures for Polar Codes", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanjing University": 2.0, "Lehigh University": 1.0}, "Authors": ["Jun Lin", "Zhiyuan Yan", "Zhongfeng Wang"]}]}, {"DBLP title": "Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs.", "DBLP authors": ["Jon J. Pimentel", "Brent Bohnenstiehl", "Bevan M. Baas"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2580142", "OA papers": [{"PaperId": "https://openalex.org/W2465481220", "PaperTitle": "Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Davis": 3.0}, "Authors": ["Jon J. Pimentel", "Brent Bohnenstiehl", "Bevan M. Baas"]}]}, {"DBLP title": "A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging.", "DBLP authors": ["Poki Chen", "Ya-Yun Hsiao", "Yi-Su Chung", "Wei Xiang Tsai", "Jhih-Min Lin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2569626", "OA papers": [{"PaperId": "https://openalex.org/W2414663953", "PaperTitle": "A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Taiwan University of Science and Technology": 3.0, "ELAN Microelectronics (Taiwan)": 1.0, "VATICS Inc., New Taipei, Taiwan": 1.0}, "Authors": ["Poki Chen", "Ya-Yun Hsiao", "Yi-Su Chung", "Wei-Chuan Tsai", "Jia-Horng Lin"]}]}, {"DBLP title": "Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch.", "DBLP authors": ["Munehiro Kozuma", "Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Yoshinori Ieda", "Naoto Yamade", "Hidekazu Miyairi", "Makoto Ikeda", "Masahiro Fujita", "Shunpei Yamazaki"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2571744", "OA papers": [{"PaperId": "https://openalex.org/W2417231355", "PaperTitle": "Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Semiconductor Energy Laboratory (Japan)": 10.0, "The University of Tokyo": 1.5, "Tokyo University of Information Sciences": 0.5}, "Authors": ["Munehiro Kozuma", "Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Yoshinori Ieda", "Naoto Yamade", "Hidekazu Miyairi", "Makoto Ikeda", "Masahiro Fujita", "Shunpei Yamazaki"]}]}, {"DBLP title": "Efficient Designs of Multiported Memory on FPGA.", "DBLP authors": ["Bo-Cheng Charles Lai", "Jiun-Liang Lin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2568579", "OA papers": [{"PaperId": "https://openalex.org/W2416339071", "PaperTitle": "Efficient Designs of Multiported Memory on FPGA", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Bo-Cheng Lai", "Jia-Horng Lin"]}]}, {"DBLP title": "Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation.", "DBLP authors": ["Marco Rabozzi", "Gianluca Carlo Durelli", "Antonio Miele", "John Lillis", "Marco Domenico Santambrogio"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2562361", "OA papers": [{"PaperId": "https://openalex.org/W2399857432", "PaperTitle": "Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Politecnico di Milano": 4.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Marco Rabozzi", "Gianluca Durelli", "Antonio Miele", "John Lillis", "Marco D. Santambrogio"]}]}, {"DBLP title": "High-Speed and Low-Latency ECC Processor Implementation Over GF(2m) on FPGA.", "DBLP authors": ["Zia Uddin Ahamed Khan", "Mohammed Benaissa"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2574620", "OA papers": [{"PaperId": "https://openalex.org/W2430735257", "PaperTitle": "High-Speed and Low-Latency ECC Processor Implementation Over GF( $2^{m})$ on FPGA", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Sheffield": 2.0}, "Authors": ["Zia Ul Haq Khan", "Mohammed Benaissa"]}]}, {"DBLP title": "ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware.", "DBLP authors": ["Wenchao Qian", "Christopher Babecki", "Robert Karam", "Somnath Paul", "Swarup Bhunia"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2578933", "OA papers": [{"PaperId": "https://openalex.org/W2473691961", "PaperTitle": "ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Case Western Reserve University": 1.0, "Intel (United States)": 2.0, "University of Florida": 2.0}, "Authors": ["Wenchao Qian", "Christopher Babecki", "Robert Karam", "Somnath Paul", "Swarup Bhunia"]}]}, {"DBLP title": "Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures.", "DBLP authors": ["Joao Pedro Cerqueira", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2576280", "OA papers": [{"PaperId": "https://openalex.org/W2467369197", "PaperTitle": "Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Joao P. Cerqueira", "Mingoo Seok"]}]}, {"DBLP title": "OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths.", "DBLP authors": ["Alireza Mahzoon", "Bijan Alizadeh"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2570252", "OA papers": [{"PaperId": "https://openalex.org/W2415682993", "PaperTitle": "OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Alireza Mahzoon", "Bijan Alizadeh"]}]}, {"DBLP title": "Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube.", "DBLP authors": ["Erfan Azarkhish", "Christoph Pfister", "Davide Rossi", "Igor Loi", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2570283", "OA papers": [{"PaperId": "https://openalex.org/W2418984255", "PaperTitle": "Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Erfan Azarkhish", "Christoph Pfister", "Davide Rossi", "Igor Loi", "Luca Benini"]}]}, {"DBLP title": "A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy.", "DBLP authors": ["Ahmad T. Sheikh", "Aiman H. El-Maleh", "Muhammad E. S. Elrabaa", "Sadiq M. Sait"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2569532", "OA papers": [{"PaperId": "https://openalex.org/W2522616335", "PaperTitle": "A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"King Fahd University of Petroleum and Minerals": 4.0}, "Authors": ["Ahmad Y. Sheikh", "Aiman H. El-Maleh", "Muhammad E. S. Elrabaa", "Murat Uysal"]}]}, {"DBLP title": "Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Filippo Fuzzi", "Cecilia Metra", "Chandra Tirumurti", "Rajesh Galivanche"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2572606", "OA papers": [{"PaperId": "https://openalex.org/W2444437806", "PaperTitle": "Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bologna": 3.0, "University of Southampton": 1.0, "Intel (United States)": 2.0}, "Authors": ["Martin Omana", "Daniele Rossi", "Filippo Fuzzi", "Cecilia Metra", "C. Tirumurti", "Rajesh Galivanche"]}]}, {"DBLP title": "Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations.", "DBLP authors": ["Mohsen Raji", "Behnam Ghavami"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2569562", "OA papers": [{"PaperId": "https://openalex.org/W2418937170", "PaperTitle": "Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Shiraz University": 1.0, "Institute for Research in Fundamental Sciences": 0.5, "Shahid Bahonar University of Kerman": 0.5}, "Authors": ["Mohsen Raji", "Behnam Ghavami"]}]}, {"DBLP title": "Parallel High-Order Envelope-Following Method for Fast Transient Analysis of Highly Oscillatory Circuits.", "DBLP authors": ["Mina A. Farhan", "Michel S. Nakhla", "Emad Gad", "Ramachandra Achar"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2566443", "OA papers": [{"PaperId": "https://openalex.org/W2403554792", "PaperTitle": "Parallel High-Order Envelope-Following Method for Fast Transient Analysis of Highly Oscillatory Circuits", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carleton University": 3.0, "University of Ottawa": 1.0}, "Authors": ["Mina Farhan", "Michel Nakhla", "Emad Gad", "Ramachandra Achar"]}]}, {"DBLP title": "Lithography Defect Probability and Its Application to Physical Design Optimization.", "DBLP authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2572224", "OA papers": [{"PaperId": "https://openalex.org/W2413228419", "PaperTitle": "Lithography Defect Probability and Its Application to Physical Design Optimization", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"]}]}, {"DBLP title": "Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2570120", "OA papers": [{"PaperId": "https://openalex.org/W2440264212", "PaperTitle": "Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Albert Ciprut", "Eby G. Friedman"]}]}, {"DBLP title": "Timing Analysis of Tasks on Runtime Reconfigurable Processors.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2572304", "OA papers": [{"PaperId": "https://openalex.org/W2432419456", "PaperTitle": "Timing Analysis of Tasks on Runtime Reconfigurable Processors", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Marvin Damschen", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding.", "DBLP authors": ["Saikat Mondal", "Sang-Bock Cho", "Bruce C. Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2568755", "OA papers": [{"PaperId": "https://openalex.org/W2407989768", "PaperTitle": "Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"City University of New York": 2.0, "University of Ulsan": 1.0}, "Authors": ["Saikat Mondal", "Sang-Bock Cho", "Bruce Kim"]}]}, {"DBLP title": "Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation: Application to Extraction of Best 10-nm FinFET Parameter Values.", "DBLP authors": ["Xiaoliang Dai", "Niraj K. Jha"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2564300", "OA papers": [{"PaperId": "https://openalex.org/W2406413704", "PaperTitle": "Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation: Application to Extraction of Best 10-nm FinFET Parameter Values", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xiaoliang Dai", "Niraj K. Jha"]}]}, {"DBLP title": "H2ONoC: A Hybrid Optical-Electronic NoC Based on Hybrid Topology.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2581486", "OA papers": [{"PaperId": "https://openalex.org/W2471388465", "PaperTitle": "H<sup>2</sup>ONoC: A Hybrid Optical\u2013Electronic NoC Based on Hybrid Topology", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Edoardo Fusella", "Alessandro Cilardo"]}]}, {"DBLP title": "A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique.", "DBLP authors": ["Junyoung Song", "Hyun-Woo Lee", "Sewook Hwang", "Chulwoo Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2580713", "OA papers": [{"PaperId": "https://openalex.org/W2505495620", "PaperTitle": "A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea University": 3.0, "SK hynix Semicond. Inc., Icheon, South Korea": 1.0}, "Authors": ["Junyoung Song", "Hyun Lee", "Sewook Hwang", "Chulwoo Kim"]}]}, {"DBLP title": "A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "Seng-Pan U", "Rui Paulo Martins"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2576468", "OA papers": [{"PaperId": "https://openalex.org/W2469737602", "PaperTitle": "A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"City University of Macau": 4.0}, "Authors": ["Yan Zhu", "Chi-Hang Chan", "Seng Pan U", "Rui P. Martins"]}]}, {"DBLP title": "Active-Passive \u0394\u03a3 Modulator for High-Resolution and Low-Power Applications.", "DBLP authors": ["Arshad Hussain", "Sai-Weng Sin", "Chi-Hang Chan", "Ben Seng-Pan U", "Franco Maloberti", "Rui Paulo Martins"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2580712", "OA papers": [{"PaperId": "https://openalex.org/W2467012384", "PaperTitle": "Active\u2013Passive $\\Delta \\Sigma $ Modulator for High-Resolution and Low-Power Applications", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 5.0, "University of Pavia": 1.0}, "Authors": ["Arshad Hussain", "Sai-Weng Sin", "Chi-Hang Chan", "Seng-Pan Ben U", "Franco Maloberti", "Rui P. Martins"]}]}, {"DBLP title": "A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices.", "DBLP authors": ["Mario Garrido", "Miguel Angel S\u00e1nchez", "Mar\u00eda Luisa L\u00f3pez Vallejo", "Jes\u00fas Grajal"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2567784", "OA papers": [{"PaperId": "https://openalex.org/W2407573999", "PaperTitle": "A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Link\u00f6ping University": 1.0, "Technical University of Madrid": 3.0}, "Authors": ["M. D. M. Capeans Garrido", "Miguel Sanchez", "Maria Luisa Lopez-Vallejo", "Jesus Grajal"]}]}, {"DBLP title": "A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network.", "DBLP authors": ["Taeho Lee", "Yong-Hun Kim", "Lee-Sup Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2566927", "OA papers": [{"PaperId": "https://openalex.org/W2404351211", "PaperTitle": "A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Tae-Ho Lee", "Yonghun Kim", "Lee-Sup Kim"]}]}, {"DBLP title": "Nonlinearity Estimation for Compensation of Phase Interpolator in Bang-Bang CDRs.", "DBLP authors": ["Archit Joshi", "Mukul Sarkar"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2574962", "OA papers": [{"PaperId": "https://openalex.org/W2434238743", "PaperTitle": "Nonlinearity Estimation for Compensation of Phase Interpolator in Bang\u2013Bang CDRs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Archit Joshi", "Mukul Sarkar"]}]}, {"DBLP title": "RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing.", "DBLP authors": ["Reza Zendegani", "Mehdi Kamal", "Milad Bahadori", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2587696", "OA papers": [{"PaperId": "https://openalex.org/W4362215237", "PaperTitle": "RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing", "Year": 2017, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {}, "Authors": ["Reza Zendegani", "Mehdi Kamal", "Milad Bahadori", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template.", "DBLP authors": ["Kwen-Siong Chong", "Weng-Geng Ho", "Tong Lin", "Bah-Hwee Gwee", "Joseph S. Chang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2583118", "OA papers": [{"PaperId": "https://openalex.org/W2479948040", "PaperTitle": "Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Kwen-Siong Chong", "Weng-Geng Ho", "Tong Lin", "Bah-Hwee Gwee", "Joseph Tung-Chieh Chang"]}]}, {"DBLP title": "Variation Resilient Power Sensor With an 80-ns Response Time for Fine-Grained Power Management.", "DBLP authors": ["Srikar Bhagavatula", "Byunghoo Jung"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2588322", "OA papers": [{"PaperId": "https://openalex.org/W2497535378", "PaperTitle": "Variation Resilient Power Sensor With an 80-ns Response Time for Fine-Grained Power Management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Srikar Bhagavatula", "Byunghoo Jung"]}]}, {"DBLP title": "Reliability-Aware Runtime Power Management for Many-Core Systems in the Dark Silicon Era.", "DBLP authors": ["Amir M. Rahmani", "Mohammad Hashem Haghbayan", "Antonio Miele", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2591798", "OA papers": [{"PaperId": "https://openalex.org/W2486470715", "PaperTitle": "Reliability-Aware Runtime Power Management for Many-Core Systems in the Dark Silicon Era", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Turku": 4.0, "Politecnico di Milano": 1.0, "TU Wien": 1.0}, "Authors": ["Amir Masoud Rahmani", "Mohammad-Hashem Haghbayan", "Antonio Miele", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen"]}]}, {"DBLP title": "Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique.", "DBLP authors": ["Shoaleh Hashemi Namin", "Huapeng Wu", "Majid Ahmadi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2585980", "OA papers": [{"PaperId": "https://openalex.org/W2480990550", "PaperTitle": "Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Shoaleh Hashemi Namin", "Huapeng Wu", "Majid Ahmadi"]}]}, {"DBLP title": "Scenario-Aware Dynamic Power Reduction Using Bias Addition.", "DBLP authors": ["Sundarrajan Rangachari", "Jaiganesh Balakrishnan", "Nitin Chandrachoodan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2601030", "OA papers": [{"PaperId": "https://openalex.org/W2512304143", "PaperTitle": "Scenario-Aware Dynamic Power Reduction Using Bias Addition", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (India)": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Sundarrajan Rangachari", "Jaiganesh Balakrishnan", "Nitin Chandrachoodan"]}]}, {"DBLP title": "Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations.", "DBLP authors": ["Arnab Raha", "Swagath Venkataramani", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2586379", "OA papers": [{"PaperId": "https://openalex.org/W2518628311", "PaperTitle": "Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Arnab Raha", "Swagath Venkataramani", "Vijay Raghunathan", "Anand Raghunathan"]}]}, {"DBLP title": "STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique.", "DBLP authors": ["Hooman Farkhani", "Mohammad Tohidi", "Ali Peiravi", "Jens Kargaard Madsen", "Farshad Moradi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2588585", "OA papers": [{"PaperId": "https://openalex.org/W2483773999", "PaperTitle": "STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Islamic Azad University of Najafabad": 1.0, "Aarhus University": 3.0, "Ferdowsi University of Mashhad": 1.0}, "Authors": ["Hooman Farkhani", "Mohammad Tohidi", "Ali Peiravi", "Anthony D. Postle", "Farshad Moradi"]}]}, {"DBLP title": "Antiwear Leveling Design for SSDs With Hybrid ECC Capability.", "DBLP authors": ["Chien-Chung Ho", "Yu-Ping Liu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2589318", "OA papers": [{"PaperId": "https://openalex.org/W2485358503", "PaperTitle": "Antiwear Leveling Design for SSDs With Hybrid ECC Capability", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 3.0, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Chien-Chung Ho", "Yuping Liu", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications.", "DBLP authors": ["Robert Giterman", "Lior Atias", "Adam Teman"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2603923", "OA papers": [{"PaperId": "https://openalex.org/W2511568025", "PaperTitle": "Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Bar-Ilan University": 3.0}, "Authors": ["Robert Giterman", "Lior Atias", "Adam Teman"]}]}, {"DBLP title": "Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD.", "DBLP authors": ["Chihiro Matsui", "Asuka Arakawa", "Chao Sun", "Ken Takeuchi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2594200", "OA papers": [{"PaperId": "https://openalex.org/W2507760834", "PaperTitle": "Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chuo University": 4.0}, "Authors": ["Chihiro Matsui", "Asuka Arakawa", "Chao Sun", "Ken Takeuchi"]}]}, {"DBLP title": "Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU.", "DBLP authors": ["Naifeng Jing", "Shunning Jiang", "Shuang Chen", "Jingjie Zhang", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2584623", "OA papers": [{"PaperId": "https://openalex.org/W2502410587", "PaperTitle": "Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Jiao Tong University": 6.0, "Fudan University": 1.0}, "Authors": ["Naifeng Jing", "Shunning Jiang", "Shuang Chen", "Jingjie Zhang", "Li Jun Jiang", "Chao Li", "Xiaoyao Liang"]}]}, {"DBLP title": "A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era.", "DBLP authors": ["Nishit Ashok Kapadia", "Sudeep Pasricha"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2594238", "OA papers": [{"PaperId": "https://openalex.org/W2514526720", "PaperTitle": "A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys Inc, Hillsboro, OR, USA": 1.0, "Colorado State University": 1.0}, "Authors": ["Nishit Kapadia", "Sudeep Pasricha"]}]}, {"DBLP title": "Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability.", "DBLP authors": ["Reiley Jeyapaul", "Roberto Flores", "Alfonso \u00c1vila", "Aviral Shrivastava"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2574642", "OA papers": [{"PaperId": "https://openalex.org/W2434688162", "PaperTitle": "Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ARM (United Kingdom)": 1.0, "Yazaki Services, San Nicol\u00e1s de los Garza, Mexico": 1.0, "Tecnol\u00f3gico de Monterrey": 1.0, "Arizona State University": 1.0}, "Authors": ["Reiley Jeyapaul", "Roberto Flores", "Alfonso Avila", "Aviral Shrivastava"]}]}, {"DBLP title": "Dynamic Traffic Regulation in NoC-Based Systems.", "DBLP authors": ["Zhonghai Lu", "Yuan Yao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2584781", "OA papers": [{"PaperId": "https://openalex.org/W2496178466", "PaperTitle": "Dynamic Traffic Regulation in NoC-Based Systems", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Zhonghai Lu", "Yuan Yao"]}]}, {"DBLP title": "Postsilicon Trace Signal Selection Using Machine Learning Techniques.", "DBLP authors": ["Kamran Rahmani", "Sandip Ray", "Prabhat Mishra"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2593902", "OA papers": [{"PaperId": "https://openalex.org/W2513329551", "PaperTitle": "Postsilicon Trace Signal Selection Using Machine Learning Techniques", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Kamran Rahmani", "Sandip Ray", "Prabhat Mishra"]}]}, {"DBLP title": "Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing.", "DBLP authors": ["Shao-Yun Fang", "Kuo-Hao Wu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2600681", "OA papers": [{"PaperId": "https://openalex.org/W2509912622", "PaperTitle": "Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Shao-Yun Fang", "Kuo-Hao Wu"]}]}, {"DBLP title": "Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2585603", "OA papers": [{"PaperId": "https://openalex.org/W2481883006", "PaperTitle": "Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Artjom Grudnitsky", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "CPA Secured Data-Dependent Delay-Assignment Methodology.", "DBLP authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2592967", "OA papers": [{"PaperId": "https://openalex.org/W2489833118", "PaperTitle": "CPA Secured Data-Dependent Delay-Assignment Methodology", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Bar-Ilan University": 3.0}, "Authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"]}]}, {"DBLP title": "Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing.", "DBLP authors": ["I-Jen Chao", "Bin-Da Liu", "Soon-Jyh Chang", "Chun-Yueh Huang", "Hsin-Wen Ting"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2586184", "OA papers": [{"PaperId": "https://openalex.org/W2505766167", "PaperTitle": "Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 3.0, "National University of Tainan": 1.0, "National Quemoy University": 0.5, "National Kaohsiung University of Applied Sciences": 0.5}, "Authors": ["I-Jen Chao", "Bin Liu", "Soon-Jyh Chang", "Chun-Yueh Huang", "Hsin-Wen Ting"]}]}, {"DBLP title": "A Fully Integrated Discrete-Time Superheterodyne Receiver.", "DBLP authors": ["Massoud Tohidian", "Iman Madadi", "Robert Bogdan Staszewski"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2598857", "OA papers": [{"PaperId": "https://openalex.org/W2552432298", "PaperTitle": "A Fully Integrated Discrete-Time Superheterodyne Receiver", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 2.5, "University College Dublin": 0.5}, "Authors": ["Massoud Tohidian", "Iman Madadi", "Robert Bogdan Staszewski"]}]}, {"DBLP title": "Self-Repairing Digital System Based on State Attractor Convergence Inspired by the Recovery Process of a Living Cell.", "DBLP authors": ["Isaak Yang", "Sung Hoon Jung", "Kwang-Hyun Cho"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2593482", "OA papers": [{"PaperId": "https://openalex.org/W2502095809", "PaperTitle": "Self-Repairing Digital System Based on State Attractor Convergence Inspired by the Recovery Process of a Living Cell", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Institute of Brain Science": 1.0, "Korea Advanced Institute of Science and Technology": 1.0, "Hansung University": 1.0}, "Authors": ["Isaak Yang", "Sung-Ae Jung", "Kwang-Hyun Cho"]}]}, {"DBLP title": "Bias-Induced Healing of $V_{\\text {min}}$ Failures in Advanced SRAM Arrays.", "DBLP authors": ["Randy W. Mann", "William McMahon", "Yoann Mamy Randriamihaja", "Yuncheng Song", "Ajay Anand Kallianpur", "Sheng Xie", "Akhilesh Gautam", "Joseph Versaggi", "Biju Parameshwaran", "Chad E. Weintraub"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2598160", "OA papers": [{"PaperId": "https://openalex.org/W2518395263", "PaperTitle": "Bias-Induced Healing of $V_{\\text {min}}$ Failures in Advanced SRAM Arrays", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"GlobalFoundries (United States)": 9.0, "Synopsys (United States)": 1.0}, "Authors": ["Randy W. Mann", "William M. McMahon", "Yoann Mamy Randriamihaja", "Yuncheng Song", "Ajay Anand Kallianpur", "Sheng Quan Xie", "Akhilesh Gautam", "Joseph Versaggi", "B. Parameshwaran", "C. Weintraub"]}]}, {"DBLP title": "Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput.", "DBLP authors": ["Zhan-Hui Li", "Tao-Tao Zhu", "Zhi-Jian Chen", "Jian-Yi Meng", "Xiaoyan Xiang", "Xiaolang Yan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2587810", "OA papers": [{"PaperId": "https://openalex.org/W2492474754", "PaperTitle": "Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 1.8333333333333333, "Zhejiang University": 1.8333333333333333, "Fudan University": 2.3333333333333335}, "Authors": ["Zhanhui Li", "Taotao Zhu", "Zhijian J. Chen", "Jianyi Meng", "Xiaoyan Xiang", "Xiaolang Yan"]}]}, {"DBLP title": "A Variation-Aware Adaptive Fuzzy Control System for Thermal Management of Microprocessors.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2596338", "OA papers": [{"PaperId": "https://openalex.org/W2508314391", "PaperTitle": "A Variation-Aware Adaptive Fuzzy Control System for Thermal Management of Microprocessors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 1.0, "Hong Kong University of Science and Technology": 1.0, "National University of Singapore": 1.0}, "Authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"]}]}, {"DBLP title": "A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression.", "DBLP authors": ["Michael Cheah", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2596708", "OA papers": [{"PaperId": "https://openalex.org/W2515668394", "PaperTitle": "A 100-mA, 99.11% Current Efficiency, 2-mV<sub>pp</sub> Ripple Digitally Controlled LDO With Active Ripple Suppression", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Arizona State University": 4.0}, "Authors": ["Michael Cheah", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"]}]}, {"DBLP title": "An Efficient Fast Switching Procedure for Stepwise Capacitor Chargers.", "DBLP authors": ["Ata Khorami", "Mohammad Sharifkhani"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2599029", "OA papers": [{"PaperId": "https://openalex.org/W2517507514", "PaperTitle": "An Efficient Fast Switching Procedure for Stepwise Capacitor Chargers", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Ata Khorami", "Mohammad Sharifkhani"]}]}, {"DBLP title": "A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding.", "DBLP authors": ["Jian-Bin Zhou", "Dajiang Zhou", "Shihao Wang", "Shuping Zhang", "Takeshi Yoshimura", "Satoshi Goto"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2593581", "OA papers": [{"PaperId": "https://openalex.org/W2511206786", "PaperTitle": "A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Waseda University": 6.0}, "Authors": ["Jianbin Zhou", "Dajiang Zhou", "Shihao Wang", "Shuping Zhang", "Takeshi Yoshimura", "Satoshi Goto"]}]}, {"DBLP title": "FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers.", "DBLP authors": ["Pingxiuqi Chen", "Shaik Nazeem Basha", "Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Jiafeng Xie"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2600568", "OA papers": [{"PaperId": "https://openalex.org/W2517807188", "PaperTitle": "FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Wright State University": 3.0, "Rochester Institute of Technology": 2.0}, "Authors": ["Pingxiuqi Chen", "Shaik Nazeem Basha", "Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Jiafeng Xie"]}]}, {"DBLP title": "Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix-Vector Product Decomposition.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chia-Chen Fan", "Shyan-Ming Yuan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2605183", "OA papers": [{"PaperId": "https://openalex.org/W2521340483", "PaperTitle": "Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix\u2013Vector Product Decomposition", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Lunghwa University of Science and Technology": 1.0, "Nanyang Technological University": 1.0, "National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chia-Chen Fan", "Shyan-Ming Yuan"]}]}, {"DBLP title": "Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map.", "DBLP authors": ["Zhiheng Wang", "Ryan N. Goh", "Kia Bazargan", "Arnd Scheel", "Naman Saraf"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2598359", "OA papers": [{"PaperId": "https://openalex.org/W2508755547", "PaperTitle": "Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Twin Cities Orthopedics": 2.5, "University of Minnesota": 2.5}, "Authors": ["Zhiheng Wang", "Ryan Goh", "Kia Bazargan", "Arnd Scheel", "Naman Saraf"]}]}, {"DBLP title": "An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design.", "DBLP authors": ["Moon Gi Seok", "Tag Gon Kim", "Chang Beom Choi", "Daejin Park"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2594948", "OA papers": [{"PaperId": "https://openalex.org/W2511742440", "PaperTitle": "An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Handong Global University": 1.0, "Kyungpook National University": 1.0}, "Authors": ["Moon Gi Seok", "Tag Gon Kim", "Chang Won Choi", "Daejin Park"]}]}, {"DBLP title": "Optimized Design of an LSSD Scan Cell.", "DBLP authors": ["Leonardo Rezende Juracy", "Matheus Trevisan Moreira", "Felipe Augusto Kuentzer", "Alexandre de Morais Amory"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2589548", "OA papers": [{"PaperId": "https://openalex.org/W2491977189", "PaperTitle": "Optimized Design of an LSSD Scan Cell", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 4.0}, "Authors": ["Leonardo R. Juracy", "Matheus T. Moreira", "Felipe A. Kuentzer", "Alexandre M. Amory"]}]}, {"DBLP title": "Closed-Form Expressions for I/O Simultaneous Switching Noise Revisited.", "DBLP authors": ["Hailang Wang", "Emre Salman"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2584387", "OA papers": [{"PaperId": "https://openalex.org/W2486552647", "PaperTitle": "Closed-Form Expressions for I/O Simultaneous Switching Noise Revisited", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stony Brook University": 2.0}, "Authors": ["Hailang Wang", "Emre Salman"]}]}, {"DBLP title": "Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources.", "DBLP authors": ["Derui Kong", "Dongwon Seo", "Sang Min Lee"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2597182", "OA papers": [{"PaperId": "https://openalex.org/W2518583622", "PaperTitle": "Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 1.0, "Qualcomm (United States)": 2.0}, "Authors": ["Derui Kong", "Dongwon Seo", "Sang Yup Lee"]}]}, {"DBLP title": "Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application.", "DBLP authors": ["Ji-Hoon Park", "Hyun-Seung Seo", "Bai-Sun Kong"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2595627", "OA papers": [{"PaperId": "https://openalex.org/W2509650346", "PaperTitle": "Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sungkyunkwan University": 3.0}, "Authors": ["Ji-Won Park", "Hyun-Seung Seo", "Bai-Sun Kong"]}]}, {"DBLP title": "Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement.", "DBLP authors": ["Chung-Shiang Wu", "Hui-Hsuan Lee", "Po-Hung Chen", "Wei Hwang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2592537", "OA papers": [{"PaperId": "https://openalex.org/W2503293132", "PaperTitle": "Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chung-Shiang Wu", "Hui-Hsuan Lee", "Po Chun Chen", "Wei Hwang"]}]}, {"DBLP title": "All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface.", "DBLP authors": ["Kihwan Seong", "Won-Cheol Lee", "Byungsub Kim", "Jae-Yoon Sim", "Hong-June Park"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2600267", "OA papers": [{"PaperId": "https://openalex.org/W2513581041", "PaperTitle": "All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pohang University of Science and Technology": 5.0}, "Authors": ["Kihwan Seong", "Won Young Lee", "Byungsub Kim", "Jae-Yoon Sim", "Hong-June Park"]}]}, {"DBLP title": "A Way-Filtering-Based Dynamic Logical-Associative Cache Architecture for Low-Energy Consumption.", "DBLP authors": ["Jungwoo Park", "Jongmin Lee", "Soontae Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2603164", "OA papers": [{"PaperId": "https://openalex.org/W2508806323", "PaperTitle": "A Way-Filtering-Based Dynamic Logical\u2013Associative Cache Architecture for Low-Energy Consumption", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Institute of Science & Technology Information": 3.0}, "Authors": ["Jung-Woo Park", "Jongmin Lee", "Soontae Kim"]}]}, {"DBLP title": "High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis.", "DBLP authors": ["Mengshuo Wang", "Changhao Yan", "Xin Li", "Dian Zhou", "Xuan Zeng"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2601606", "OA papers": [{"PaperId": "https://openalex.org/W2519965010", "PaperTitle": "High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Mengshuo Wang", "Changhao Yan", "Xin Li", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability Enhancements.", "DBLP authors": ["Yen-Hao Chen", "Yi-Lun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2614993", "OA papers": [{"PaperId": "https://openalex.org/W2541761778", "PaperTitle": "A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability Enhancements", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0, "Yuan Ze University": 1.0, "Jiangnan University": 1.0}, "Authors": ["Yen-Hao Chen", "Yilun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"]}]}, {"DBLP title": "Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh.", "DBLP authors": ["Menglong Guan", "Lei Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606085", "OA papers": [{"PaperId": "https://openalex.org/W2519429311", "PaperTitle": "Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Menglong Guan", "Lei Wang"]}]}, {"DBLP title": "Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares.", "DBLP authors": ["Jooyoung Kim", "Woosung Lee", "Keewon Cho", "Sungho Kang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606499", "OA papers": [{"PaperId": "https://openalex.org/W2522720996", "PaperTitle": "Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Jooyoung Kim", "Woosung Lee", "Keewon Cho", "Sungho Kang"]}]}, {"DBLP title": "On Microarchitectural Mechanisms for Cache Wearout Reduction.", "DBLP authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy M. Jones"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2625809", "OA papers": [{"PaperId": "https://openalex.org/W2558474427", "PaperTitle": "On Microarchitectural Mechanisms for Cache Wearout Reduction", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "University of Cambridge": 2.0}, "Authors": ["Alejandro Valero", "Negar Miralaei", "Salvador Petit", "Julio Sahuquillo", "Timothy W. Jones"]}]}, {"DBLP title": "A Flexible Continuous-Time \u0394 \u03a3 ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures.", "DBLP authors": ["Yang Xu", "Xinwang Zhang", "Zhihua Wang", "Baoyong Chi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2611518", "OA papers": [{"PaperId": "https://openalex.org/W2527797349", "PaperTitle": "A Flexible Continuous-Time $\\Delta \\Sigma $ ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 4.0}, "Authors": ["Yang Xu", "Xinwang Zhang", "Zhihua Wang", "Baoyong Chi"]}]}, {"DBLP title": "A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma-Delta Modulator Using Dynamically Biased Op Amp Sharing.", "DBLP authors": ["Je-Kwang Cho"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2604255", "OA papers": [{"PaperId": "https://openalex.org/W2520303313", "PaperTitle": "A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma\u2013Delta Modulator Using Dynamically Biased Op Amp Sharing", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"LG Corporation (South Korea)": 1.0}, "Authors": ["Je-Kwang Cho"]}]}, {"DBLP title": "An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2615306", "OA papers": [{"PaperId": "https://openalex.org/W2559852827", "PaperTitle": "An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Babak Zamanlooy", "Mitra Mirhassani"]}]}, {"DBLP title": "Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices.", "DBLP authors": ["Qing Dong", "Kaiyuan Yang", "Laura Fick", "David Fick", "David T. Blaauw", "Dennis Sylvester"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2622224", "OA papers": [{"PaperId": "https://openalex.org/W2559017022", "PaperTitle": "Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Qing Dong", "Kaiyuan Yang", "Laura J. Fick", "David Fick", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "An All-MOSFET Sub-1-V Voltage Reference With a - 51 -dB PSR up to 60 MHz.", "DBLP authors": ["Nashiru Alhassan", "Zekun Zhou", "Edgar S\u00e1nchez-Sinencio"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2614438", "OA papers": [{"PaperId": "https://openalex.org/W2531094437", "PaperTitle": "An All-MOSFET Sub-1-V Voltage Reference With a \u201451 \u2013dB PSR up to 60 MHz", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Analog Devices (United States)": 1.5, "Texas A&M University": 1.5}, "Authors": ["Nashiru Alhassan", "Zekun Zhou", "Edgar Sanchez Sinencio"]}]}, {"DBLP title": "A 2.4-3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique.", "DBLP authors": ["Zhao Zhang", "Liyuan Liu", "Peng Feng", "Nanjian Wu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2619362", "OA papers": [{"PaperId": "https://openalex.org/W2555194434", "PaperTitle": "A 2.4\u20133.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Institute of Semiconductors": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Zhao Zhang", "Liyuan Liu", "Peng Feng", "Nanjian Wu"]}]}, {"DBLP title": "Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding.", "DBLP authors": ["Dong Xiang", "Xiaoqing Wen", "Laung-Terng Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606248", "OA papers": [{"PaperId": "https://openalex.org/W2523211787", "PaperTitle": "Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Tsinghua University": 1.0, "Kyushu Institute of Technology": 1.0, "Syntek Technologies (United States)": 1.0}, "Authors": ["Dong Xiang", "Xiaoqing Wen", "Laung-Terng Wang"]}]}, {"DBLP title": "Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems.", "DBLP authors": ["Saba Amanollahi", "Ghassem Jaberipur"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2604346", "OA papers": [{"PaperId": "https://openalex.org/W2519664091", "PaperTitle": "Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shahid Beheshti University": 2.0}, "Authors": ["Saba Amanollahi", "Ghassem Jaberipur"]}]}, {"DBLP title": "Modular Active Charge Balancing for Scalable Battery Packs.", "DBLP authors": ["Swaminathan Narayanaswamy", "Matthias Kauer", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2611526", "OA papers": [{"PaperId": "https://openalex.org/W2537755513", "PaperTitle": "Modular Active Charge Balancing for Scalable Battery Packs", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Department of Embedded Systems, TUM CREATE, Singapore": 4.0, "Technical University of Munich": 1.0}, "Authors": ["Swaminathan Narayanaswamy", "Matthias Kauer", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty"]}]}, {"DBLP title": "Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications.", "DBLP authors": ["David Cavalheiro", "Francesc Moll", "Stanimir Stoyanov Valtchev"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2617203", "OA papers": [{"PaperId": "https://openalex.org/W2544734370", "PaperTitle": "Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Department of Electronic Engineering, Polytechnic University of Catalonia, Barcelona, Spain": 2.0, "University of Lisbon": 1.0}, "Authors": ["David Cavalheiro", "Francesc Moll", "Stanimir Valtchev"]}]}, {"DBLP title": "A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity Modeling.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2616840", "OA papers": [{"PaperId": "https://openalex.org/W2545512137", "PaperTitle": "A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity Modeling", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tokyo Institute of Technology": 2.0, "Toshiba (Japan)": 2.0}, "Authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"]}]}, {"DBLP title": "Bias Temperature Instability Mitigation via Adaptive Cache Size Management.", "DBLP authors": ["Nezam Rohbani", "Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606579", "OA papers": [{"PaperId": "https://openalex.org/W2521210839", "PaperTitle": "Bias Temperature Instability Mitigation via Adaptive Cache Size Management", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Sharif University of Technology": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Nezam Rohbani", "Mojtaba Ebrahimi", "Seyed Ghassem Miremadi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs.", "DBLP authors": ["Myat Thu Linn Aung", "Takefumi Yoshikawa", "Chuan Seng Tan", "Tony Tae-Hyoung Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2623659", "OA papers": [{"PaperId": "https://openalex.org/W2563978724", "PaperTitle": "Yield Enhancement of Face-to-Face Cu\u2013Cu Bonding With Dual-Mode Transceivers in 3DICs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 3.0, "National Institute of Technology, Nagano College": 1.0}, "Authors": ["Myat Moe Thwe Aung", "Takefumi Yoshikawa", "Chuan Seng Tan", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "In Situ Error Detection Techniques in Ultralow Voltage Pipelines: Analysis and Optimizations.", "DBLP authors": ["Wei Jin", "Seongjong Kim", "Weifeng He", "Zhigang Mao", "Mingoo Seok"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2625598", "OA papers": [{"PaperId": "https://openalex.org/W2554231239", "PaperTitle": "&lt;italic&gt;In Situ&lt;/italic&gt; Error Detection Techniques in Ultralow Voltage Pipelines: Analysis and Optimizations", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Columbia University": 3.0, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Wei Jin", "Seong-Jong Kim", "Weifeng He", "Zhigang Mao", "Mingoo Seok"]}]}, {"DBLP title": "A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS.", "DBLP authors": ["Immanuel Raja", "Vishal Khatri", "Zaira Zahir", "Gaurab Banerjee"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2614695", "OA papers": [{"PaperId": "https://openalex.org/W2545422235", "PaperTitle": "A 0.1\u20132-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Science Bangalore": 4.0}, "Authors": ["Immanuel Raja", "Vishal Khatri", "Zaira Zahir", "Gaurab Banerjee"]}]}, {"DBLP title": "CMCS: Current-Mode Clock Synthesis.", "DBLP authors": ["Riadul Islam", "Matthew R. Guthaus"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2605580", "OA papers": [{"PaperId": "https://openalex.org/W2518702004", "PaperTitle": "CMCS: Current-Mode Clock Synthesis", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Riadul Islam", "Matthew R. Guthaus"]}]}, {"DBLP title": "Delay Analysis for Current Mode Threshold Logic Gate Designs.", "DBLP authors": ["Chandra Babu Dara", "Themistoklis Haniotakis", "Spyros Tragoudas"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2608953", "OA papers": [{"PaperId": "https://openalex.org/W2529692069", "PaperTitle": "Delay Analysis for Current Mode Threshold Logic Gate Designs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Broadcom (United States)": 1.0, "Southern Illinois University Carbondale": 2.0}, "Authors": ["Chandra Babu Dara", "Themistoklis Haniotakis", "Spyros Tragoudas"]}]}, {"DBLP title": "RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers.", "DBLP authors": ["Ayesha Khalid", "Goutam Paul", "Anupam Chattopadhyay"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606554", "OA papers": [{"PaperId": "https://openalex.org/W2525763525", "PaperTitle": "RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Queen's University Belfast": 1.0, "Indian Statistical Institute": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Ayesha Khalid", "Goutam Paul", "Anupam Chattopadhyay"]}]}, {"DBLP title": "DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication.", "DBLP authors": ["Fatemeh Tehranipoor", "Nima Karimian", "Wei Yan", "John A. Chandy"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2606658", "OA papers": [{"PaperId": "https://openalex.org/W2525711947", "PaperTitle": "DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication", "Year": 2017, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"University of Connecticut": 4.0}, "Authors": ["Fatemeh Tehranipoor", "Nima Karimian", "Wei Yan", "Chandy C. John"]}]}, {"DBLP title": "High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder.", "DBLP authors": ["Syed Mohsin Abbas", "YouZhe Fan", "Ji Chen", "Chi-Ying Tsui"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2620998", "OA papers": [{"PaperId": "https://openalex.org/W2555199883", "PaperTitle": "High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Hong Kong University of Science and Technology": 4.0}, "Authors": ["Syed Abbas", "YouZhe Fan", "Ji Chen", "Chi-Ying Tsui"]}]}, {"DBLP title": "Trimodal Scan-Based Test Paradigm.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Chen Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2608984", "OA papers": [{"PaperId": "https://openalex.org/W2524537451", "PaperTitle": "Trimodal Scan-Based Test Paradigm", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Mentor Technologies": 4.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Cheng Wang"]}]}, {"DBLP title": "Multicast-Aware High-Performance Wireless Network-on-Chip Architectures.", "DBLP authors": ["Karthi Duraisamy", "Yuankun Xue", "Paul Bogdan", "Partha Pratim Pande"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2612647", "OA papers": [{"PaperId": "https://openalex.org/W2531531221", "PaperTitle": "Multicast-Aware High-Performance Wireless Network-on-Chip Architectures", "Year": 2017, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Washington State University": 2.0, "University of Southern California": 2.0}, "Authors": ["Karthi Duraisamy", "Yuankun Xue", "Paul Bogdan", "Partha Pratim Pande"]}]}, {"DBLP title": "Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis.", "DBLP authors": ["Cong Hao", "Jianmo Ni", "Nan Wang", "Takeshi Yoshimura"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2607758", "OA papers": [{"PaperId": "https://openalex.org/W2522602720", "PaperTitle": "Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Kitakyushu": 2.0, "Shanghai Jiao Tong University": 1.0, "East China University of Science and Technology": 1.0}, "Authors": ["Cong Hao", "Jianmo Ni", "Nan Wang", "Takeshi Yoshimura"]}]}, {"DBLP title": "A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications.", "DBLP authors": ["S. Rasool Hosseini", "Mehdi Saberi", "Reza Lotfi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2604377", "OA papers": [{"PaperId": "https://openalex.org/W2522145311", "PaperTitle": "A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Ferdowsi University of Mashhad": 2.5, "Delft University of Technology": 0.5}, "Authors": ["Seyed Ali Hosseini", "Mehdi Saberi", "Reza Lotfi"]}]}, {"DBLP title": "High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations.", "DBLP authors": ["Guanghui Hu", "Jin Sha", "Zhongfeng Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2608921", "OA papers": [{"PaperId": "https://openalex.org/W2524131723", "PaperTitle": "High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Guanghui Hu", "Jin Sha", "Zhongfeng Wang"]}]}, {"DBLP title": "An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias.", "DBLP authors": ["Fengjuan Wang", "Ningmei Yu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2620460", "OA papers": [{"PaperId": "https://openalex.org/W2550235918", "PaperTitle": "An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Xi'an University of Technology": 2.0}, "Authors": ["Fengjuan Wang", "Ningmei Yu"]}]}, {"DBLP title": "Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\\mathrm {cm}}$ -Based Switching.", "DBLP authors": ["Dezhi Xing", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Fan Ye", "Junyan Ren", "Seng-Pan U", "Rui Paulo Martins"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2610864", "OA papers": [{"PaperId": "https://openalex.org/W2529031619", "PaperTitle": "Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\\mathrm {cm}}$ -Based Switching", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"City University of Macau": 6.0, "Fudan University": 2.0}, "Authors": ["Dezhi Xing", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Fan Ye", "Junyan Ren", "Seng-Pan U", "Rui P. Martins"]}]}, {"DBLP title": "Probability-Driven Multibit Flip-Flop Integration With Clock Gating.", "DBLP authors": ["Doron Gluzer", "Shmuel Wimer"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2614004", "OA papers": [{"PaperId": "https://openalex.org/W2531311033", "PaperTitle": "Probability-Driven Multibit Flip-Flop Integration With Clock Gating", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Bar-Ilan University": 2.0}, "Authors": ["Doron Gluzer", "Shmuel Wimer"]}]}, {"DBLP title": "Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation.", "DBLP authors": ["Jaewon Jang", "Minho Cheong", "Jin-Ho Ahn", "Sung Kyu Lim", "Sungho Kang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2623810", "OA papers": [{"PaperId": "https://openalex.org/W2554363318", "PaperTitle": "Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yonsei University": 3.0, "Hoseo University": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Jae Eun Jang", "Minho Cheong", "Jinho Ahn", "Sung Kyu Lim", "Sungho Kang"]}]}, {"DBLP title": "Power-Gated 9T SRAM Cell for Low-Energy Operation.", "DBLP authors": ["Tae Woo Oh", "Hanwool Jeong", "Kyoman Kang", "Juhyun Park", "Younghwi Yang", "Seong-Ook Jung"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2623601", "OA papers": [{"PaperId": "https://openalex.org/W2549127863", "PaperTitle": "Power-Gated 9T SRAM Cell for Low-Energy Operation", "Year": 2017, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Yonsei University": 6.0}, "Authors": ["Tae Kwang Oh", "Hanwool Jeong", "Kyoman Kang", "Juhyun Park", "Younghwi Yang", "Seong-Ook Jung"]}]}, {"DBLP title": "Hardware Implementation for Real-Time Haze Removal.", "DBLP authors": ["Bin Zhang", "Jizhong Zhao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2622404", "OA papers": [{"PaperId": "https://openalex.org/W2555749294", "PaperTitle": "Hardware Implementation for Real-Time Haze Removal", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Xi'an Jiaotong University": 2.0}, "Authors": ["Bin Zhang", "Jizhong Zhao"]}]}, {"DBLP title": "10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage.", "DBLP authors": ["Naeem Maroof", "Bai-Sun Kong"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2637918", "OA papers": [{"PaperId": "https://openalex.org/W2567716718", "PaperTitle": "10T SRAM Using Half- $V_{\\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Sungkyunkwan University": 2.0}, "Authors": ["Naeem Maroof", "Bai-Sun Kong"]}]}, {"DBLP title": "A Smaller, Faster, and More Energy-Efficient Complementary STT-MRAM Cell Uses Three Transistors and a Ground Grid: More Is Actually Less.", "DBLP authors": ["Raf Appeltans", "Praveen Raghavan", "Gouri Sankar Kar", "Arnaud Furn\u00e9mont", "Liesbet Van der Perre", "Wim Dehaene"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633004", "OA papers": [{"PaperId": "https://openalex.org/W2560292000", "PaperTitle": "A Smaller, Faster, and More Energy-Efficient Complementary STT-MRAM Cell Uses Three Transistors and a Ground Grid: More Is Actually Less", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"KU Leuven": 3.0, "Imec": 3.0}, "Authors": ["Raf Appeltans", "Praveen Raghavan", "Gouri Sankar Kar", "Arnaud Furnemont", "Liesbet Van der Perre", "Wim Dehaene"]}]}, {"DBLP title": "Compressed On-Chip Framebuffer Cache for Low-Power Display Systems.", "DBLP authors": ["Donkyu Baek", "Naehyuck Chang", "Donghwa Shin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2636849", "OA papers": [{"PaperId": "https://openalex.org/W2571062188", "PaperTitle": "Compressed On-Chip Framebuffer Cache for Low-Power Display Systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Yeungnam University": 1.0}, "Authors": ["Donkyu Baek", "Naehyuck Chang", "Donghwa Shin"]}]}, {"DBLP title": "Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges.", "DBLP authors": ["Fernando Garc\u00eda-Redondo", "Pablo Royer", "Marisa L\u00f3pez-Vallejo", "Hernan Aparicio", "Pablo Ituero", "Carlos A. L\u00f3pez-Barrio"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2634083", "OA papers": [{"PaperId": "https://openalex.org/W2567355330", "PaperTitle": "Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Madrid": 6.0}, "Authors": ["Fernando Garcia-Redondo", "Pablo Royer", "Marisa Lopez-Vallejo", "Hernan Aparicio", "Pablo Ituero", "Carlos A. L\u00f3pez-Barrio"]}]}, {"DBLP title": "Fast Writeable Block-Aware Cache Update Policy for Spin-Transfer-Torque RAM.", "DBLP authors": ["Ju Hee Choi", "Jong Wook Kwak"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2637897", "OA papers": [{"PaperId": "https://openalex.org/W2562733819", "PaperTitle": "Fast Writeable Block-Aware Cache Update Policy for Spin-Transfer-Torque RAM", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Computer Science and Engineering Seoul National University Seoul, South Korea": 1.0, "Yeungnam University": 1.0}, "Authors": ["Ju Won Choi", "Jong Hwan Kwak"]}]}, {"DBLP title": "Fast Bit Screening of Automotive Grade EEPROMs - Continuous Improvement Exercise.", "DBLP authors": ["Peter G. Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2634589", "OA papers": [{"PaperId": "https://openalex.org/W2562125644", "PaperTitle": "Fast Bit Screening of Automotive Grade EEPROMs\u2014Continuous Improvement Exercise", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"AMS (Austria)": 3.0}, "Authors": ["Peter Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger"]}]}, {"DBLP title": "A 0.13-\u00b5m CMOS Dynamically Reconfigurable Charge Pump for Electrostatic MEMS Actuation.", "DBLP authors": ["Abdul Hafiz Alameh", "Frederic Nabki"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2629439", "OA papers": [{"PaperId": "https://openalex.org/W2560778774", "PaperTitle": "A 0.13- $\\mu \\text{m}$ CMOS Dynamically Reconfigurable Charge Pump for Electrostatic MEMS Actuation", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Quebec at Montreal": 2.0}, "Authors": ["Abdul Hafiz Alameh", "Frederic Nabki"]}]}, {"DBLP title": "A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC-DC Converter.", "DBLP authors": ["Sae Kyu Lee", "Tao Tong", "Xuan Zhang", "David M. Brooks", "Gu-Yeon Wei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633805", "OA papers": [{"PaperId": "https://openalex.org/W2564320614", "PaperTitle": "A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC\u2013DC Converter", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Harvard University": 5.0}, "Authors": ["Sae Hwan Lee", "Tao Tong", "X. Y. Zhang", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator.", "DBLP authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Huawei Li", "Yuanqing Cheng", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2644279", "OA papers": [{"PaperId": "https://openalex.org/W2580984468", "PaperTitle": "STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Lili Song", "Ying Wang", "Yinhe Han", "Huawei Li", "Yuanqing Cheng", "Xiaowei Li"]}]}, {"DBLP title": "A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission.", "DBLP authors": ["Xiaoyin Bai", "Zhi-Hui Kong", "Liter Siek"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2626301", "OA papers": [{"PaperId": "https://openalex.org/W2558408091", "PaperTitle": "A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Xiaoyin Bai", "Zhi Hui Kong", "Liter Siek"]}]}, {"DBLP title": "A 0.45 V 147-375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures.", "DBLP authors": ["Chio-In Ieong", "Mingzhong Li", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Rui Paulo Martins"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2638826", "OA papers": [{"PaperId": "https://openalex.org/W2568798037", "PaperTitle": "A 0.45 V 147\u2013375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"City University of Macau": 4.0, "State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 1.0, "University of Macau": 1.0}, "Authors": ["Chio-In Ieong", "Mingzhong Li", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Rui P. Martins"]}]}, {"DBLP title": "A Pipelined Parallel Hardware Architecture for 2-D Real-Time Electrical Capacitance Tomography Imaging Using Interframe Correlation.", "DBLP authors": ["Mahmoud M\u00e9ribout", "Samir Teniou"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2636184", "OA papers": [{"PaperId": "https://openalex.org/W2571674088", "PaperTitle": "A Pipelined Parallel Hardware Architecture for 2-D Real-Time Electrical Capacitance Tomography Imaging Using Interframe Correlation", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"American Petroleum Institute": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Constantine": 1.0}, "Authors": ["Mahmoud Meribout", "Samir Teniou"]}]}, {"DBLP title": "Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor.", "DBLP authors": ["Yufeng Tong", "Wei Zhang", "Yung-Cheng Ma", "Yanyan Liu", "Yu Liang", "Tai Zhang", "Haowen Luo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2636419", "OA papers": [{"PaperId": "https://openalex.org/W2562883411", "PaperTitle": "Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 5.0, "Chang Gung University": 1.0, "Nankai University": 1.0}, "Authors": ["Yufeng Tong", "Wei Zhang", "Yung-Dae Ma", "Yanyan Liu", "Yu Chih Liang", "Tai Ming Zhang", "Haowen Luo"]}]}, {"DBLP title": "Low-Complexity Transformed Encoder Architectures for Quasi-Cyclic Nonbinary LDPC Codes Over Subfields.", "DBLP authors": ["Xinmiao Zhang", "Ying Tai"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2630055", "OA papers": [{"PaperId": "https://openalex.org/W2559877734", "PaperTitle": "Low-Complexity Transformed Encoder Architectures for Quasi-Cyclic Nonbinary LDPC Codes Over Subfields", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Western Digital (United States)": 2.0}, "Authors": ["Xinmiao Zhang", "Ying Tai"]}]}, {"DBLP title": "Dual-Quality 4: 2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers.", "DBLP authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2643003", "OA papers": [{"PaperId": "https://openalex.org/W2577531088", "PaperTitle": "Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers", "Year": 2017, "CitationCount": 135, "EstimatedCitation": 135, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "An FPGA-Based Hardware Accelerator for Traffic Sign Detection.", "DBLP authors": ["Weijing Shi", "Xin Li", "Zhiyi Yu", "Gary Overett"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2631428", "OA papers": [{"PaperId": "https://openalex.org/W2566778546", "PaperTitle": "An FPGA-Based Hardware Accelerator for Traffic Sign Detection", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Carnegie Mellon University": 2.0, "SYSU-CMU Joint Institute of Engineering, Sun Yat-sen University, Guangzhou, China": 2.0}, "Authors": ["Weijing Shi", "Xin Li", "Zhiyi Yu", "Gary Overett"]}]}, {"DBLP title": "A 65-nm CMOS Constant Current Source With Reduced PVT Variation.", "DBLP authors": ["Dong Wang", "Xiao Liang Tan", "Pak Kwong Chan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633566", "OA papers": [{"PaperId": "https://openalex.org/W2564437568", "PaperTitle": "A 65-nm CMOS Constant Current Source With Reduced PVT Variation", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Ben Zhong Tang", "Xiao Tan", "Pak H. Chan"]}]}, {"DBLP title": "An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock.", "DBLP authors": ["Pil-Ho Lee", "Han-Yeol Lee", "Hyun Bae Lee", "Young-Chan Jang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2639289", "OA papers": [{"PaperId": "https://openalex.org/W2569442941", "PaperTitle": "An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kumoh National Institute of Technology": 3.0, "SK hynix Semicond. Inc., Icheon, South Korea": 1.0}, "Authors": ["Pil-Ho Lee", "Han-Yeol Lee", "Hyun-Bae Lee", "Young-Chan Jang"]}]}, {"DBLP title": "Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure.", "DBLP authors": ["Vasileios Tenentes", "Daniele Rossi", "Sheng Yang", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Steve R. Gunn"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2626218", "OA papers": [{"PaperId": "https://openalex.org/W2557849386", "PaperTitle": "Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Southampton": 4.0, "ARM (United Kingdom)": 1.0, "University of Liverpool": 1.0}, "Authors": ["Vasileios Tenentes", "Daniele Rossi", "Sheng Yang", "Saqib Khursheed", "Bashir M. Al-Hashimi", "Steve R. Gunn"]}]}, {"DBLP title": "Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch.", "DBLP authors": ["Reza Ramezani", "Yasser Sedaghat", "Juan Antonio Clemente"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2631724", "OA papers": [{"PaperId": "https://openalex.org/W2560334800", "PaperTitle": "Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Ferdowsi University of Mashhad": 2.0, "Universidad Complutense de Madrid": 1.0}, "Authors": ["Reza Ramezani", "Yasser Sedaghat", "Juan Antonio Clemente"]}]}, {"DBLP title": "Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2630315", "OA papers": [{"PaperId": "https://openalex.org/W2562178221", "PaperTitle": "Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Data-Pattern-Aware Error Prevention Technique to Improve System Reliability.", "DBLP authors": ["Jie Guo", "Danghui Wang", "Zili Shao", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2642055", "OA papers": [{"PaperId": "https://openalex.org/W2577238813", "PaperTitle": "Data-Pattern-Aware Error Prevention Technique to Improve System Reliability", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 2.0, "Northwestern Polytechnical University": 1.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Jie Guo", "Danghui Wang", "Zili Shao", "Yi Chen"]}]}, {"DBLP title": "Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier.", "DBLP authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Daniel Kraak", "Said Hamdioui", "Halil Kukner", "Pieter Weckx", "Praveen Raghavan", "Francky Catthoor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2643618", "OA papers": [{"PaperId": "https://openalex.org/W2579352521", "PaperTitle": "Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Delft University of Technology": 4.0, "GlobalFoundries (Singapore)": 1.0, "KU Leuven": 1.5, "Imec": 1.5}, "Authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Daniel Kraak", "Said Hamdioui", "Halil Kukner", "Pieter Weckx", "Praveen Raghavan", "Francky Catthoor"]}]}, {"DBLP title": "Scalable Device Array for Statistical Characterization of BTI-Related Parameters.", "DBLP authors": ["Hiromitsu Awano", "Shumpei Morita", "Takashi Sato"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2638021", "OA papers": [{"PaperId": "https://openalex.org/W2570862532", "PaperTitle": "Scalable Device Array for Statistical Characterization of BTI-Related Parameters", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Tokyo": 1.0, "Kyoto University": 2.0}, "Authors": ["Hiromitsu Awano", "Shumpei Morita", "Takashi Sato"]}]}, {"DBLP title": "COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits.", "DBLP authors": ["Manjari Pradhan", "Bhargab B. Bhattacharya"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2642343", "OA papers": [{"PaperId": "https://openalex.org/W2573190209", "PaperTitle": "COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Statistical Institute": 2.0}, "Authors": ["Manjari Pradhan", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays.", "DBLP authors": ["Yun-Jui Li", "Ching-Yi Huang", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2639533", "OA papers": [{"PaperId": "https://openalex.org/W2568796566", "PaperTitle": "Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0, "University of Notre Dame": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Yun-Jui Li", "Ching-Yi Huang", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm.", "DBLP authors": ["Hyuk Ryu", "Eun-Taek Sung", "Sangyong Park", "Je-Kwang Cho", "Donghyun Baek"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2627578", "OA papers": [{"PaperId": "https://openalex.org/W2558930851", "PaperTitle": "Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hyuk Ryu", "Eun-Taek Sung", "Sang-Yong Park", "Je-Kwang Cho", "Donghyun Baek"]}]}, {"DBLP title": "Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction.", "DBLP authors": ["Shraddha Bodhe", "Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2628321", "OA papers": [{"PaperId": "https://openalex.org/W2559909657", "PaperTitle": "Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 2.0}, "Authors": ["Shraddha Bodhe", "Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"]}]}, {"DBLP title": "Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs.", "DBLP authors": ["Yu Liu", "Yier Jin", "Aria Nosratinia", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633348", "OA papers": [{"PaperId": "https://openalex.org/W2566015346", "PaperTitle": "Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs", "Year": 2017, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"The University of Texas at Dallas": 3.0, "University of Central Florida": 1.0}, "Authors": ["Yu Liu", "Yier Jin", "Aria Nosratinia", "Yiorgos Makris"]}]}, {"DBLP title": "Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design.", "DBLP authors": ["Jiliang Zhang", "Lele Liu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2619682", "OA papers": [{"PaperId": "https://openalex.org/W2579318272", "PaperTitle": "Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Hunan University": 1.0, "Northeastern University": 1.0}, "Authors": ["Jiliang Zhang", "Lele Liu"]}]}, {"DBLP title": "Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA.", "DBLP authors": ["Anita Aghaie", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633412", "OA papers": [{"PaperId": "https://openalex.org/W2565470772", "PaperTitle": "Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Rochester Institute of Technology": 2.0, "Florida Atlantic University": 1.0}, "Authors": ["Anita Aghaie", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "Low-Complexity Framework for Movement Classification Using Body-Worn Sensors.", "DBLP authors": ["Dwaipayan Biswas", "Koushik Maharatna", "Goran Panic", "Evangelos B. Mazomenos", "Josy Achner", "Jasmin Klemke", "Michael J\u00f6bges", "Steffen Ortmann"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2641046", "OA papers": [{"PaperId": "https://openalex.org/W2569076780", "PaperTitle": "Low-Complexity Framework for Movement Classification Using Body-Worn Sensors", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Southampton": 2.0, "Innovations for High Performance Microelectronics": 2.0, "University College London": 1.0, "Klinikum Brandenburg": 3.0}, "Authors": ["Dwaipayan Biswas", "Koushik Maharatna", "Goran Panic", "Evangelos B. Mazomenos", "Josy Achner", "Jasmin Klemke", "Michael Jobges", "Steffen Ortmann"]}]}, {"DBLP title": "Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors.", "DBLP authors": ["Sumeet S. Kumar", "Amir Zjajo", "Ren\u00e9 van Leuken"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2642587", "OA papers": [{"PaperId": "https://openalex.org/W2582722821", "PaperTitle": "Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Sumeet Kumar", "Amir Zjajo", "Rene van Leuken"]}]}, {"DBLP title": "A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs.", "DBLP authors": ["Mohammad Ali Montazerolghaem", "Tohid Moosazadeh", "Mohammad Yavari"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2641259", "OA papers": [{"PaperId": "https://openalex.org/W2567786100", "PaperTitle": "A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Amirkabir University of Technology": 3.0}, "Authors": ["Mohammad Ali Montazerolghaem", "Tohid Moosazadeh", "Mohammad Yavari"]}]}, {"DBLP title": "Coordinate Rotation-Based Low Complexity K-Means Clustering Architecture.", "DBLP authors": ["Bhagyaraja Adapa", "Dwaipayan Biswas", "Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya", "Koushik Maharatna"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2633543", "OA papers": [{"PaperId": "https://openalex.org/W2570282309", "PaperTitle": "Coordinate Rotation-Based Low Complexity $K$ -Means Clustering Architecture", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Hyderabad": 4.0, "University of Southampton": 2.0}, "Authors": ["Bhagyaraja Adapa", "Dwaipayan Biswas", "Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya", "Koushik Maharatna"]}]}, {"DBLP title": "Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ.", "DBLP authors": ["Yeongkyo Seo", "Xuanyao Fong", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2631981", "OA papers": [{"PaperId": "https://openalex.org/W2564534017", "PaperTitle": "Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Purdue University West Lafayette": 2.0, "Agency for Science, Technology and Research": 1.0}, "Authors": ["Yeongkyo Seo", "Xuanyao Fong", "Kaushik Roy"]}]}, {"DBLP title": "Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET.", "DBLP authors": ["Hayate Okuhara", "Yu Fujita", "Kimiyoshi Usami", "Hideharu Amano"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2635675", "OA papers": [{"PaperId": "https://openalex.org/W2560982508", "PaperTitle": "Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Keio University": 3.0, "Shibaura Institute of Technology": 1.0}, "Authors": ["Hayate Okuhara", "Yu Fujita", "Kimiyoshi Usami", "Hideharu Amano"]}]}, {"DBLP title": "Resource-Efficient SRAM-Based Ternary Content Addressable Memory.", "DBLP authors": ["Ali Ahmed", "Kyungbae Park", "Sanghyeon Baeg"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2636294", "OA papers": [{"PaperId": "https://openalex.org/W2561621772", "PaperTitle": "Resource-Efficient SRAM-Based Ternary Content Addressable Memory", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Hanyang University": 3.0}, "Authors": ["A. Karim Ahmed", "Kyung-Bae Park", "Sanghyeon Baeg"]}]}, {"DBLP title": "Write-Amount-Aware Management Policies for STT-RAM Caches.", "DBLP authors": ["Hyeonggyu Kim", "Soontae Kim", "Jooheung Lee"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2620168", "OA papers": [{"PaperId": "https://openalex.org/W2550478274", "PaperTitle": "Write-Amount-Aware Management Policies for STT-RAM Caches", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Hyeonggyu Kim", "Soontae Kim", "Jongeun Lee"]}]}, {"DBLP title": "Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology.", "DBLP authors": ["Jing Guo", "Lei Zhu", "Wenyi Liu", "Hai Huang", "Shanshan Liu", "Tianqi Wang", "Liyi Xiao", "Zhigang Mao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645282", "OA papers": [{"PaperId": "https://openalex.org/W2578302800", "PaperTitle": "Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology", "Year": 2017, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"North University of China": 2.0, "Qiqihar University": 1.0, "Harbin University of Science and Technology": 0.3333333333333333, "Tsinghua University": 0.3333333333333333, "Institute of Microelectronics": 0.3333333333333333, "Harbin Institute of Technology": 3.5, "Shanghai Jiao Tong University": 0.5}, "Authors": ["Jing Guo", "Lei Zhu", "Wenyi Liu", "Hai Huang", "Shanshan Liu", "Tianqi Wang", "Liyi Xiao", "Zhigang Mao"]}]}, {"DBLP title": "An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias.", "DBLP authors": ["Xiaole Cui", "Xiaoxin Cui", "Yewen Ni", "Min Miao", "Yufeng Jin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2651141", "OA papers": [{"PaperId": "https://openalex.org/W2589056695", "PaperTitle": "An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Peking University": 2.5, "Institute of Microelectronics": 1.5, "Beijing Information Science & Technology University": 1.0}, "Authors": ["Xiaoxin Cui", "Xiaoxin Cui", "Yewen Ni", "Min Miao", "Jin Yufeng"]}]}, {"DBLP title": "A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System.", "DBLP authors": ["Manqing Mao", "Pai-Yu Chen", "Shimeng Yu", "Chaitali Chakrabarti"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2651647", "OA papers": [{"PaperId": "https://openalex.org/W2581532819", "PaperTitle": "A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Arizona State University": 4.0}, "Authors": ["Manqing Mao", "Pai-Yu Chen", "Shimeng Yu", "Chaitali Chakrabarti"]}]}, {"DBLP title": "A Fast and Reliable Cross-Point Three-State/Cell ReRAM.", "DBLP authors": ["Soon-Chan Kwon", "Jong-Min Baek", "Jong-Moon Choi", "Kee-Won Kwon"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645384", "OA papers": [{"PaperId": "https://openalex.org/W2575003601", "PaperTitle": "A Fast and Reliable Cross-Point Three-State/Cell ReRAM", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sungkyunkwan University": 4.0}, "Authors": ["Soon Young Kwon", "Jong Hyeob Baek", "Jong-Moon Choi", "Kee-Won Kwon"]}]}, {"DBLP title": "Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields.", "DBLP authors": ["Parham Hosseinzadeh Namin", "Roberto Muscedere", "Majid Ahmadi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2646479", "OA papers": [{"PaperId": "https://openalex.org/W2582073004", "PaperTitle": "Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Parham Hosseinzadeh Namin", "Roberto Muscedere", "Majid Ahmadi"]}]}, {"DBLP title": "Time-Encoded Values for Highly Efficient Stochastic Circuits.", "DBLP authors": ["M. Hassan Najafi", "Shiva Jamali-Zavareh", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan", "Ramesh Harjani"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645902", "OA papers": [{"PaperId": "https://openalex.org/W2579041139", "PaperTitle": "Time-Encoded Values for Highly Efficient Stochastic Circuits", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Twin Cities Orthopedics": 3.0, "University of Minnesota": 3.0}, "Authors": ["M. Hassan Najafi", "Shiva Jamali-Zavareh", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan", "Ramesh Harjani"]}]}, {"DBLP title": "A General Digit-Serial Architecture for Montgomery Modular Multiplication.", "DBLP authors": ["Serdar S\u00fcer Erdem", "Tugrul Yanik", "Anil \u00c7elebi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2652979", "OA papers": [{"PaperId": "https://openalex.org/W2586653522", "PaperTitle": "A General Digit-Serial Architecture for Montgomery Modular Multiplication", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Gebze Technical University": 1.0, "Manisa Celal Bayar University": 1.0, "University of Kocaeli": 1.0}, "Authors": ["Serdar S\u00fcer Erdem", "Tugrul Yanik", "Anil Celebi"]}]}, {"DBLP title": "Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond.", "DBLP authors": ["Trong Huynh Bao", "Julien Ryckaert", "Zsolt Tokei", "Abdelkarim Mercha", "Diederik Verkest", "Aaron Voon-Yew Thean", "Piet Wambacq"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2647853", "OA papers": [{"PaperId": "https://openalex.org/W2572235427", "PaperTitle": "Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Vrije Universiteit Brussel": 1.5, "Imec": 5.5}, "Authors": ["T. Huynh-Bao", "Julien Ryckaert", "Zsolt Tokei", "Abdelkarim Mercha", "Diederik Verkest", "Aaron Thean", "Piet Wambacq"]}]}, {"DBLP title": "Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor.", "DBLP authors": ["Tao-Tao Zhu", "Jian-Yi Meng", "Xiaoyan Xiang", "Xiaolang Yan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2652482", "OA papers": [{"PaperId": "https://openalex.org/W2586553551", "PaperTitle": "Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 0.8333333333333333, "Zhejiang University": 0.8333333333333333, "Fudan University": 2.3333333333333335}, "Authors": ["Taotao Zhu", "Jianyi Meng", "Xiaoyan Xiang", "Xiaolang Yan"]}]}, {"DBLP title": "Design and Applications of Approximate Circuits by Gate-Level Pruning.", "DBLP authors": ["Jeremy Schlachter", "Vincent Camus", "Krishna V. Palem", "Christian C. Enz"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2657799", "OA papers": [{"PaperId": "https://openalex.org/W2587701905", "PaperTitle": "Design and Applications of Approximate Circuits by Gate-Level Pruning", "Year": 2017, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Rice University": 1.0}, "Authors": ["Jeremy Schlachter", "Vincent Camus", "Krishna V. Palem", "Christian Enz"]}]}, {"DBLP title": "NaPer: A TSV Noise-Aware Placer.", "DBLP authors": ["Yu-Min Lee", "Kuan-Te Pan", "Chun Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645230", "OA papers": [{"PaperId": "https://openalex.org/W2576092329", "PaperTitle": "NaPer: A TSV Noise-Aware Placer", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "MediaTek (Taiwan)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Yu-Min Lee", "Kuan-Te Pan", "Chun Chen"]}]}, {"DBLP title": "Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems.", "DBLP authors": ["Cang Liu", "Chuan Tang", "Zuocheng Xing", "Luechao Yuan", "Yang Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645841", "OA papers": [{"PaperId": "https://openalex.org/W2578802536", "PaperTitle": "Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Cang Liu", "Chuan Yi Tang", "Zuocheng Xing", "Luechao Yuan", "Yang Zhang"]}]}, {"DBLP title": "Design of a CMOS Chlorophyll Concentration Detector Based on Organic Chlorophyll Battery for Measuring Vegetable Chlorophyll Concentration.", "DBLP authors": ["Cheng-Ta Chiang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2648639", "OA papers": [{"PaperId": "https://openalex.org/W2575164463", "PaperTitle": "Design of a CMOS Chlorophyll Concentration Detector Based on Organic Chlorophyll Battery for Measuring Vegetable Chlorophyll Concentration", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chiayi University": 1.0}, "Authors": ["Cheng-Ta Chiang"]}]}, {"DBLP title": "An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System.", "DBLP authors": ["Sang-Yun Kim", "Hamed Abbasizadeh", "Imran Ali", "HongJin Kim", "SungHun Cho", "YoungGun Pu", "Sang-Sun Yoo", "Minjae Lee", "Keum-Cheol Hwang", "Youngoo Yang", "Kang-Yoon Lee"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2651112", "OA papers": [{"PaperId": "https://openalex.org/W2582846193", "PaperTitle": "An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sungkyunkwan University": 8.0, "Gwangju Institute of Science and Technology": 1.0}, "Authors": ["SangYun Kim", "Hamed Abbasizadeh", "Imran Ali", "Hong-Jin Kim", "Sunghun Cho", "YoungGun Pu", "Keum Cheol Hwang", "MinJae Lee", "Kang-Yoon Lee"]}]}, {"DBLP title": "A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC.", "DBLP authors": ["Je-Kwang Cho", "Sunsik Woo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2651055", "OA papers": [{"PaperId": "https://openalex.org/W2585618342", "PaperTitle": "A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"LG Corporation (South Korea)": 2.0}, "Authors": ["Je-Kwang Cho", "Sun-Sik Woo"]}]}, {"DBLP title": "A 170-dB \u03a9 CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Said M. Hussain Hussaini", "Hamidreza Rezaee-Dehsorkh", "Frederic Nabki", "Mohamad Sawan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2654452", "OA papers": [{"PaperId": "https://openalex.org/W2585428229", "PaperTitle": "A 170-dB $\\Omega $ CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Mohammad Taherzadeh-Sani", "Said M. Hussain Hussaini", "Hamidreza Rezaee-Dehsorkh", "Frederic Nabki", "Mohamad Sawan"]}]}, {"DBLP title": "28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression.", "DBLP authors": ["Yiping Zhang", "Ziou Wang", "Canyan Zhu", "Lijun Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2649886", "OA papers": [{"PaperId": "https://openalex.org/W2582025695", "PaperTitle": "28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Soochow University": 4.0}, "Authors": ["Yiping Zhang", "Ziou Wang", "Canyan Zhu", "Lijun Zhang"]}]}, {"DBLP title": "Floating Gate Nonvolatile Memory Using Individually Cladded Monodispersed Quantum Dots.", "DBLP authors": ["Ravi Shankar R. Velampati", "El-Sayed A. M. Hasaneen", "E. K. Heller", "Faquir C. Jain"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2645795", "OA papers": [{"PaperId": "https://openalex.org/W2573379076", "PaperTitle": "Floating Gate Nonvolatile Memory Using Individually Cladded Monodispersed Quantum Dots", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Technology Ropar": 1.0, "Aswan University": 1.0, "Synopsys (United States)": 1.0, "University of Connecticut": 1.0}, "Authors": ["Ravi Shankar R. Velampati", "El-Sayed Hasaneen", "Evan Heller", "Faquir C. Jain"]}]}, {"DBLP title": "Design of Power and Area Efficient Approximate Multipliers.", "DBLP authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2643639", "OA papers": [{"PaperId": "https://openalex.org/W2578985517", "PaperTitle": "Design of Power and Area Efficient Approximate Multipliers", "Year": 2017, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"]}]}, {"DBLP title": "Two-Extra-Column Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes.", "DBLP authors": ["Huyen Thi Pham", "Hanho Lee"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2647985", "OA papers": [{"PaperId": "https://openalex.org/W2576121484", "PaperTitle": "Two-Extra-Column Trellis Min\u2013Max Decoder Architecture for Nonbinary LDPC Codes", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Inha University": 2.0}, "Authors": ["Huyen Trang Ha Thi", "Hanho Lee"]}]}, {"DBLP title": "Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares.", "DBLP authors": ["Jinho Lee", "Jongwook Chung", "Jung Ho Ahn", "Kiyoung Choi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2655722", "OA papers": [{"PaperId": "https://openalex.org/W2587913965", "PaperTitle": "Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Austin": 1.0, "Seoul National University": 3.0}, "Authors": ["Jinho Lee", "Jong-Wook Chung", "Jung Yong Ahn", "Kiyoung Choi"]}]}, {"DBLP title": "Cross-Layer Optimization for Multilevel Cell STT-RAM Caches.", "DBLP authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Helen Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2665543", "OA papers": [{"PaperId": "https://openalex.org/W2591238502", "PaperTitle": "Cross-Layer Optimization for Multilevel Cell STT-RAM Caches", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Pittsburgh": 2.0, "Northwestern Polytechnical University": 1.0, "Duke University": 1.0}, "Authors": ["Xiuyuan Bi", "Mengjie Mao", "Danghui Wang", "Hai Li"]}]}, {"DBLP title": "Automatic ReRAM SPICE Model Generation From Empirical Data for Fast ReRAM-Circuit Coevaluation.", "DBLP authors": ["JaeHyun Seo", "Sangheon Lee", "Kwangmin Kim", "Sooeun Lee", "Hyunsang Hwang", "Byungsub Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2655730", "OA papers": [{"PaperId": "https://openalex.org/W2587448511", "PaperTitle": "Automatic ReRAM SPICE Model Generation From Empirical Data for Fast ReRAM-Circuit Coevaluation", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pohang University of Science and Technology": 6.0}, "Authors": ["Jae-Hyun Seo", "Sang-Heon Lee", "Kwang-Min Kim", "Sooeun Lee", "Hyunsang Hwang", "Byungsub Kim"]}]}, {"DBLP title": "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles.", "DBLP authors": ["Muhammad Sanaullah", "Masud H. Chowdhury"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2654921", "OA papers": [{"PaperId": "https://openalex.org/W2583507132", "PaperTitle": "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Florida Polytechnic University": 0.5, "University of Missouri\u2013Kansas City": 1.5}, "Authors": ["Muhammad Wajid Ullah", "Masud H. Chowdhury"]}]}, {"DBLP title": "Overloaded CDMA Crossbar for Network-On-Chip.", "DBLP authors": ["Khaled E. Ahmed", "Mohamed R. M. Rizk", "Mohammed M. Farag"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2664660", "OA papers": [{"PaperId": "https://openalex.org/W2590480582", "PaperTitle": "Overloaded CDMA Crossbar for Network-On-Chip", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Alexandria University": 3.0}, "Authors": ["Khaled Ahmed", "Mohamed Abdo Rizk", "Mohammed M. Farag"]}]}, {"DBLP title": "Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems.", "DBLP authors": ["Sung Joo Park", "Bumhee Bae", "Joungho Kim", "Madhavan Swaminathan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2656843", "OA papers": [{"PaperId": "https://openalex.org/W2586276609", "PaperTitle": "Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Georgia Institute of Technology": 2.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Sung Sup Park", "Bumhee Bae", "Joungho Kim", "Madhavan Swaminathan"]}]}, {"DBLP title": "Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation.", "DBLP authors": ["Pouya Taatizadeh", "Nicola Nicolici"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2658564", "OA papers": [{"PaperId": "https://openalex.org/W2589051953", "PaperTitle": "Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Pouya Taatizadeh", "Nicola Nicolici"]}]}, {"DBLP title": "Managing Trace Summaries to Minimize Stalls During Postsilicon Validation.", "DBLP authors": ["Sandeep Chandran", "Preeti Ranjan Panda", "Smruti R. Sarangi", "Ayan Bhattacharyya", "Deepak Chauhan", "Sharad Kumar"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2657604", "OA papers": [{"PaperId": "https://openalex.org/W2590124858", "PaperTitle": "Managing Trace Summaries to Minimize Stalls During Postsilicon Validation", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Delhi": 4.0, "NXP Semiconductors, Noida, India": 2.0}, "Authors": ["Sandeep Chandran", "Preeti Ranjan Panda", "Smruti R. Sarangi", "Ayan Bhattacharyya", "Deepak Chauhan", "Sharad Kumar"]}]}, {"DBLP title": "Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2669144", "OA papers": [{"PaperId": "https://openalex.org/W2594432035", "PaperTitle": "Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Notre Dame": 2.0, "Virginia Tech": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs.", "DBLP authors": ["Ze-ke Wang", "Johns Paul", "Bingsheng He", "Wei Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2653818", "OA papers": [{"PaperId": "https://openalex.org/W2588542619", "PaperTitle": "Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National University of Singapore": 2.0, "Nanyang Technological University": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Zeke Wang", "Johns Paul", "Bingsheng He", "Wei Zhang"]}]}, {"DBLP title": "A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes.", "DBLP authors": ["Kaifeng Xia", "Bin Wu", "Tao Xiong", "Tian-Chun Ye"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2666820", "OA papers": [{"PaperId": "https://openalex.org/W2594399252", "PaperTitle": "A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Institute of Microelectronics": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Kaifeng Xia", "Bin Wu", "Tao Xiong", "Tianchun Ye"]}]}, {"DBLP title": "An Efficient O(N) Comparison-Free Sorting Algorithm.", "DBLP authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2661746", "OA papers": [{"PaperId": "https://openalex.org/W2589627637", "PaperTitle": "An Efficient O( $N$ ) Comparison-Free Sorting Algorithm", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Jordan University of Science and Technology": 1.0, "National Science Foundation": 0.3333333333333333, "Foundation Center": 0.3333333333333333, "University of Florida": 0.3333333333333333}, "Authors": ["Saleh Abdel-Hafeez", "Ann Gordon-Ross"]}]}, {"DBLP title": "A 30-W 90% Efficiency Dual-Mode Controlled DC-DC Controller With Power Over Ethernet Interface for Power Device.", "DBLP authors": ["Yongyuan Li", "Zhangming Zhu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2662662", "OA papers": [{"PaperId": "https://openalex.org/W2589902102", "PaperTitle": "A 30-W 90% Efficiency Dual-Mode Controlled DC\u2013DC Controller With Power Over Ethernet Interface for Power Device", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Xidian University": 2.0}, "Authors": ["Yongyuan Li", "Zhangming Zhu"]}]}, {"DBLP title": "An 80.4% Peak Power Efficiency Adaptive Supply Class H Power Amplifier for Audio Applications.", "DBLP authors": ["Xiang Zhang", "Liter Siek"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2666268", "OA papers": [{"PaperId": "https://openalex.org/W2590759237", "PaperTitle": "An 80.4% Peak Power Efficiency Adaptive Supply Class H Power Amplifier for Audio Applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Xiang Zhang", "Liter Siek"]}]}, {"DBLP title": "A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs.", "DBLP authors": ["Andrew P. Nicholson", "Astria Nur Irfansyah", "Julian Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2657885", "OA papers": [{"PaperId": "https://openalex.org/W2589538154", "PaperTitle": "A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 3.0, "Perceptia Devices Inc., Sydney, NSW, Australia": 1.0, "Western Sydney University": 1.0}, "Authors": ["Andrew G. Nicholson", "Astria Nur Irfansyah", "Julian M. Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"]}]}, {"DBLP title": "Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology.", "DBLP authors": ["Aibin Yan", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yiming Ouyang", "Huaguo Liang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2655079", "OA papers": [{"PaperId": "https://openalex.org/W2587844224", "PaperTitle": "Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology", "Year": 2017, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Anhui University": 1.0, "Hefei University of Technology": 5.0}, "Authors": ["Aibin Yan", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yiming Ouyang", "Huaguo Liang"]}]}, {"DBLP title": "Preweighted Linearized VCO Analog-to-Digital Converter.", "DBLP authors": ["Karama M. Al-Tamimi", "Kamal El-Sankary"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2661754", "OA papers": [{"PaperId": "https://openalex.org/W2588522141", "PaperTitle": "Preweighted Linearized VCO Analog-to-Digital Converter", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Dalhousie University": 2.0}, "Authors": ["Karama M. Al-Tamimi", "Kamal El-Sankary"]}]}, {"DBLP title": "Selecting Replacements for Undetectable Path Delay Faults.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2670147", "OA papers": [{"PaperId": "https://openalex.org/W2592725061", "PaperTitle": "Selecting Replacements for Undetectable Path Delay Faults", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction.", "DBLP authors": ["Sheng Wang", "Chen Chen", "Xiaoyan Xiang", "Jian-Yi Meng"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2676026", "OA papers": [{"PaperId": "https://openalex.org/W2598245580", "PaperTitle": "A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 0.5, "Zhejiang University": 0.5, "Fudan University": 3.0}, "Authors": ["Sheng Wang", "Chen Chen", "Xiaoyan Xiang", "Jianyi Meng"]}]}, {"DBLP title": "A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop.", "DBLP authors": ["Hiroshi Fuketa", "Shin-ichi O'Uchi", "Takashi Matsukawa"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2677978", "OA papers": [{"PaperId": "https://openalex.org/W2603981070", "PaperTitle": "A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Institute of Advanced Industrial Science and Technology": 3.0}, "Authors": ["Hiroshi Fuketa", "Shin-ichi O'uchi", "Takashi Matsukawa"]}]}, {"DBLP title": "Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing.", "DBLP authors": ["Saman Kiamehr", "Mojtaba Ebrahimi", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2669375", "OA papers": [{"PaperId": "https://openalex.org/W2594429115", "PaperTitle": "Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Saman Kiamehr", "Mojtaba Ebrahimi", "Mohammad Saber Golanbari", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory.", "DBLP authors": ["Hochul Lee", "Albert Lee", "Shaodi Wang", "Farbod Ebrahimi", "Puneet Gupta", "Pedram Khalili Amiri", "Kang L. Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2670502", "OA papers": [{"PaperId": "https://openalex.org/W2594671655", "PaperTitle": "A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 6.0, "Inston (United States)": 1.0}, "Authors": ["Hochul Lee", "Albert Lee", "Shaodi Wang", "Farbod Ebrahimi", "Puneet Gupta", "Pedram Khalili Amiri", "Kang L. Wang"]}]}, {"DBLP title": "IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms.", "DBLP authors": ["Prabal Basu", "Rajesh Jayashankara Shridevi", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2673808", "OA papers": [{"PaperId": "https://openalex.org/W2600342741", "PaperTitle": "IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Prabal Basu", "Rajesh Js", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors.", "DBLP authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2675380", "OA papers": [{"PaperId": "https://openalex.org/W2596578331", "PaperTitle": "Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"]}]}, {"DBLP title": "A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs.", "DBLP authors": ["Raviteja P. Reddy", "Amit Acharyya", "S. Saqib Khursheed"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2681703", "OA papers": [{"PaperId": "https://openalex.org/W2603592157", "PaperTitle": "A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Raviteja P. Reddy", "Amit Acharyya", "Saqib Khursheed"]}]}, {"DBLP title": "Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked System.", "DBLP authors": ["Marta Ort\u00edn-Ob\u00f3n", "Mahdi Tala", "Luca Ramini", "V\u00edctor Vi\u00f1als Y\u00fafera", "Davide Bertozzi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2677779", "OA papers": [{"PaperId": "https://openalex.org/W2598904045", "PaperTitle": "Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked System", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Universidad de Zaragoza": 2.0, "University of Ferrara": 3.0}, "Authors": ["Marta Ort\u00edn-Ob\u00f3n", "Mahdi Tala", "Luca Ramini", "V\u00edctor Vi\u00f1als", "Davide Bertozzi"]}]}, {"DBLP title": "Maximizing Common Idle Time on Multicore Processors With Shared Memory.", "DBLP authors": ["Chenchen Fu", "Yingchao Zhao", "Minming Li", "Chun Jason Xue"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2669973", "OA papers": [{"PaperId": "https://openalex.org/W2592197752", "PaperTitle": "Maximizing Common Idle Time on Multicore Processors With Shared Memory", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"City University of Hong Kong": 3.0, "Caritas Institute of Higher Education": 1.0}, "Authors": ["Chenchen Fu", "Yingchao Zhao", "Minming Li", "Chun Jason Xue"]}]}, {"DBLP title": "Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning.", "DBLP authors": ["Moongon Jung", "Taigon Song", "Yarui Peng", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2670508", "OA papers": [{"PaperId": "https://openalex.org/W2594452194", "PaperTitle": "Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Intel (United States)": 1.0, "Georgia Institute of Technology": 3.0}, "Authors": ["Moongon Jung", "Taigon Song", "Yarui Peng", "Sung Kyu Lim"]}]}, {"DBLP title": "Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node.", "DBLP authors": ["Kyungwook Chang", "Kartik Acharya", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2686426", "OA papers": [{"PaperId": "https://openalex.org/W2604226441", "PaperTitle": "Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 3.0, "ARM Inc., Austin, TX, USA": 3.0}, "Authors": ["Kyungwook Chang", "Kartik Acharya", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "Adaptive In-Cache Streaming for Efficient Data Management.", "DBLP authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2671405", "OA papers": [{"PaperId": "https://openalex.org/W2594960649", "PaperTitle": "Adaptive In-Cache Streaming for Efficient Data Management", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "University of Lisbon": 1.5}, "Authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"]}]}, {"DBLP title": "Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications.", "DBLP authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Ghada H. Ibrahim", "Amal Zaki", "Abdelhalim Zekry"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2667714", "OA papers": [{"PaperId": "https://openalex.org/W2591659919", "PaperTitle": "Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Electronics Research Institute": 3.0, "Design Creation Division, Mentor Graphics, Cairo, Egypt": 1.0, "Ain Shams University": 1.0}, "Authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Ghada A. Ibrahim", "Amal Zaki", "Abdelhalim Zekry"]}]}, {"DBLP title": "CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization.", "DBLP authors": ["Zhe Yuan", "Yongpan Liu", "Jinyang Li", "Jingtong Hu", "Chun Jason Xue", "Huazhong Yang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2680464", "OA papers": [{"PaperId": "https://openalex.org/W2599008996", "PaperTitle": "CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 4.0, "Oklahoma State University Oklahoma City": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Zhe Yuan", "Yongpan Liu", "Jinyang Li", "Jingtong Hu", "Chun Jason Xue", "Huazhong Yang"]}]}, {"DBLP title": "High-Current Drivability Fibonacci Charge Pump With Connect-Point-Shift Enhancement.", "DBLP authors": ["Hesheng Lin", "Wing Chun Chan", "Wai Kwong Lee", "Zhirong Chen", "Mansun Chan", "Min Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2676822", "OA papers": [{"PaperId": "https://openalex.org/W2599346804", "PaperTitle": "High-Current Drivability Fibonacci Charge Pump With Connect\u2013Point\u2013Shift Enhancement", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Peking University": 2.0, "Solomon Systech (China)": 3.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Hesheng Lin", "Chun Man Chan", "Wai Ling Lee", "Zhi-Rong Chen", "Mansun Chan", "Min Zhang"]}]}, {"DBLP title": "A Temperature Estimation Method Using the Ratio of Emitter-to-Base Voltages.", "DBLP authors": ["Sami Ur Rehman", "Ayman Shabra"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2681941", "OA papers": [{"PaperId": "https://openalex.org/W2601197014", "PaperTitle": "A Temperature Estimation Method Using the Ratio of Emitter-to-Base Voltages", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Masdar Institute of Science and Technology, Abu Dhabi, United Arab Emirates": 0.5, "TU Dresden": 0.5, "Masdar Institute of Science and Technology Abu Dhabi United Arab Emirates": 1.0}, "Authors": ["Sami Ur Rehman", "Ayman Shabra"]}]}, {"DBLP title": "Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks.", "DBLP authors": ["Weize Yu", "Sel\u00e7uk K\u00f6se"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2670537", "OA papers": [{"PaperId": "https://openalex.org/W2593337505", "PaperTitle": "Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Weize Yu", "Selcuk Kose"]}]}, {"DBLP title": "A Residue-to-Binary Converter for the Extended Four-Moduli Set {2n-1, 2n+1, 22n+1, 22n+p}.", "DBLP authors": ["Ahmad A. Hiasat"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2681758", "OA papers": [{"PaperId": "https://openalex.org/W2602634204", "PaperTitle": "A Residue-to-Binary Converter for the Extended Four-Moduli Set $\\{2^{n}-1, 2^{n}+1, 2^{2n}+1, 2^{2n+p}\\} $", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Princess Sumaya University for Technology": 1.0}, "Authors": ["A.A. Hiasat"]}]}, {"DBLP title": "Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors.", "DBLP authors": ["Chenyuan Zhao", "Yang Yi", "Jialing Li", "Xin Fu", "Lingjia Liu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2683260", "OA papers": [{"PaperId": "https://openalex.org/W2608091720", "PaperTitle": "Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Kansas": 4.0, "University of Houston": 1.0}, "Authors": ["Chenyuan Zhao", "Yang Yi", "Jialing Li", "Xin Fu", "Lingjia Liu"]}]}, {"DBLP title": "On the Implementation of Computation-in-Memory Parallel Adder.", "DBLP authors": ["Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Razvan Nane", "Said Hamdioui", "Koen Bertels"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2690571", "OA papers": [{"PaperId": "https://openalex.org/W2611901458", "PaperTitle": "On the Implementation of Computation-in-Memory Parallel Adder", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Delft University of Technology": 6.0}, "Authors": ["Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Razvan Nane", "Said Hamdioui", "Koen Bertels"]}]}, {"DBLP title": "Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns.", "DBLP authors": ["Fengbin Tu", "Shouyi Yin", "Peng Ouyang", "Shibin Tang", "Leibo Liu", "Shaojun Wei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2688340", "OA papers": [{"PaperId": "https://openalex.org/W2605487586", "PaperTitle": "Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns", "Year": 2017, "CitationCount": 209, "EstimatedCitation": 209, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Fengbin Tu", "Shouyi Yin", "Peng Ouyang", "Shibin Tang", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters.", "DBLP authors": ["Pang-Yen Chou", "Nai-Chen Chen", "Mark Po-Hung Lin", "Helmut Graeb"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2687980", "OA papers": [{"PaperId": "https://openalex.org/W2606983183", "PaperTitle": "Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Munich": 2.0, "National Chung Cheng University": 2.0}, "Authors": ["Pang-Yen Chou", "Nai-Chen Chen", "Mark Po-Hung Lin", "Helmut Graeb"]}]}, {"DBLP title": "RTN in Scaled Transistors for On-Chip Random Seed Generation.", "DBLP authors": ["Abinash Mohanty", "Ketul B. Sutaria", "Hiromitsu Awano", "Takashi Sato", "Yu Cao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2687762", "OA papers": [{"PaperId": "https://openalex.org/W2606166920", "PaperTitle": "RTN in Scaled Transistors for On-Chip Random Seed Generation", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Arizona State University": 3.0, "Hitachi (Japan)": 1.0, "Kyoto University": 1.0}, "Authors": ["Abinash Mohanty", "Ketul B. Sutaria", "Hiromitsu Awano", "Takashi Sato", "Yu Cao"]}]}, {"DBLP title": "Approximate Error Detection With Stochastic Checkers.", "DBLP authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakoti"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2684816", "OA papers": [{"PaperId": "https://openalex.org/W2604320671", "PaperTitle": "Approximate Error Detection With Stochastic Checkers", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Purdue University West Lafayette": 2.0}, "Authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakoti"]}]}, {"DBLP title": "Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements.", "DBLP authors": ["Soonyoung Cha", "Taizhi Liu", "Linda Milor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2683261", "OA papers": [{"PaperId": "https://openalex.org/W2604429372", "PaperTitle": "Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Soonyoung Cha", "Taizhi Liu", "Linda Milor"]}]}, {"DBLP title": "Mitigating Stuck Cell Failures in MLC NAND Flash Memory via Inferred Erasure Decoding.", "DBLP authors": ["Chaudhry Adnan Aslam", "Kui Cai", "Yong Liang Guan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2683536", "OA papers": [{"PaperId": "https://openalex.org/W2603499380", "PaperTitle": "Mitigating Stuck Cell Failures in MLC NAND Flash Memory via Inferred Erasure Decoding", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 2.0, "Singapore University of Technology and Design": 1.0}, "Authors": ["Adnan Aslam Chaudhry", "Cai Kui", "Yong Liang Guan"]}]}, {"DBLP title": "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques.", "DBLP authors": ["Reda Boumchedda", "Jean-Philippe Noel", "Bastien Giraud", "Kaya Can Akyel", "Melanie Brocard", "David Turgis", "Edith Beign\u00e9"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2688862", "OA papers": [{"PaperId": "https://openalex.org/W2607495906", "PaperTitle": "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Grenoble Alpes University": 3.333333333333333, "STMicroelectronics (France)": 1.3333333333333333, "CEA LETI": 2.333333333333333}, "Authors": ["R. Boumchedda", "Jean-Philippe Noel", "Bastien Giraud", "Kaya Can Akyel", "M. Brocard", "David Turgis", "Edith Beigne"]}]}, {"DBLP title": "Leveraging Unused Resources for Energy Optimization of FPGA Interconnect.", "DBLP authors": ["Safeen Huda", "Jason Helge Anderson"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2691409", "OA papers": [{"PaperId": "https://openalex.org/W2612563535", "PaperTitle": "Leveraging Unused Resources for Energy Optimization of FPGA Interconnect", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Safeen Huda", "Jason H. Anderson"]}]}, {"DBLP title": "Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications.", "DBLP authors": ["Peng Cao", "Bo Liu", "Jinjiang Yang", "Jun Yang", "Meng Zhang", "Longxing Shi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2695493", "OA papers": [{"PaperId": "https://openalex.org/W2611538248", "PaperTitle": "Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southeast University": 6.0}, "Authors": ["Peng Cao", "Bo Liu", "Jinjiang Yang", "Jun Yang", "Rui Zhang", "Longxing Shi"]}]}, {"DBLP title": "High-Throughput Ring-LWE Cryptoprocessors.", "DBLP authors": ["Claudia Patricia Renteria-Mejia", "Jaime Velasco-Medina"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2697841", "OA papers": [{"PaperId": "https://openalex.org/W2616692762", "PaperTitle": "High-Throughput Ring-LWE Cryptoprocessors", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Valle": 2.0}, "Authors": ["C. P. Renteria-Mejia", "Jaime Velasco-Medina"]}]}, {"DBLP title": "A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform.", "DBLP authors": ["Ching-Wen Lin", "Chung-Ho Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2698506", "OA papers": [{"PaperId": "https://openalex.org/W2612140429", "PaperTitle": "A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Ching Po Lin", "Chung-Ho Chen"]}]}, {"DBLP title": "A 50-mA 99.2% Peak Current Efficiency, 250-ns Settling Time Digital Low-Dropout Regulator With Transient Enhanced PI Controller.", "DBLP authors": ["ChaiYong Lim", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2682862", "OA papers": [{"PaperId": "https://openalex.org/W2598754932", "PaperTitle": "A 50-mA 99.2% Peak Current Efficiency, 250-ns Settling Time Digital Low-Dropout Regulator With Transient Enhanced PI Controller", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Arizona State University": 4.0}, "Authors": ["ChaiYong Lim", "Debashis Mandal", "Bertan Bakkaloglu", "Sayfe Kiaei"]}]}, {"DBLP title": "A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration.", "DBLP authors": ["Liang Wu", "Alan W. L. Ng", "Shiyuan Zheng", "Hiu Fai Leung", "Yue Chao", "Alvin Li", "Howard C. Luong"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2695719", "OA papers": [{"PaperId": "https://openalex.org/W2611501291", "PaperTitle": "A 0.9\u20135.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Liang Wu", "Alan Man Ching Ng", "Shiyuan Zheng", "Hiu Fai Leung", "Yue Chao", "Alvin Ho-ting Li", "Howard C. Luong"]}]}, {"DBLP title": "Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C-300 %C).", "DBLP authors": ["Ngoc Le Ba", "Tony Tae-Hyoung Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2686600", "OA papers": [{"PaperId": "https://openalex.org/W2605939216", "PaperTitle": "Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C\u2013300 %C)", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Van Loi Le", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "Self-Controlled High-Performance Precharge-Free Content-Addressable Memory.", "DBLP authors": ["Telajala Venkata Mahendra", "Sandeep Mishra", "Anup Dandapat"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2685427", "OA papers": [{"PaperId": "https://openalex.org/W2604969897", "PaperTitle": "Self-Controlled High-Performance Precharge-Free Content-Addressable Memory", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Institute of Technology Meghalaya": 3.0}, "Authors": ["Telajala Venkata Mahendra", "Sandeep Kumar Mishra", "Anup Dandapat"]}]}, {"DBLP title": "Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device.", "DBLP authors": ["Ramtin Zand", "Arman Roohi", "Ronald F. DeMara"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2699579", "OA papers": [{"PaperId": "https://openalex.org/W2612484053", "PaperTitle": "Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Central Florida": 3.0}, "Authors": ["Ramtin Zand", "Arman Roohi", "Ronald F. DeMara"]}]}, {"DBLP title": "Investigation on the Worst Read Scenario of a ReRAM Crossbar Array.", "DBLP authors": ["Yelim Youn", "Kwangmin Kim", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2710140", "OA papers": [{"PaperId": "https://openalex.org/W2726179886", "PaperTitle": "Investigation on the Worst Read Scenario of a ReRAM Crossbar Array", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"LG Corporation (South Korea)": 1.0, "Pohang University of Science and Technology": 4.0}, "Authors": ["Yelim Youn", "Kwang-Min Kim", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"]}]}, {"DBLP title": "A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications.", "DBLP authors": ["Amit Kazimirsky", "Adam Teman", "Noa Edri", "Alexander Fish"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2712613", "OA papers": [{"PaperId": "https://openalex.org/W2662219006", "PaperTitle": "A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Bar-Ilan University": 4.0}, "Authors": ["Amit Kazimirsky", "Adam Teman", "Noa Edri", "Alexander Fish"]}]}, {"DBLP title": "A Spatial and Temporal Locality-Aware Adaptive Cache Design With Network Optimization for Tiled Many-Core Architectures.", "DBLP authors": ["Mingyu Wang", "Zhaolin Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2712366", "OA papers": [{"PaperId": "https://openalex.org/W2690265857", "PaperTitle": "A Spatial and Temporal Locality-Aware Adaptive Cache Design With Network Optimization for Tiled Many-Core Architectures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 0.5}, "Authors": ["Mingyu Wang", "Zhaolin Li"]}]}, {"DBLP title": "Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Tsung-Liang Chih", "Mei-Jung Wu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2711924", "OA papers": [{"PaperId": "https://openalex.org/W2676317921", "PaperTitle": "Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Tong-Yu Hsieh", "Tsung-Liang Chih", "Mei-Jung Wu"]}]}, {"DBLP title": "Array Termination Impacts in Advanced SRAM.", "DBLP authors": ["Randy W. Mann", "Sandeep Puri", "Sheng Xie", "Daniel Marienfeld", "Joseph Versaggi", "Bianzhu Fu", "Michael Gribelyuk", "Ratheesh R. Thankalekshmi", "Xiaoqiang Zhang", "Hui Zang", "Chad E. Weintraub"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2713124", "OA papers": [{"PaperId": "https://openalex.org/W2656689024", "PaperTitle": "Array Termination Impacts in Advanced SRAM", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"GlobalFoundries (United States)": 10.0, "GlobalFoundries (Germany)": 1.0}, "Authors": ["Randy W. Mann", "Sandeep Puri", "Sheng Quan Xie", "Daniel Marienfeld", "Joseph Versaggi", "Bianzhu Fu", "Michael A. Gribelyuk", "Ratheesh R. Thankalekshmi", "Xiaoqiang Zhang", "Hui Zang", "C. Weintraub"]}]}, {"DBLP title": "Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems.", "DBLP authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2700726", "OA papers": [{"PaperId": "https://openalex.org/W2619632555", "PaperTitle": "Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems", "Year": 2017, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Carnegie Mellon University": 4.0, "Washington State University": 3.0}, "Authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"]}]}, {"DBLP title": "Stopping-Time Management of Smart Sensing Nodes Based on Tradeoffs Between Accuracy and Power Consumption.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2712748", "OA papers": [{"PaperId": "https://openalex.org/W2735734952", "PaperTitle": "Stopping-Time Management of Smart Sensing Nodes Based on Tradeoffs Between Accuracy and Power Consumption", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Chen Hou", "Qianchuan Zhao"]}]}, {"DBLP title": "Efficient FPGA Mapping of Pipeline SDF FFT Cores.", "DBLP authors": ["Carl Ingemarsson", "Petter Kallstrom", "Fahad Qureshi", "Oscar Gustafsson"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2710479", "OA papers": [{"PaperId": "https://openalex.org/W2724208071", "PaperTitle": "Efficient FPGA Mapping of Pipeline SDF FFT Cores", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Link\u00f6ping University": 3.5, "Tampere University of Applied Sciences": 0.5}, "Authors": ["Carl Ingemarsson", "Petter Kallstrom", "Fahad Qureshi", "Oscar Gustafsson"]}]}, {"DBLP title": "End-to-End Analysis of Integration for Thermocouple-Based Sensors Into 3-D ICs.", "DBLP authors": ["Dawei Li", "Siddhartha Joshi", "Ji-Hoon Kim", "Seda Ogrenci Memik"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2699040", "OA papers": [{"PaperId": "https://openalex.org/W2616372290", "PaperTitle": "End-to-End Analysis of Integration for Thermocouple-Based Sensors Into 3-D ICs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Dawei Li", "Siddhartha Joshi", "Ji-Eun Kim", "Gokhan Memik"]}]}, {"DBLP title": "Fast Stochastic Analysis of Electromigration in Power Distribution Networks.", "DBLP authors": ["Palkesh Jain", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2706520", "OA papers": [{"PaperId": "https://openalex.org/W2622562221", "PaperTitle": "Fast Stochastic Analysis of Electromigration in Power Distribution Networks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Quazar Technologies (India)": 1.0, "Synopsys (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Palkesh Jain", "Vivek Mishra", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs.", "DBLP authors": ["Weina Lu", "Yu Hu", "Jing Ye", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2707120", "OA papers": [{"PaperId": "https://openalex.org/W2625561529", "PaperTitle": "Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Weina Lu", "Yu Hu", "Jing Yong Ye", "Xiaowei Li"]}]}, {"DBLP title": "Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery.", "DBLP authors": ["Divya Pathak", "Houman Homayoun", "Ioannis Savidis"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2699644", "OA papers": [{"PaperId": "https://openalex.org/W2621714390", "PaperTitle": "Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Drexel University": 2.0, "George Mason University": 1.0}, "Authors": ["Divya Pathak", "Houman Homayoun", "Ioannis Savidis"]}]}, {"DBLP title": "All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters.", "DBLP authors": ["Shuai Chen", "Luke Wang", "Hong Zhang", "Rosanah Murugesu", "Dustin Dunwell", "Anthony Chan Carusone"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2703141", "OA papers": [{"PaperId": "https://openalex.org/W2618866570", "PaperTitle": "All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Toronto": 4.0, "Kapik Integration, Toronto, ON, Canada": 2.0}, "Authors": ["Shuai Chen", "Luke Wang", "Hong Zhang", "Rosanah Murugesu", "Dustin Dunwell", "Anthony Chan Carusone"]}]}, {"DBLP title": "Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Hai-Bao Chen", "Hai Wang", "Sheldon X.-D. Tan"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2707401", "OA papers": [{"PaperId": "https://openalex.org/W2626889572", "PaperTitle": "Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 3.0, "Shanghai Jiao Tong University": 1.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["TaeYoung Kim", "Zeyu Sun", "Hai-Bao Chen", "Hai Wang", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Current-Mode Triline Transceiver for Coded Differential Signaling Across On-Chip Global Interconnects.", "DBLP authors": ["Nijwm Wary", "Pradip Mandal"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2707535", "OA papers": [{"PaperId": "https://openalex.org/W2623569191", "PaperTitle": "Current-Mode Triline Transceiver for Coded Differential Signaling Across On-Chip Global Interconnects", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Nijwm Wary", "Pradip Mandal"]}]}, {"DBLP title": "Algorithm and Architecture Design of Adaptive Filters With Error Nonlinearities.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2702171", "OA papers": [{"PaperId": "https://openalex.org/W2617234584", "PaperTitle": "Algorithm and Architecture Design of Adaptive Filters With Error Nonlinearities", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"]}]}, {"DBLP title": "Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications.", "DBLP authors": ["Miao Tony He", "Gustavo K. Contreras", "Dat Tran", "LeRoy Winemberg", "Mark M. Tehranipoor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2704104", "OA papers": [{"PaperId": "https://openalex.org/W2625261669", "PaperTitle": "Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 3.0, "NXP Semiconductors, Austin, TX, USA": 2.0}, "Authors": ["Miao He", "Gustavo F. Contreras", "Dat Tran", "LeRoy Winemberg", "Mark Tehranipoor"]}]}, {"DBLP title": "Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation.", "DBLP authors": ["Xiaoliang Dai", "Niraj K. Jha"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2712804", "OA papers": [{"PaperId": "https://openalex.org/W2708719778", "PaperTitle": "Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xiaoliang Dai", "Niraj K. Jha"]}]}, {"DBLP title": "SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications.", "DBLP authors": ["Na Gong", "Seyed Alireza Pourbakhsh", "Xiaowei Chen", "Xin Wang", "Dongliang Chen", "Jinhui Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2715002", "OA papers": [{"PaperId": "https://openalex.org/W2728721033", "PaperTitle": "SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Na Gong", "Seyed Alireza Pourbakhsh", "Xiaowei Chen", "Xin Wang", "Dongliang Chen", "Jin-Hui Wang"]}]}, {"DBLP title": "A 7.1-mW K/Ka-Band Mixer With Configurable Bondwire Resonators in 65-nm CMOS.", "DBLP authors": ["Chun-Hsing Li", "Chun-Lin Ko", "Ming-Ching Kuo", "Da-Chiang Chang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2703807", "OA papers": [{"PaperId": "https://openalex.org/W2620003640", "PaperTitle": "A 7.1-mW $K/K_{a}$ -Band Mixer With Configurable Bondwire Resonators in 65-nm CMOS", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 1.0, "National Applied Research Laboratories": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chun-Hsing Li", "Chun-Lin Ko", "Ming-Ching Kuo", "Da-Chiang Chang"]}]}, {"DBLP title": "Calibration of Floating-Gate SoC FPAA System.", "DBLP authors": ["Sihwan Kim", "Sahil Shah", "Jennifer Hasler"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2710020", "OA papers": [{"PaperId": "https://openalex.org/W2725858331", "PaperTitle": "Calibration of Floating-Gate SoC FPAA System", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sihwan Kim", "Sahil Shah", "Jennifer Hasler"]}]}, {"DBLP title": "Design of an Area-Effcient Million-Bit Integer Multiplier Using Double Modulus NTT.", "DBLP authors": ["Xiang Feng", "Shuguo Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2691727", "OA papers": [{"PaperId": "https://openalex.org/W2606100026", "PaperTitle": "Design of an Area-Effcient Million-Bit Integer Multiplier Using Double Modulus NTT", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tsinghua University": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Chaohe Yang", "Shuguo Li"]}]}, {"DBLP title": "A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number.", "DBLP authors": ["Vicente Torres", "Javier Valls"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2700519", "OA papers": [{"PaperId": "https://openalex.org/W2616426539", "PaperTitle": "A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0}, "Authors": ["Vicente E. Torres", "Javier Valls"]}]}, {"DBLP title": "Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations.", "DBLP authors": ["Sheis Abolma'ali", "Nika Mansouri-Ghiasi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2703623", "OA papers": [{"PaperId": "https://openalex.org/W2617028814", "PaperTitle": "Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 4.0, "University of Southern California": 1.0}, "Authors": ["Sheis Abolmaali", "Nika Mansouri-Ghiasi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Energy-Efficient Object Detection Using Semantic Decomposition.", "DBLP authors": ["Priyadarshini Panda", "Swagath Venkataramani", "Abhronil Sengupta", "Anand Raghunathan", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2707077", "OA papers": [{"PaperId": "https://openalex.org/W2963342188", "PaperTitle": "Energy-Efficient Object Detection Using Semantic Decomposition", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Priyadarshini Panda", "Swagath Venkataramani", "Abhronil Sengupta", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Thermomechanical Stress-Aware Management for 3-D IC Designs.", "DBLP authors": ["Qiaosha Zou", "Eren Kursun", "Yuan Xie"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2707119", "OA papers": [{"PaperId": "https://openalex.org/W2654970281", "PaperTitle": "Thermomechanical Stress-Aware Management for 3-D IC Designs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Zhejiang University of Science and Technology": 1.0, "Columbia University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Qiaosha Zou", "Eren Kursun", "Yuan Xie"]}]}, {"DBLP title": "VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing.", "DBLP authors": ["Arash Ardakani", "Fran\u00e7ois Leduc-Primeau", "Naoya Onizawa", "Takahiro Hanyu", "Warren J. Gross"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2654298", "OA papers": [{"PaperId": "https://openalex.org/W2219959730", "PaperTitle": "VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing", "Year": 2017, "CitationCount": 154, "EstimatedCitation": 154, "Affiliations": {"McGill University": 3.0, "Tohoku University": 2.0}, "Authors": ["Arash Ardakani", "Francois Leduc-Primeau", "Naoya Onizawa", "Takahiro Hanyu", "Warren J. Gross"]}]}, {"DBLP title": "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices.", "DBLP authors": ["Michael Gautschi", "Pasquale Davide Schiavone", "Andreas Traber", "Igor Loi", "Antonio Pullini", "Davide Rossi", "Eric Flamand", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2654506", "OA papers": [{"PaperId": "https://openalex.org/W2963255460", "PaperTitle": "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices", "Year": 2017, "CitationCount": 237, "EstimatedCitation": 237, "Affiliations": {"ETH Zurich": 7.0, "GreenWaves Technologies, Villard-Bonnot, France": 2.0}, "Authors": ["Michael Gautschi", "Pasquale Davide Schiavone", "Andreas Traber", "Igor Loi", "Antonio Pullini", "Davide Rossi", "Eric Flamand", "Frank K. Gurkaynak", "Luca Benini"]}]}, {"DBLP title": "A 17.5-fJ/bit Energy-Efficient Analog SRAM for Mixed-Signal Processing.", "DBLP authors": ["Jinsu Lee", "Dongjoo Shin", "Youchang Kim", "Hoi-Jun Yoo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2664069", "OA papers": [{"PaperId": "https://openalex.org/W2589696891", "PaperTitle": "A 17.5-fJ/bit Energy-Efficient Analog SRAM for Mixed-Signal Processing", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Jinsu Lee", "Dongjoo Shin", "Youchang Kim", "Hoi-Jun Yoo"]}]}, {"DBLP title": "Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation.", "DBLP authors": ["Naoya Onizawa", "Shunsuke Koshita", "Shuichi Sakamoto", "Masahide Abe", "Masayuki Kawamata", "Takahiro Hanyu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2687404", "OA papers": [{"PaperId": "https://openalex.org/W2604844909", "PaperTitle": "Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tohoku University": 6.0}, "Authors": ["Naoya Onizawa", "Shunsuke Koshita", "Shuichi Sakamoto", "Masahide Abe", "Masayuki Kawamata", "Takahiro Hanyu"]}]}, {"DBLP title": "Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips.", "DBLP authors": ["Ying Wang", "Jiachao Deng", "Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2682885", "OA papers": [{"PaperId": "https://openalex.org/W2601128462", "PaperTitle": "Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Jiachao Deng", "Yuntan Fang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications.", "DBLP authors": ["Anil Kanduri", "Mohammad Hashem Haghbayan", "Amir M. Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen", "Nikil D. Dutt"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2694388", "OA papers": [{"PaperId": "https://openalex.org/W2610006549", "PaperTitle": "Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Turku": 4.0, "University of California, Irvine": 2.0, "TU Wien": 1.0}, "Authors": ["Anil Kanduri", "Mohammad-Hashem Haghbayan", "Amir Masoud Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Hannu Tenhunen", "Nikil Dutt"]}]}, {"DBLP title": "Accelerating Recurrent Neural Networks: A Memory-Efficient Approach.", "DBLP authors": ["Zhisheng Wang", "Jun Lin", "Zhongfeng Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2717950", "OA papers": [{"PaperId": "https://openalex.org/W2730834423", "PaperTitle": "Accelerating Recurrent Neural Networks: A Memory-Efficient Approach", "Year": 2017, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Zhisheng Wang", "Jun Lin", "Zhongfeng Wang"]}]}, {"DBLP title": "An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA.", "DBLP authors": ["Bo-Cheng Charles Lai", "Kun-Hua Huang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2717448", "OA papers": [{"PaperId": "https://openalex.org/W2730439614", "PaperTitle": "An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Bo-Cheng Lai", "Kun-Hua Huang"]}]}, {"DBLP title": "A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation.", "DBLP authors": ["Luechao Yuan", "Cang Liu", "Chuan Tang", "Shan Huang", "Anupam Chattopadhyay", "Gerd Ascheid", "Zuocheng Xing"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2728609", "OA papers": [{"PaperId": "https://openalex.org/W2741733529", "PaperTitle": "A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 4.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Nanyang Technological University": 1.0, "RWTH Aachen University": 1.0}, "Authors": ["Luechao Yuan", "Cang Liu", "Chuan Yi Tang", "Shan Huang", "Anupam Chattopadhyay", "Gerd Ascheid", "Zuocheng Xing"]}]}, {"DBLP title": "Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy.", "DBLP authors": ["Huai-Ting Li", "Ching-Yao Chou", "Yuan-Ting Hsieh", "Wei-Ching Chu", "An-Yeu Wu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2715803", "OA papers": [{"PaperId": "https://openalex.org/W2673910715", "PaperTitle": "Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["An-Yeu Wu", "Ching-Yao Chou", "Yuan-Ting Hsieh", "Wei-Ching Chu", "An-Yeu Wu"]}]}, {"DBLP title": "Low-Complexity Digit-Level Systolic Gaussian Normal Basis Multiplier.", "DBLP authors": ["Qiliang Shao", "Zhenji Hu", "Shaobo Chen", "Pingxiuqi Chen", "Jiafeng Xie"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2720190", "OA papers": [{"PaperId": "https://openalex.org/W2736255840", "PaperTitle": "Low-Complexity Digit-Level Systolic Gaussian Normal Basis Multiplier", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Wright State University": 4.0, "Shanghai University of Finance and Economics": 1.0}, "Authors": ["Qiliang Shao", "Zhenji Hu", "Shaobo Chen", "Pingxiuqi Chen", "Jiafeng Xie"]}]}, {"DBLP title": "Time-Domain Arithmetic Logic Unit With Built-In Interconnect.", "DBLP authors": ["Aurangozeb", "A. K. M. Delwar Hossain", "Can Ni", "Quazi Sharar", "Masum Hossain"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2724600", "OA papers": [{"PaperId": "https://openalex.org/W2737902658", "PaperTitle": "Time-Domain Arithmetic Logic Unit With Built-In Interconnect", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Alberta": 5.0}, "Authors": ["Aurangozeb", "A.K.M. Akther Hossain", "Can Ni", "Quazi Sharar", "Masum Hossain"]}]}, {"DBLP title": "Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis.", "DBLP authors": ["Jian Yan", "Junqi Yuan", "Philip Heng Wai Leong", "Wayne Luk", "Lingli Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2713527", "OA papers": [{"PaperId": "https://openalex.org/W2713141851", "PaperTitle": "Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 3.0, "University of Sydney": 1.0, "Imperial College London": 1.0}, "Authors": ["Jian Yan", "Junqi Yuan", "Philip H. W. Leong", "Wayne Luk", "Lingli Wang"]}]}, {"DBLP title": "High-Level Energy Estimation for Submicrometric TSV Arrays.", "DBLP authors": ["Lennart Bamberg", "Alberto Garc\u00eda Ortiz"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2713601", "OA papers": [{"PaperId": "https://openalex.org/W2731191479", "PaperTitle": "High-Level Energy Estimation for Submicrometric TSV Arrays", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Lennart Bamberg", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs.", "DBLP authors": ["Jongsok Choi", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2720623", "OA papers": [{"PaperId": "https://openalex.org/W2742200817", "PaperTitle": "From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Jongsok Choi", "Stephen J. Brown", "Jason H. Anderson"]}]}, {"DBLP title": "Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs.", "DBLP authors": ["Shengcheng Wang", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2716821", "OA papers": [{"PaperId": "https://openalex.org/W2729676274", "PaperTitle": "Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Shengcheng Wang", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Process/Voltage/Temperature-Variation-Aware Design and Comparative Study of Transition-Detector-Based Error-Detecting Latches for Timing-Error-Resilient Pipelined Systems.", "DBLP authors": ["Jinn-Shyan Wang", "Shih-Nung Wei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2723020", "OA papers": [{"PaperId": "https://openalex.org/W2735184371", "PaperTitle": "Process/Voltage/Temperature-Variation-Aware Design and Comparative Study of Transition-Detector-Based Error-Detecting Latches for Timing-Error-Resilient Pipelined Systems", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Chung Cheng University": 2.0}, "Authors": ["Jinn-Shyan Wang", "Shih-Nung Wei"]}]}, {"DBLP title": "An Adaptive PAM-4 Analog Equalizer With Boosting-State Detection in the Time Domain.", "DBLP authors": ["Shunbin Li", "Yingtao Jiang", "Peng Liu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2720750", "OA papers": [{"PaperId": "https://openalex.org/W2735971635", "PaperTitle": "An Adaptive PAM-4 Analog Equalizer With Boosting-State Detection in the Time Domain", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang University": 2.0, "University of Nevada, Las Vegas": 1.0}, "Authors": ["Shunbin Li", "Yingtao Jiang", "Peng Liu"]}]}, {"DBLP title": "A Noise-Power-Area Optimized Biosensing Front End for Wireless Body Sensor Nodes and Medical Implantable Devices.", "DBLP authors": ["Hansraj Bhamra", "John Lynch", "Matthew Ward", "Pedro P. Irazoqui"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2714171", "OA papers": [{"PaperId": "https://openalex.org/W2731271585", "PaperTitle": "A Noise-Power-Area Optimized Biosensing Front End for Wireless Body Sensor Nodes and Medical Implantable Devices", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Hansraj Bhamra", "John Lynch", "Matthew O. Ward", "Pedro P. Irazoqui"]}]}, {"DBLP title": "A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series.", "DBLP authors": ["Sang Min Lee", "Namsoo Kim", "Derui Kong", "Dongwon Seo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2723485", "OA papers": [{"PaperId": "https://openalex.org/W2735468522", "PaperTitle": "A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 1.0, "Broadcom Corporation, Seoul, South Korea": 1.0, "University of California, San Diego": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Sang Yup Lee", "Nam Soo Kim", "Derui Kong", "Dongwon Seo"]}]}, {"DBLP title": "Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis.", "DBLP authors": ["Jiaji He", "Yiqiang Zhao", "Xiaolong Guo", "Yier Jin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2727985", "OA papers": [{"PaperId": "https://openalex.org/W2739579953", "PaperTitle": "Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis", "Year": 2017, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"Tianjin University": 2.0, "University of Florida": 2.0}, "Authors": ["Jiaji He", "Yiqiang Q. Zhao", "Xiaolong Guo", "Yier Jin"]}]}, {"DBLP title": "Embedded Deterministic Test Points.", "DBLP authors": ["Cesar Acero", "Derek Feltham", "Yingdi Liu", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Marek Patyra", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "Justyna Zawada"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2717844", "OA papers": [{"PaperId": "https://openalex.org/W2726285617", "PaperTitle": "Embedded Deterministic Test Points", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}, "Authors": ["Cesar Acero", "Derek Feltham", "Yingdi Liu", "Elham Moghaddam", "Nilanjan Mukherjee", "Marek Patyra", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "Low-VDD Operation of SRAM Synaptic Array for Implementing Ternary Neural Network.", "DBLP authors": ["Xiaoyu Sun", "Rui Liu", "Yi-Ju Chen", "Hsiao-Yun Chiu", "Wei-Hao Chen", "Meng-Fan Chang", "Shimeng Yu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2727528", "OA papers": [{"PaperId": "https://openalex.org/W2739808560", "PaperTitle": "Low-VDD Operation of SRAM Synaptic Array for Implementing Ternary Neural Network", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Arizona State University": 3.0, "National Tsing Hua University": 4.0}, "Authors": ["Xiaoyu Sun", "Rui Liu", "Yi-Ju Chen", "Hsiao-Yun Chiu", "Wei-Hao Chen", "Meng-Fan Chang", "Shimeng Yu"]}]}, {"DBLP title": "Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs.", "DBLP authors": ["Antonio J. Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2718625", "OA papers": [{"PaperId": "https://openalex.org/W2735728047", "PaperTitle": "Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seville Institute of Microelectronics": 3.0}, "Authors": ["Antonio Gines", "Eduardo Peralias", "Adoraci\u00f3n Rueda"]}]}, {"DBLP title": "Fast Binary Counters Based on Symmetric Stacking.", "DBLP authors": ["Christopher Fritz", "Adly T. Fam"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2723475", "OA papers": [{"PaperId": "https://openalex.org/W2735056053", "PaperTitle": "Fast Binary Counters Based on Symmetric Stacking", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University at Buffalo, State University of New York": 2.0}, "Authors": ["Christopher Fritz", "Adly T. Fam"]}]}, {"DBLP title": "Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing.", "DBLP authors": ["Yangxurui Liu", "Liang Liu", "Viktor \u00d6wall"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2732062", "OA papers": [{"PaperId": "https://openalex.org/W2744407724", "PaperTitle": "Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Lund University": 1.5, "Informa (Sweden)": 1.5}, "Authors": ["Yangxurui Liu", "Liang Liu", "Viktor \u00d6wall"]}]}, {"DBLP title": "DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.", "DBLP authors": ["Tongda Wu", "Yongpan Liu", "Daming Zhang", "Jinyang Li", "Xiaobo Sharon Hu", "Chun Jason Xue", "Huazhong Yang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736552", "OA papers": [{"PaperId": "https://openalex.org/W2749471886", "PaperTitle": "DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 4.0, "Beijing Institute of Astronautical Systems Engineering, Beijing, China": 1.0, "University of Notre Dame": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Tongda Wu", "Yongpan Liu", "Daming Zhang", "Jinyang Li", "Xiaobo Sharon Hu", "Chun Jason Xue", "Huazhong Yang"]}]}, {"DBLP title": "A Hysteretic Switched-Capacitor DC-DC Converter With Optimal Output Ripple and Fast Transient Response.", "DBLP authors": ["Zhekai Xiao", "Anh Khoa Bui", "Liter Siek"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2728606", "OA papers": [{"PaperId": "https://openalex.org/W2741675829", "PaperTitle": "A Hysteretic Switched-Capacitor DC\u2013DC Converter With Optimal Output Ripple and Fast Transient Response", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Zhekai Xiao", "Anh B. Bui", "Liter Siek"]}]}, {"DBLP title": "An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current.", "DBLP authors": ["Younghyun Lim", "Jeonghyun Lee", "Yongsun Lee", "Seong-Sik Song", "Hong-Teuk Kim", "Ockgoo Lee", "Jaehyouk Choi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2742603", "OA papers": [{"PaperId": "https://openalex.org/W2753623462", "PaperTitle": "An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Ulsan National Institute of Science and Technology": 4.0, "LG Corporation (South Korea)": 1.0, "Broadcom Korea, Seoul, South Korea": 1.0, "Pusan National University": 1.0}, "Authors": ["Younghyun Lim", "Jeong-Hyun Lee", "Yongsun Lee", "Seong-Sik Song", "Hong-Teuk Kim", "Ockgoo Lee", "Jaehyouk Choi"]}]}, {"DBLP title": "Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing Among Distributed On-Chip Voltage Regulators.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Orhun Aras Uzun", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2742944", "OA papers": [{"PaperId": "https://openalex.org/W2752541285", "PaperTitle": "Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing Among Distributed On-Chip Voltage Regulators", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of South Florida": 3.0, "University of Minnesota": 2.0}, "Authors": ["Longfei Wang", "S. Karen Khatamifard", "Orhun Aras Uzun", "Ulya R. Karpuzcu", "Selcuk Kose"]}]}, {"DBLP title": "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes.", "DBLP authors": ["Jin-Fa Lin", "Ming-Hwa Sheu", "Yin-Tsung Hwang", "Chen-Syuan Wong", "Ming-Yan Tsai"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2729884", "OA papers": [{"PaperId": "https://openalex.org/W2741248434", "PaperTitle": "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Chaoyang University of Technology": 1.0, "National Yunlin University of Science and Technology": 3.0, "National Chung Hsing University": 1.0}, "Authors": ["Jia-Horng Lin", "Ming-Hwa Sheu", "Yin-Tsung Hwang", "Chen-Syuan Wong", "Ming-Yan Tsai"]}]}, {"DBLP title": "Logic Design Partitioning for Stacked Power Domains.", "DBLP authors": ["Kristof Blutman", "Hamed Fatemi", "Ajay Kapoor", "Andrew B. Kahng", "Jiajia Li", "Jos\u00e9 Pineda de Gyvez"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2729587", "OA papers": [{"PaperId": "https://openalex.org/W2740324036", "PaperTitle": "Logic Design Partitioning for Stacked Power Domains", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"NXP (Netherlands)": 4.0, "University of California, San Diego": 2.0}, "Authors": ["Kristof Blutman", "Hamed Fatemi", "Ajay Kapoor", "Andrew B. Kahng", "Jiajia Li", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics.", "DBLP authors": ["Sumantra Sarkar", "Ayan Biswas", "Anindya Sundar Dhar", "Rahul M. Rao"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2730283", "OA papers": [{"PaperId": "https://openalex.org/W2745252564", "PaperTitle": "Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "IBM (India)": 1.0}, "Authors": ["Sumantra Sarkar", "Ayan Biswas", "Anindya Sundar Dhar", "Rahul Rao"]}]}, {"DBLP title": "Domain Wall Interconnections for NML.", "DBLP authors": ["Fabrizio Cairo", "Marco Vacca", "Giovanna Turvani", "Maurizio Zamboni", "Mariagrazia Graziano"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2739748", "OA papers": [{"PaperId": "https://openalex.org/W2751373481", "PaperTitle": "Domain Wall Interconnections for NML", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Fabrizio Cairo", "Marco Vacca", "Giovanna Turvani", "Maurizio Zamboni", "Mariagrazia Graziano"]}]}, {"DBLP title": "Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2735299", "OA papers": [{"PaperId": "https://openalex.org/W2746351350", "PaperTitle": "Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Siyuan Xu", "Benjamin W. Schafer"]}]}, {"DBLP title": "Modeling of Joule Heating Induced Effects in Multiwall Carbon Nanotube Interconnects.", "DBLP authors": ["K. M. Mohsin", "Ashok Srivastava"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2737884", "OA papers": [{"PaperId": "https://openalex.org/W2753642268", "PaperTitle": "Modeling of Joule Heating Induced Effects in Multiwall Carbon Nanotube Interconnects", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Louisiana State University": 2.0}, "Authors": ["K. M. Mohsin", "Ashok Srivastava"]}]}, {"DBLP title": "A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model.", "DBLP authors": ["Khanh N. Dang", "Akram Ben Ahmed", "Xuan-Tu Tran", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736004", "OA papers": [{"PaperId": "https://openalex.org/W2750083033", "PaperTitle": "A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Aizu": 3.0, "Keio University": 1.0, "[Key Laboratory for Smart Integrated Systems, VNU University of Engineering and Technology, Hanoi, Vietnam]": 1.0}, "Authors": ["Khanh Dang", "Akram Ben Ahmed", "Xuan-Tu Tran", "Yuichi Okuyama", "Abderazek Ben Abdallah"]}]}, {"DBLP title": "An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS.", "DBLP authors": ["Xinwang Zhang", "Zipeng Chen", "Yanqiang Gao", "Feng Ma", "Jiachen Hao", "Guodong Zhu", "Baoyong Chi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736003", "OA papers": [{"PaperId": "https://openalex.org/W2745867347", "PaperTitle": "An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 3.5, "Institute of Microelectronics": 3.5}, "Authors": ["Xinwang Zhang", "Zipeng Chen", "Yanqiang Gao", "Feng Ma", "Jia-Chen Hao", "Guodong Zhu", "Baoyong Chi"]}]}, {"DBLP title": "A Study of the Effect of RRAM Reliability Soft Errors on the Performance of RRAM-Based Neuromorphic Systems.", "DBLP authors": ["Amr M. S. Tosson", "Shimeng Yu", "Mohab H. Anis", "Lan Wei"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2734819", "OA papers": [{"PaperId": "https://openalex.org/W2745363217", "PaperTitle": "A Study of the Effect of RRAM Reliability Soft Errors on the Performance of RRAM-Based Neuromorphic Systems", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Waterloo": 3.0, "Arizona State University": 1.0}, "Authors": ["Amr M. S. Tosson", "Shimeng Yu", "Mohab Anis", "Lan Wei"]}]}, {"DBLP title": "A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories.", "DBLP authors": ["Maryam Karimi", "Nezam Rohbani", "Seyed Ghassem Miremadi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2734839", "OA papers": [{"PaperId": "https://openalex.org/W2750392872", "PaperTitle": "A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Maryam Karimi", "Nezam Rohbani", "Seyed Ghassem Miremadi"]}]}, {"DBLP title": "Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip.", "DBLP authors": ["Guangda Zhang", "Wei Song", "Jim D. Garside", "Javier Navaridas", "Zhiying Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2729081", "OA papers": [{"PaperId": "https://openalex.org/W2728002227", "PaperTitle": "Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 3.0, "PLA Academy of Military Science": 0.5, "University of Cambridge": 0.5, "National University of Defense Technology": 1.0}, "Authors": ["Guangda Zhang", "Wei Song", "Jim Garside", "Javier Navaridas", "Zhiying Wang"]}]}, {"DBLP title": "A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer.", "DBLP authors": ["Tzung-Je Lee", "Tsung-Yi Tsai", "Wei Lin", "U-Fat Chio", "Chua-Chin Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736782", "OA papers": [{"PaperId": "https://openalex.org/W2748943309", "PaperTitle": "A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Sun Yat-sen University": 4.0, "Macau University of Science and Technology": 0.5, "University of Macau": 0.5}, "Authors": ["Tzung-Je Lee", "Tsung-Yi Tsai", "Wei Lin", "U-Fat Chio", "Chua-Chin Wang"]}]}, {"DBLP title": "Achieving Theoretical Limit of SFDR in Pipelined ADCs.", "DBLP authors": ["Vineeth Sarma", "Chithira Ravi", "Bibhudatta Sahoo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2731262", "OA papers": [{"PaperId": "https://openalex.org/W2743823487", "PaperTitle": "Achieving Theoretical Limit of SFDR in Pipelined ADCs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Amrita Vishwa Vidyapeetham University": 3.0}, "Authors": ["Vineeth Sarma", "Chithira Ravi", "Bibhu Prasad Sahoo"]}]}, {"DBLP title": "A Simple Miller Compensation With Essential Bandwidth Improvement.", "DBLP authors": ["Jos\u00e9 Mar\u00eda Algueta-Miguel", "Jaime Ram\u00edrez-Angulo", "Enrique Mirazo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2733082", "OA papers": [{"PaperId": "https://openalex.org/W2744317918", "PaperTitle": "A Simple Miller Compensation With Essential Bandwidth Improvement", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universidad Publica de Navarra": 1.0, "University of Navarra": 1.0, "Lasen (United States)": 2.0, "University of Seville": 1.0}, "Authors": ["Jose Maria Algueta-Miguel", "Jaime Ramirez-Angulo", "Enrique Mirazo", "Antonio J. Lopez-Martin", "Ramon G. Carvajal"]}]}, {"DBLP title": "A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation.", "DBLP authors": ["Seyed Alireza Zahrai", "Marina Zlochisti", "Nicolas Le Dortz", "Marvin Onabajo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2739108", "OA papers": [{"PaperId": "https://openalex.org/W2751494947", "PaperTitle": "A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northeastern University": 3.0, "Analog Devices (United States)": 1.0}, "Authors": ["Seyed Mehdi Zahrai", "Marina Zlochisti", "Nicolas Le Dortz", "Marvin Onabajo"]}]}, {"DBLP title": "Poly-Si-Based Physical Unclonable Functions.", "DBLP authors": ["Hao-Ting Shen", "Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2733531", "OA papers": [{"PaperId": "https://openalex.org/W2747635692", "PaperTitle": "Poly-Si-Based Physical Unclonable Functions", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Haoting Shen", "Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "A Switched-Capacitor-Controlled Digital-Current Modulated Class-E Transmitter.", "DBLP authors": ["Wen Yuan", "Jeffrey S. Walling"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736889", "OA papers": [{"PaperId": "https://openalex.org/W2749181727", "PaperTitle": "A Switched-Capacitor-Controlled Digital-Current Modulated Class-E Transmitter", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Wen Yuan", "Jeffrey S. Walling"]}]}, {"DBLP title": "LoCCo-Based Scan Chain Stitching for Low-Power DFT.", "DBLP authors": ["Shalini Pathak", "Anuj Grover", "Mausumi Pohit", "Nitin Bansal"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2735864", "OA papers": [{"PaperId": "https://openalex.org/W2748946592", "PaperTitle": "LoCCo-Based Scan Chain Stitching for Low-Power DFT", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"STMicroelectronics (India)": 2.0, "Gautam Buddha University": 1.0, "Invecas Technologies Pvt. Ltd., Noida, India": 1.0}, "Authors": ["Shalini Pathak", "Anuj Grover", "Mausumi Pohit", "Nitin Bansal"]}]}, {"DBLP title": "Design of Reliable SoCs With BIST Hardware and Machine Learning.", "DBLP authors": ["Mehdi Sadi", "Gustavo K. Contreras", "Jifeng Chen", "LeRoy Winemberg", "Mark M. Tehranipoor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2734685", "OA papers": [{"PaperId": "https://openalex.org/W2749738834", "PaperTitle": "Design of Reliable SoCs With BIST Hardware and Machine Learning", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Florida": 3.0, "NXP Semiconductors, Austin, TX, USA": 2.0}, "Authors": ["Mehdi Sadi", "Gustavo F. Contreras", "Ji-Feng Chen", "LeRoy Winemberg", "Mark Tehranipoor"]}]}, {"DBLP title": "In-DRAM Data Initialization.", "DBLP authors": ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2737646", "OA papers": [{"PaperId": "https://openalex.org/W2750192944", "PaperTitle": "In-DRAM Data Initialization", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 6.0}, "Authors": ["Ho-Seok Seol", "Wongyu Shin", "Jae-Min Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"]}]}, {"DBLP title": "Low-Complexity Methodology for Complex Square-Root Computation.", "DBLP authors": ["Suresh Mopuri", "Amit Acharyya"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2740343", "OA papers": [{"PaperId": "https://openalex.org/W2750796506", "PaperTitle": "Low-Complexity Methodology for Complex Square-Root Computation", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Technology Hyderabad": 2.0}, "Authors": ["Suresh Mopuri", "Amit Acharyya"]}]}, {"DBLP title": "An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design.", "DBLP authors": ["Boyu Hu", "Yuan Du", "Rulin Huang", "Jeffrey Lee", "Young-Kai Chen", "Mau-Chung Frank Chang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2737523", "OA papers": [{"PaperId": "https://openalex.org/W2745689479", "PaperTitle": "An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Los Angeles": 4.0, "Bell Laboratories Murray Hill, NJ, USA": 2.0}, "Authors": ["Boyu Hu", "Yuan Du", "Ru-Lin Huang", "Jeffrey E. Lee", "Young-Kai Chen", "Mau-Chung Frank Chang"]}]}, {"DBLP title": "Using Scan Side Channel to Detect IP Theft.", "DBLP authors": ["Leonid Azriel", "Ran Ginosar", "Shay Gueron", "Avi Mendelson"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2715188", "OA papers": [{"PaperId": "https://openalex.org/W2724820326", "PaperTitle": "Using Scan Side Channel to Detect IP Theft", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0, "University of Haifa": 0.5, "Amazon (United States)": 0.5}, "Authors": ["Leonid Azriel", "Ran Ginosar", "Shay Gueron", "Avi Mendelson"]}]}, {"DBLP title": "AES Datapath Optimization Strategies for Low-Power Low-Energy Multisecurity-Level Internet-of-Things Applications.", "DBLP authors": ["Duy-Hieu Bui", "Diego Puschini", "Simone Bacles-Min", "Edith Beign\u00e9", "Xuan-Tu Tran"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2716386", "OA papers": [{"PaperId": "https://openalex.org/W2727299004", "PaperTitle": "AES Datapath Optimization Strategies for Low-Power Low-Energy Multisecurity-Level Internet-of-Things Applications", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Grenoble Alpes University": 2.0, "CEA LETI": 2.0, "VNU University of Science": 1.0}, "Authors": ["Duy-Hieu Bui", "Diego Puschini", "Simone Bacles-Min", "Edith Beigne", "Xuan-Tu Tran"]}]}, {"DBLP title": "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks.", "DBLP authors": ["Thomas De Cnudde", "Svetla Nikova"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2713483", "OA papers": [{"PaperId": "https://openalex.org/W2676406993", "PaperTitle": "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Thomas De Cnudde", "Svetla Nikova"]}]}, {"DBLP title": "A Flexible Wildcard-Pattern Matching Accelerator via Simultaneous Discrete Finite Automata.", "DBLP authors": ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Yin-Chi Peng", "Ya-Han Tsao", "Yen-Ning Chiang", "Wei-Cheng Zhao", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2671408", "OA papers": [{"PaperId": "https://openalex.org/W2591992042", "PaperTitle": "A Flexible Wildcard-Pattern Matching Accelerator via Simultaneous Discrete Finite Automata", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "National Tsing Hua University": 3.0}, "Authors": ["Hsiang-Jen Tsai", "Chien Chih Chen", "Yin-Chi Peng", "Ya-Han Tsao", "Yen-Ning Chiang", "Weicheng Zhao", "Meng-Fan Chang", "Tien-Fu Chen"]}]}, {"DBLP title": "An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification.", "DBLP authors": ["Maxime Lecomte", "Jacques Fournier", "Philippe Maurine"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2627525", "OA papers": [{"PaperId": "https://openalex.org/W2558627660", "PaperTitle": "An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {}, "Authors": ["Maxime Lecomte", "Jacques Fournier", "Philippe Maurine"]}]}, {"DBLP title": "Chaotic Encrypted Polar Coding Scheme for General Wiretap Channel.", "DBLP authors": ["Yizhi Zhao", "Xuecheng Zou", "Zhaojun Lu", "Zhenglin Liu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2636908", "OA papers": [{"PaperId": "https://openalex.org/W2570418557", "PaperTitle": "Chaotic Encrypted Polar Coding Scheme for General Wiretap Channel", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Huazhong University of Science and Technology": 4.0}, "Authors": ["Yizhi Zhao", "Xuecheng Zou", "Zhaojun Lu", "Zhenglin Liu"]}]}, {"DBLP title": "ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures.", "DBLP authors": ["Po-Hao Wang", "Yung-Chen Chien", "Shang-Jen Tsai", "Xuan-Yu Lin", "Rizal Tanjung", "Yi-Sian Lin", "Shu-Wei Syu", "Tay-Jyi Lin", "Jinn-Shyan Wang", "Tien-Fu Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2016.2642170", "OA papers": [{"PaperId": "https://openalex.org/W2568151702", "PaperTitle": "ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "National Chung Cheng University": 5.0}, "Authors": ["Po-Hao Wang", "Yung-Chen Chien", "Shang-Jen Tsai", "Xuan Lin", "Rizal Tanjung", "Yi-Sian Lin", "Shu-Wei Syu", "Tay-Jyi Lin", "Jinn-Shyan Wang", "Tien-Fu Chen"]}]}, {"DBLP title": "Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It.", "DBLP authors": ["Xiangyu Li", "Chaoqun Yang", "Jiangsha Ma", "Yongchang Liu", "Shujuan Yin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2752212", "OA papers": [{"PaperId": "https://openalex.org/W2758674407", "PaperTitle": "Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 1.0, "Beijing Information Science & Technology University": 2.0, "Beijing Microelectronics Technology Institute": 1.0, "AltoBeam (China) Inc., Beijing, China": 1.0}, "Authors": ["Xiangyu Li", "Chaoqun Yang", "Jiangsha Ma", "Yongchang Liu", "Shujuan Yin"]}]}, {"DBLP title": "A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS.", "DBLP authors": ["J. Gorji", "M. B. Ghaznavi-Ghoushchi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2715167", "OA papers": [{"PaperId": "https://openalex.org/W2637372203", "PaperTitle": "A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shahed University": 2.0}, "Authors": ["J. Gorji", "Mohammad Bagher Ghaznavi-Ghoushchi"]}]}, {"DBLP title": "Vulnerability Analysis of Trivium FPGA Implementations.", "DBLP authors": ["Francisco Eugenio Potestad-Ord\u00f3\u00f1ez", "Carlos Jes\u00fas Jim\u00e9nez-Fern\u00e1ndez", "Manuel Valencia-Barrero"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2751151", "OA papers": [{"PaperId": "https://openalex.org/W2756729278", "PaperTitle": "Vulnerability Analysis of Trivium FPGA Implementations", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Seville": 1.5, "Seville Institute of Microelectronics": 1.5}, "Authors": ["F. E. Potestad-Ordonez", "C. J. Jimenez-Fernandez", "M. Valencia-Barrero"]}]}, {"DBLP title": "Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification.", "DBLP authors": ["Xiaolong Guo", "Raj Gautam Dutta", "Prabhat Mishra", "Yier Jin"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2751615", "OA papers": [{"PaperId": "https://openalex.org/W2762373765", "PaperTitle": "Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Florida": 3.0, "University of Central Florida": 1.0}, "Authors": ["Xiaolong Guo", "Raj Kumar Dutta", "Prabhat Mishra", "Yier Jin"]}]}, {"DBLP title": "Multiradix Trivium Implementations for Low-Power IoT Hardware.", "DBLP authors": ["Jos\u00e9 Miguel Mora-Gutierrez", "Carlos Jes\u00fas Jim\u00e9nez-Fern\u00e1ndez", "Manuel Valencia-Barrero"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2736063", "OA papers": [{"PaperId": "https://openalex.org/W2753245706", "PaperTitle": "Multiradix Trivium Implementations for Low-Power IoT Hardware", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seville Institute of Microelectronics": 1.5, "University of Seville": 1.5}, "Authors": ["J. M. Mora-Guti\u00e9rrez", "C. J. Jimenez-Fernandez", "M. Valencia-Barrero"]}]}, {"DBLP title": "Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?", "DBLP authors": ["Jonathon Maga\u00f1a", "Daohang Shi", "Jackson Melchert", "Azadeh Davoodi"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2748018", "OA papers": [{"PaperId": "https://openalex.org/W2762256361", "PaperTitle": "Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0}, "Authors": ["Jonathon Magana", "Daohang Shi", "Jackson Melchert", "Azadeh Davoodi"]}]}, {"DBLP title": "Security Beyond CMOS: Fundamentals, Applications, and Roadmap.", "DBLP authors": ["Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2742943", "OA papers": [{"PaperId": "https://openalex.org/W2756593363", "PaperTitle": "Security Beyond CMOS: Fundamentals, Applications, and Roadmap", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Fahim Rahman", "Bicky Shakya", "Xiaolin Xu", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2742515", "OA papers": [{"PaperId": "https://openalex.org/W2752640128", "PaperTitle": "An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Yung-Hui Chung", "Chia-Wei Yen"]}]}, {"DBLP title": "A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS.", "DBLP authors": ["Qing Liu", "Wei Shu", "Joseph S. Chang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2747132", "OA papers": [{"PaperId": "https://openalex.org/W2754730399", "PaperTitle": "A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"TL, NTU, Singapore": 2.0, "National University of Singapore": 1.0}, "Authors": ["Qing Huo Liu", "Wei Shu", "Joseph Tung-Chieh Chang"]}]}, {"DBLP title": "A 20-nW 0.25-V Inverter-Based Asynchronous Delta-Sigma Modulator in 130-nm Digital CMOS Process.", "DBLP authors": ["Gustavo Della Colletta", "Luis Henrique de Carvalho Ferreira", "Sameer R. Sonkusale", "Giseli V. Rocha"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2741343", "OA papers": [{"PaperId": "https://openalex.org/W2751945557", "PaperTitle": "A 20-nW 0.25-V Inverter-Based Asynchronous Delta\u2013Sigma Modulator in 130-nm Digital CMOS Process", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Federal University of Itajub\u00e1": 3.0, "Tufts University": 0.5, "NanoLab (United States)": 0.5}, "Authors": ["Gustavo Della Colletta", "Luis Ferreira", "Sameer Sonkusale", "Giseli Valentim Rocha"]}]}, {"DBLP title": "Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads.", "DBLP authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2746798", "OA papers": [{"PaperId": "https://openalex.org/W2760037701", "PaperTitle": "Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"]}]}, {"DBLP title": "A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist.", "DBLP authors": ["Shourya Gupta", "Kirti Gupta", "Neeta Pandey"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2746683", "OA papers": [{"PaperId": "https://openalex.org/W2751272872", "PaperTitle": "A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Bharati Vidyapeeth Deemed University": 2.0, "Delhi Technological University": 1.0}, "Authors": ["Shourya Dutta Gupta", "Kirti Gupta", "Neeta Pandey"]}]}, {"DBLP title": "Embedded DRAM-Based Memory Customization for Low-Cost FFT Processor Design.", "DBLP authors": ["Gyuseong Kang", "Woong Choi", "Jongsun Park"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2752265", "OA papers": [{"PaperId": "https://openalex.org/W2760657028", "PaperTitle": "Embedded DRAM-Based Memory Customization for Low-Cost FFT Processor Design", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea University": 2.0}, "Authors": ["Gyuseong Kang", "Woong Choi"]}]}, {"DBLP title": "Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links.", "DBLP authors": ["Karthi Duraisamy", "Partha Pratim Pande"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2748884", "OA papers": [{"PaperId": "https://openalex.org/W2758831475", "PaperTitle": "Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Karthi Duraisamy", "Partha Pratim Pande"]}]}, {"DBLP title": "Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies.", "DBLP authors": ["Giuseppe Scotti", "Davide Bellizia", "Alessandro Trifiletti", "Gaetano Palumbo"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2750207", "OA papers": [{"PaperId": "https://openalex.org/W2758426500", "PaperTitle": "Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies", "Year": 2017, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Sapienza University of Rome": 3.0, "University of Catania": 1.0}, "Authors": ["Giuseppe Scotti", "Davide Bellizia", "Alessandro Trifiletti", "Gaetano Palumbo"]}]}, {"DBLP title": "A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS 2n-1, 2n, 2n+ 1, 2n+1-1, 2n-1-1.", "DBLP authors": ["Sachin Kumar", "Chip-Hong Chang"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2748984", "OA papers": [{"PaperId": "https://openalex.org/W2757318289", "PaperTitle": "A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS $\\{2^{n}-1, 2^{n}, 2^{n}+ 1, 2^{n+1}- 1, 2^{n-1}- 1\\}$", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Sachin Kumar", "Chip-Hong Chang"]}]}, {"DBLP title": "An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror.", "DBLP authors": ["Zhenqiang Yong", "Xiaoyan Xiang", "Chen Chen", "Jianyi Meng"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2748228", "OA papers": [{"PaperId": "https://openalex.org/W2755618956", "PaperTitle": "An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Zhenqiang Yong", "Xiaoyan Xiang", "Chen Chen", "Jianyi Meng"]}]}, {"DBLP title": "An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed-Solomon Decoder.", "DBLP authors": ["Haowen Luo", "Wei Zhang", "Yang Wang", "Yan Hu", "Yanyan Liu"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2746139", "OA papers": [{"PaperId": "https://openalex.org/W2753274179", "PaperTitle": "An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed\u2013Solomon Decoder", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tianjin University": 4.0, "Nankai University": 1.0}, "Authors": ["Haowen Luo", "Wei Zhang", "Yang Wang", "Yan Hu", "Yanyan Liu"]}]}, {"DBLP title": "Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis.", "DBLP authors": ["Woo-Rham Bae", "Borivoje Nikolic", "Deog-Kyoon Jeong"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2747157", "OA papers": [{"PaperId": "https://openalex.org/W2753083610", "PaperTitle": "Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Berkeley": 2.0, "Seoul National University": 1.0}, "Authors": ["Woorham Bae", "Borivoje Nikolic", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications.", "DBLP authors": ["Xue Liu", "Xin-Xin Yan", "Ze-ke Wang", "Qingxu Deng"], "year": 2017, "doi": "https://doi.org/10.1109/TVLSI.2017.2748603", "OA papers": [{"PaperId": "https://openalex.org/W2754109780", "PaperTitle": "Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northeastern University": 3.0, "ETH Zurich": 1.0}, "Authors": ["Xue Liu", "Xinxin Yan", "Zeke Wang", "Qingxu Deng"]}]}]