Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon Sep 05 18:08:02 2016
| Host             : RDS1 running 64-bit major release  (build 9200)
| Command          : report_power -file C:/Users/jsequeira/Proyectos/Reportes/Francis/power_power_1power_1_KOA_54bits.pwr -name power_1
| Design           : RecursiveKOA
| Device           : xc7a100tcsg324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 122.964 (Junction temp exceeded!) |
| Dynamic (W)              | 122.173                           |
| Device Static (W)        | 0.791                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.856 |      728 |       --- |             --- |
|   LUT as Logic |     3.575 |      448 |     63400 |            0.71 |
|   CARRY4       |     1.154 |      113 |     15850 |            0.71 |
|   Register     |     0.121 |      112 |    126800 |            0.09 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       54 |       --- |             --- |
| Signals        |     4.526 |      585 |       --- |             --- |
| DSPs           |     9.989 |       12 |       240 |            5.00 |
| I/O            |   102.802 |      227 |       210 |          108.10 |
| Static Power   |     0.791 |          |           |                 |
| Total          |   122.964 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    20.390 |      19.827 |      0.563 |
| Vccaux    |       1.800 |     8.444 |       8.351 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    48.512 |      48.508 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| RecursiveKOA      |   122.173 |
|   finalreg        |     0.413 |
|   main_KOA        |    17.526 |
|     A_operation   |     0.125 |
|     B_operation   |     0.125 |
|     Final         |     0.599 |
|     Subtr_2       |     2.344 |
|     left          |     4.704 |
|       B_operation |     0.061 |
|       Final       |     0.303 |
|       Subtr_1     |     1.001 |
|       Subtr_2     |     0.642 |
|       left        |     1.297 |
|         main      |     1.297 |
|       right       |     1.400 |
|         main      |     1.400 |
|     middle        |     5.021 |
|       B_operation |     0.147 |
|       Subtr_1     |     1.061 |
|       Subtr_2     |     0.648 |
|       left_high   |     1.509 |
|         main      |     1.509 |
|       right_lower |     1.657 |
|         main      |     1.657 |
|     right         |     4.608 |
|       B_operation |     0.061 |
|       Final       |     0.303 |
|       Subtr_1     |     1.001 |
|       Subtr_2     |     0.642 |
|       left        |     1.297 |
|         main      |     1.297 |
|       right       |     1.304 |
|         main      |     1.304 |
+-------------------+-----------+


