<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3645" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3645{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3645{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3645{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3645{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_3645{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3645{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_3645{left:70px;bottom:996px;letter-spacing:0.13px;}
#t8_3645{left:152px;bottom:996px;letter-spacing:0.18px;word-spacing:0.01px;}
#t9_3645{left:70px;bottom:972px;letter-spacing:-0.17px;}
#ta_3645{left:100px;bottom:972px;letter-spacing:-0.18px;}
#tb_3645{left:233px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3645{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#td_3645{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3645{left:70px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3645{left:70px;bottom:887px;}
#tg_3645{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#th_3645{left:502px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ti_3645{left:96px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_3645{left:96px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3645{left:96px;bottom:840px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tl_3645{left:183px;bottom:847px;}
#tm_3645{left:199px;bottom:840px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3645{left:391px;bottom:847px;}
#to_3645{left:407px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3645{left:96px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_3645{left:70px;bottom:797px;}
#tr_3645{left:96px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#ts_3645{left:436px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#tt_3645{left:96px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3645{left:96px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3645{left:96px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_3645{left:70px;bottom:724px;}
#tx_3645{left:96px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#ty_3645{left:398px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tz_3645{left:96px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3645{left:70px;bottom:684px;}
#t11_3645{left:96px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3645{left:412px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_3645{left:96px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t14_3645{left:96px;bottom:654px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t15_3645{left:96px;bottom:637px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t16_3645{left:70px;bottom:611px;}
#t17_3645{left:96px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3645{left:395px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t19_3645{left:96px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3645{left:70px;bottom:571px;}
#t1b_3645{left:96px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_3645{left:443px;bottom:574px;letter-spacing:-0.32px;word-spacing:-0.42px;}
#t1d_3645{left:96px;bottom:558px;letter-spacing:-0.34px;word-spacing:-0.92px;}
#t1e_3645{left:96px;bottom:541px;letter-spacing:-0.35px;word-spacing:-0.39px;}
#t1f_3645{left:154px;bottom:113px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1g_3645{left:245px;bottom:113px;letter-spacing:0.13px;}
#t1h_3645{left:649px;bottom:113px;letter-spacing:0.13px;}
#t1i_3645{left:176px;bottom:376px;letter-spacing:0.11px;}
#t1j_3645{left:176px;bottom:361px;letter-spacing:0.08px;}
#t1k_3645{left:176px;bottom:345px;letter-spacing:0.07px;}
#t1l_3645{left:176px;bottom:330px;letter-spacing:0.06px;}
#t1m_3645{left:176px;bottom:315px;letter-spacing:0.1px;word-spacing:-0.14px;}
#t1n_3645{left:176px;bottom:300px;letter-spacing:0.11px;word-spacing:-0.2px;}
#t1o_3645{left:176px;bottom:284px;letter-spacing:0.06px;word-spacing:-0.01px;}
#t1p_3645{left:176px;bottom:270px;letter-spacing:0.06px;word-spacing:-0.03px;}
#t1q_3645{left:176px;bottom:254px;letter-spacing:0.05px;word-spacing:0.12px;}
#t1r_3645{left:176px;bottom:239px;letter-spacing:0.08px;}
#t1s_3645{left:177px;bottom:207px;letter-spacing:0.05px;word-spacing:0.14px;}
#t1t_3645{left:177px;bottom:192px;letter-spacing:0.04px;word-spacing:0.27px;}
#t1u_3645{left:735px;bottom:481px;}
#t1v_3645{left:717px;bottom:481px;}
#t1w_3645{left:700px;bottom:481px;}
#t1x_3645{left:682px;bottom:481px;}
#t1y_3645{left:664px;bottom:481px;}
#t1z_3645{left:646px;bottom:481px;}
#t20_3645{left:628px;bottom:481px;}
#t21_3645{left:610px;bottom:481px;}
#t22_3645{left:592px;bottom:481px;}
#t23_3645{left:575px;bottom:481px;}
#t24_3645{left:555px;bottom:481px;letter-spacing:-0.23px;}
#t25_3645{left:537px;bottom:481px;letter-spacing:-0.23px;}
#t26_3645{left:519px;bottom:481px;letter-spacing:-0.14px;}
#t27_3645{left:483px;bottom:481px;letter-spacing:-0.23px;}
#t28_3645{left:465px;bottom:481px;letter-spacing:-0.14px;}
#t29_3645{left:180px;bottom:481px;letter-spacing:-0.23px;}
#t2a_3645{left:308px;bottom:452px;letter-spacing:0.08px;}
#t2b_3645{left:178px;bottom:224px;letter-spacing:0.05px;word-spacing:-0.02px;}
#t2c_3645{left:233px;bottom:156px;letter-spacing:0.08px;}

.s1_3645{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3645{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3645{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3645{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3645{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3645{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3645{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3645{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3645{font-size:9px;font-family:Arial_b5v;color:#000;}
.sa_3645{font-size:8px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3645" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3645Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3645" style="-webkit-user-select: none;"><object width="935" height="1210" data="3645/3645.svg" type="image/svg+xml" id="pdf3645" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3645" class="t s1_3645">Vol. 3B </span><span id="t2_3645" class="t s1_3645">18-13 </span>
<span id="t3_3645" class="t s2_3645">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3645" class="t s3_3645">The following subsections of Section 18.4 describe common features of profiling branches. These features are </span>
<span id="t5_3645" class="t s3_3645">generally enabled using the IA32_DEBUGCTL MSR (older processor may have implemented a subset or model- </span>
<span id="t6_3645" class="t s3_3645">specific features, see definitions of MSR_DEBUGCTLA, MSR_DEBUGCTLB, MSR_DEBUGCTL). </span>
<span id="t7_3645" class="t s4_3645">18.4.1 </span><span id="t8_3645" class="t s4_3645">IA32_DEBUGCTL MSR </span>
<span id="t9_3645" class="t s3_3645">The </span><span id="ta_3645" class="t s5_3645">IA32_DEBUGCTL </span><span id="tb_3645" class="t s3_3645">MSR provides bit field controls to enable debug trace interrupts, debug trace stores, trace </span>
<span id="tc_3645" class="t s3_3645">messages enable, single stepping on branches, last branch record recording, and to control freezing of LBR stack </span>
<span id="td_3645" class="t s3_3645">or performance counters on a PMI request. IA32_DEBUGCTL MSR is located at register address 01D9H. </span>
<span id="te_3645" class="t s3_3645">See Figure 18-3 for the MSR layout and the bullets below for a description of the flags: </span>
<span id="tf_3645" class="t s6_3645">• </span><span id="tg_3645" class="t s5_3645">LBR (last branch/interrupt/exception) flag (bit 0) — </span><span id="th_3645" class="t s3_3645">When set, the processor records a running trace of </span>
<span id="ti_3645" class="t s3_3645">the most recent branches, interrupts, and/or exceptions taken by the processor (prior to a debug exception </span>
<span id="tj_3645" class="t s3_3645">being generated) in the last branch record (LBR) stack. For more information, see the Section 18.5.1, “LBR </span>
<span id="tk_3645" class="t s3_3645">Stack” (Intel </span>
<span id="tl_3645" class="t s7_3645">® </span>
<span id="tm_3645" class="t s3_3645">Core™2 Duo and Intel Atom </span>
<span id="tn_3645" class="t s7_3645">® </span>
<span id="to_3645" class="t s3_3645">processor family) and Section 18.9.1, “LBR Stack” (processors </span>
<span id="tp_3645" class="t s3_3645">based on Nehalem microarchitecture). </span>
<span id="tq_3645" class="t s6_3645">• </span><span id="tr_3645" class="t s5_3645">BTF (single-step on branches) flag (bit 1) — </span><span id="ts_3645" class="t s3_3645">When set, the processor treats the TF flag in the EFLAGS </span>
<span id="tt_3645" class="t s3_3645">register as a “single-step on branches” flag rather than a “single-step on instructions” flag. This mechanism </span>
<span id="tu_3645" class="t s3_3645">allows single-stepping the processor on taken branches. See Section 18.4.3, “Single-Stepping on Branches,” </span>
<span id="tv_3645" class="t s3_3645">for more information about the BTF flag. </span>
<span id="tw_3645" class="t s6_3645">• </span><span id="tx_3645" class="t s5_3645">BLD (bus-lock detection) flag (bit 2) — </span><span id="ty_3645" class="t s3_3645">If this bit is set, OS bus-lock detection is enabled when CPL &gt; 0. </span>
<span id="tz_3645" class="t s3_3645">See Section 18.3.1.6. </span>
<span id="t10_3645" class="t s6_3645">• </span><span id="t11_3645" class="t s5_3645">TR (trace message enable) flag (bit 6) — </span><span id="t12_3645" class="t s3_3645">When set, branch trace messages are enabled. When the </span>
<span id="t13_3645" class="t s3_3645">processor detects a taken branch, interrupt, or exception; it sends the branch record out on the system bus as </span>
<span id="t14_3645" class="t s3_3645">a branch trace message (BTM). See Section 18.4.4, “Branch Trace Messages,” for more information about the </span>
<span id="t15_3645" class="t s3_3645">TR flag. </span>
<span id="t16_3645" class="t s6_3645">• </span><span id="t17_3645" class="t s5_3645">BTS (branch trace store) flag (bit 7) — </span><span id="t18_3645" class="t s3_3645">When set, the flag enables BTS facilities to log BTMs to a memory- </span>
<span id="t19_3645" class="t s3_3645">resident BTS buffer that is part of the DS save area. See Section 18.4.9, “BTS and DS Save Area.” </span>
<span id="t1a_3645" class="t s6_3645">• </span><span id="t1b_3645" class="t s5_3645">BTINT (branch trace interrupt) flag (bit 8) — </span><span id="t1c_3645" class="t s3_3645">When set, the BTS facilities generate an interrupt when the </span>
<span id="t1d_3645" class="t s3_3645">BTS buffer is full. When clear, BTMs are logged to the BTS buffer in a circular fashion. See Section 18.4.5, “Branch </span>
<span id="t1e_3645" class="t s3_3645">Trace Store (BTS),” for a description of this mechanism. </span>
<span id="t1f_3645" class="t s8_3645">Figure 18-3. </span><span id="t1g_3645" class="t s8_3645">IA32_DEBUGCTL MSR for Processors Based on Intel® Core™ </span><span id="t1h_3645" class="t s8_3645">Microarchitecture </span>
<span id="t1i_3645" class="t s9_3645">RTM </span>
<span id="t1j_3645" class="t s9_3645">FREEZE_WHILE_SMM </span>
<span id="t1k_3645" class="t s9_3645">FREEZE_PERFMON_ON_PMI </span>
<span id="t1l_3645" class="t s9_3645">FREEZE_LBRS_ON_PMI </span>
<span id="t1m_3645" class="t s9_3645">BTS_OFF_USR — BTS off in user code </span>
<span id="t1n_3645" class="t s9_3645">BTS_OFF_OS — BTS off in OS </span>
<span id="t1o_3645" class="t s9_3645">BTINT — Branch trace interrupt </span>
<span id="t1p_3645" class="t s9_3645">BTS — Branch trace store </span>
<span id="t1q_3645" class="t s9_3645">TR — Trace messages enable </span>
<span id="t1r_3645" class="t s9_3645">Reserved </span>
<span id="t1s_3645" class="t s9_3645">BTF — Single-step on branches </span>
<span id="t1t_3645" class="t s9_3645">LBR — Last branch/interrupt/exception </span>
<span id="t1u_3645" class="t sa_3645">0 </span><span id="t1v_3645" class="t sa_3645">1 </span><span id="t1w_3645" class="t sa_3645">2 </span><span id="t1x_3645" class="t sa_3645">3 </span><span id="t1y_3645" class="t sa_3645">4 </span><span id="t1z_3645" class="t sa_3645">5 </span><span id="t20_3645" class="t sa_3645">6 </span><span id="t21_3645" class="t sa_3645">7 </span><span id="t22_3645" class="t sa_3645">8 </span><span id="t23_3645" class="t sa_3645">9 </span><span id="t24_3645" class="t sa_3645">10 </span><span id="t25_3645" class="t sa_3645">11 </span><span id="t26_3645" class="t sa_3645">12 </span><span id="t27_3645" class="t sa_3645">14 </span><span id="t28_3645" class="t sa_3645">15 </span><span id="t29_3645" class="t sa_3645">31 </span>
<span id="t2a_3645" class="t s9_3645">Reserved </span>
<span id="t2b_3645" class="t s9_3645">BLD — Bus-lock detection </span>
<span id="t2c_3645" class="t s9_3645">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
