Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 22 10:06:54 2022
| Host         : kickassWT running 64-bit major release  (build 9200)
| Command      : report_methodology -file BRAM_SPI_wrapper_methodology_drc_routed.rpt -pb BRAM_SPI_wrapper_methodology_drc_routed.pb -rpx BRAM_SPI_wrapper_methodology_drc_routed.rpx
| Design       : BRAM_SPI_wrapper
| Device       : xc7z035ffg676-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 4          |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 2          |
| TIMING-7  | Warning  | No common node between related clocks           | 2          |
| TIMING-8  | Warning  | No common period between related clocks         | 2          |
| TIMING-16 | Warning  | Large setup violation                           | 68         |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF               | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X30Y207 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X13Y211 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X35Y217 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X34Y215 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_main_BRAM_SPI_clk_wiz_0_0 and clk_out_div_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_main_BRAM_SPI_clk_wiz_0_0] -to [get_clocks clk_out_div_clk_wiz_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out_div_clk_wiz_0 and clk_recv_BRAM_SPI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_div_clk_wiz_0] -to [get_clocks clk_recv_BRAM_SPI_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_main_BRAM_SPI_clk_wiz_0_0 and clk_out_div_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_main_BRAM_SPI_clk_wiz_0_0] -to [get_clocks clk_out_div_clk_wiz_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out_div_clk_wiz_0 and clk_recv_BRAM_SPI_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_div_clk_wiz_0] -to [get_clocks clk_recv_BRAM_SPI_clk_wiz_0_0]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks clk_main_BRAM_SPI_clk_wiz_0_0 and clk_out_div_clk_wiz_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks clk_out_div_clk_wiz_0 and clk_recv_BRAM_SPI_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.847 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/xhs_d_reg/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.858 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/xhs_d_reg/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.894 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[0]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.894 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[15]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.896 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[10]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.927 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[6]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.928 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[18]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.928 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[19]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.929 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.929 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[0] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.930 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[17]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.930 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.930 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[4]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.932 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[13]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.932 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[14]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.939 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[12]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.963 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/xhs_d_reg/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.977 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[9]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[4] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.012 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[7]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[2] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.013 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[16]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.016 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[1]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.022 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[11]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/CNTVALUEIN[1] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.046 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/xhs_d_reg/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.070 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5_reg[8]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/CNTVALUEIN[3] (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.167 ns between BRAM_SPI_i/receiver_hw_0/inst/in_delay_reset_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].idelaye2_bus/LD (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.201 ns between BRAM_SPI_i/receiver_hw_0/inst/in_delay_reset_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].idelaye2_bus/LD (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.350 ns between BRAM_SPI_i/receiver_hw_0/inst/in_delay_reset_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].idelaye2_bus/LD (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.395 ns between BRAM_SPI_i/receiver_hw_0/inst/in_delay_reset_reg/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].idelaye2_bus/LD (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.402 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[3]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/state_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.573 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.578 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[8]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/state_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -7.583 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[8]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/state_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -7.590 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[4]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -7.594 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/state_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -7.603 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[3]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -7.618 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[2]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -7.627 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[2]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -7.632 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[4]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/state_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -7.637 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[4]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/state_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -7.714 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/state_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -7.782 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -7.799 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -7.803 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[4]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -7.824 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/state_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -7.832 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -7.842 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -7.852 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -7.861 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[1]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[0]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -7.889 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[1]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[1]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -7.889 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[1]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[2]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -7.889 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[1]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[3]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -7.901 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos_reg[1]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[0]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[1]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[2]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -7.926 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[3]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos_reg[3]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -7.944 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[2]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/D (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[0]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[1]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[2]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[5]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos_reg[3]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -8.081 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[0]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -8.081 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[1]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -8.081 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[3]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -8.106 ns between BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/trainning_word_reg[0]/C (clocked by clk_main_BRAM_SPI_clk_wiz_0_0) and BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos_reg[2]/CE (clocked by clk_out_div_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[0].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[1].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[2].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
BRAM_SPI_i/receiver_hw_0/inst/ser2par/inst/pins[3].iserdese2_master: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


