|alu
aluOp[0] => Equal0.IN3
aluOp[0] => Equal1.IN3
aluOp[0] => Equal2.IN2
aluOp[0] => Equal3.IN3
aluOp[0] => Equal4.IN2
aluOp[0] => Equal5.IN3
aluOp[0] => Equal6.IN1
aluOp[0] => Equal7.IN3
aluOp[0] => Equal8.IN2
aluOp[0] => Equal9.IN3
aluOp[0] => Equal10.IN1
aluOp[0] => Equal11.IN3
aluOp[0] => Equal13.IN1
aluOp[0] => Equal14.IN3
aluOp[0] => Equal15.IN0
aluOp[0] => Equal16.IN3
aluOp[1] => Equal0.IN2
aluOp[1] => Equal1.IN2
aluOp[1] => Equal2.IN3
aluOp[1] => Equal3.IN2
aluOp[1] => Equal4.IN1
aluOp[1] => Equal5.IN1
aluOp[1] => Equal6.IN3
aluOp[1] => Equal7.IN2
aluOp[1] => Equal8.IN1
aluOp[1] => Equal9.IN1
aluOp[1] => Equal10.IN3
aluOp[1] => Equal11.IN2
aluOp[1] => Equal13.IN0
aluOp[1] => Equal14.IN0
aluOp[1] => Equal15.IN3
aluOp[1] => Equal16.IN2
aluOp[2] => Equal0.IN1
aluOp[2] => Equal1.IN1
aluOp[2] => Equal2.IN1
aluOp[2] => Equal3.IN1
aluOp[2] => Equal4.IN3
aluOp[2] => Equal5.IN2
aluOp[2] => Equal6.IN2
aluOp[2] => Equal7.IN1
aluOp[2] => Equal8.IN0
aluOp[2] => Equal9.IN0
aluOp[2] => Equal10.IN0
aluOp[2] => Equal11.IN0
aluOp[2] => Equal13.IN3
aluOp[2] => Equal14.IN2
aluOp[2] => Equal15.IN2
aluOp[2] => Equal16.IN1
aluOp[3] => Equal0.IN0
aluOp[3] => Equal1.IN0
aluOp[3] => Equal2.IN0
aluOp[3] => Equal3.IN0
aluOp[3] => Equal4.IN0
aluOp[3] => Equal5.IN0
aluOp[3] => Equal6.IN0
aluOp[3] => Equal7.IN0
aluOp[3] => Equal8.IN3
aluOp[3] => Equal9.IN2
aluOp[3] => Equal10.IN2
aluOp[3] => Equal11.IN1
aluOp[3] => Equal13.IN2
aluOp[3] => Equal14.IN1
aluOp[3] => Equal15.IN1
aluOp[3] => Equal16.IN0
op1[0] => Add0.IN8
op1[0] => Add1.IN16
op1[0] => s_result.IN0
op1[0] => s_result.IN0
op1[0] => s_result.IN0
op1[0] => s_result.IN0
op1[0] => Mult0.IN7
op1[0] => Mult1.IN7
op1[0] => ShiftLeft0.IN8
op1[0] => ShiftRight0.IN8
op1[0] => ShiftRight1.IN8
op1[0] => Equal12.IN7
op1[0] => LessThan0.IN8
op1[0] => LessThan1.IN8
op1[0] => LessThan2.IN8
op1[0] => LessThan3.IN8
op1[1] => Add0.IN7
op1[1] => Add1.IN15
op1[1] => s_result.IN0
op1[1] => s_result.IN0
op1[1] => s_result.IN0
op1[1] => s_result.IN0
op1[1] => Mult0.IN6
op1[1] => Mult1.IN6
op1[1] => ShiftLeft0.IN7
op1[1] => ShiftRight0.IN7
op1[1] => ShiftRight1.IN7
op1[1] => Equal12.IN6
op1[1] => LessThan0.IN7
op1[1] => LessThan1.IN7
op1[1] => LessThan2.IN7
op1[1] => LessThan3.IN7
op1[2] => Add0.IN6
op1[2] => Add1.IN14
op1[2] => s_result.IN0
op1[2] => s_result.IN0
op1[2] => s_result.IN0
op1[2] => s_result.IN0
op1[2] => Mult0.IN5
op1[2] => Mult1.IN5
op1[2] => ShiftLeft0.IN6
op1[2] => ShiftRight0.IN6
op1[2] => ShiftRight1.IN6
op1[2] => Equal12.IN5
op1[2] => LessThan0.IN6
op1[2] => LessThan1.IN6
op1[2] => LessThan2.IN6
op1[2] => LessThan3.IN6
op1[3] => Add0.IN5
op1[3] => Add1.IN13
op1[3] => s_result.IN0
op1[3] => s_result.IN0
op1[3] => s_result.IN0
op1[3] => s_result.IN0
op1[3] => Mult0.IN4
op1[3] => Mult1.IN4
op1[3] => ShiftLeft0.IN5
op1[3] => ShiftRight0.IN5
op1[3] => ShiftRight1.IN5
op1[3] => Equal12.IN4
op1[3] => LessThan0.IN5
op1[3] => LessThan1.IN5
op1[3] => LessThan2.IN5
op1[3] => LessThan3.IN5
op1[4] => Add0.IN4
op1[4] => Add1.IN12
op1[4] => s_result.IN0
op1[4] => s_result.IN0
op1[4] => s_result.IN0
op1[4] => s_result.IN0
op1[4] => Mult0.IN3
op1[4] => Mult1.IN3
op1[4] => ShiftLeft0.IN4
op1[4] => ShiftRight0.IN4
op1[4] => ShiftRight1.IN4
op1[4] => Equal12.IN3
op1[4] => LessThan0.IN4
op1[4] => LessThan1.IN4
op1[4] => LessThan2.IN4
op1[4] => LessThan3.IN4
op1[5] => Add0.IN3
op1[5] => Add1.IN11
op1[5] => s_result.IN0
op1[5] => s_result.IN0
op1[5] => s_result.IN0
op1[5] => s_result.IN0
op1[5] => Mult0.IN2
op1[5] => Mult1.IN2
op1[5] => ShiftLeft0.IN3
op1[5] => ShiftRight0.IN3
op1[5] => ShiftRight1.IN3
op1[5] => Equal12.IN2
op1[5] => LessThan0.IN3
op1[5] => LessThan1.IN3
op1[5] => LessThan2.IN3
op1[5] => LessThan3.IN3
op1[6] => Add0.IN2
op1[6] => Add1.IN10
op1[6] => s_result.IN0
op1[6] => s_result.IN0
op1[6] => s_result.IN0
op1[6] => s_result.IN0
op1[6] => Mult0.IN1
op1[6] => Mult1.IN1
op1[6] => ShiftLeft0.IN2
op1[6] => ShiftRight0.IN2
op1[6] => ShiftRight1.IN2
op1[6] => Equal12.IN1
op1[6] => LessThan0.IN2
op1[6] => LessThan1.IN2
op1[6] => LessThan2.IN2
op1[6] => LessThan3.IN2
op1[7] => Add0.IN1
op1[7] => Add1.IN9
op1[7] => s_result.IN0
op1[7] => s_result.IN0
op1[7] => s_result.IN0
op1[7] => s_result.IN0
op1[7] => Mult0.IN0
op1[7] => Mult1.IN0
op1[7] => ShiftLeft0.IN1
op1[7] => ShiftRight0.IN1
op1[7] => ShiftRight1.IN0
op1[7] => ShiftRight1.IN1
op1[7] => Equal12.IN0
op1[7] => LessThan0.IN1
op1[7] => LessThan1.IN1
op1[7] => LessThan2.IN1
op1[7] => LessThan3.IN1
op2[0] => Add0.IN16
op2[0] => s_result.IN1
op2[0] => s_result.IN1
op2[0] => s_result.IN1
op2[0] => s_result.IN1
op2[0] => Mult0.IN15
op2[0] => Mult1.IN15
op2[0] => ShiftLeft0.IN16
op2[0] => ShiftRight0.IN16
op2[0] => ShiftRight1.IN16
op2[0] => Equal12.IN15
op2[0] => LessThan0.IN16
op2[0] => LessThan1.IN16
op2[0] => LessThan2.IN16
op2[0] => LessThan3.IN16
op2[0] => Add1.IN8
op2[1] => Add0.IN15
op2[1] => s_result.IN1
op2[1] => s_result.IN1
op2[1] => s_result.IN1
op2[1] => s_result.IN1
op2[1] => Mult0.IN14
op2[1] => Mult1.IN14
op2[1] => ShiftLeft0.IN15
op2[1] => ShiftRight0.IN15
op2[1] => ShiftRight1.IN15
op2[1] => Equal12.IN14
op2[1] => LessThan0.IN15
op2[1] => LessThan1.IN15
op2[1] => LessThan2.IN15
op2[1] => LessThan3.IN15
op2[1] => Add1.IN7
op2[2] => Add0.IN14
op2[2] => s_result.IN1
op2[2] => s_result.IN1
op2[2] => s_result.IN1
op2[2] => s_result.IN1
op2[2] => Mult0.IN13
op2[2] => Mult1.IN13
op2[2] => ShiftLeft0.IN14
op2[2] => ShiftRight0.IN14
op2[2] => ShiftRight1.IN14
op2[2] => Equal12.IN13
op2[2] => LessThan0.IN14
op2[2] => LessThan1.IN14
op2[2] => LessThan2.IN14
op2[2] => LessThan3.IN14
op2[2] => Add1.IN6
op2[3] => Add0.IN13
op2[3] => s_result.IN1
op2[3] => s_result.IN1
op2[3] => s_result.IN1
op2[3] => s_result.IN1
op2[3] => Mult0.IN12
op2[3] => Mult1.IN12
op2[3] => ShiftLeft0.IN13
op2[3] => ShiftRight0.IN13
op2[3] => ShiftRight1.IN13
op2[3] => Equal12.IN12
op2[3] => LessThan0.IN13
op2[3] => LessThan1.IN13
op2[3] => LessThan2.IN13
op2[3] => LessThan3.IN13
op2[3] => Add1.IN5
op2[4] => Add0.IN12
op2[4] => s_result.IN1
op2[4] => s_result.IN1
op2[4] => s_result.IN1
op2[4] => s_result.IN1
op2[4] => Mult0.IN11
op2[4] => Mult1.IN11
op2[4] => ShiftLeft0.IN12
op2[4] => ShiftRight0.IN12
op2[4] => ShiftRight1.IN12
op2[4] => Equal12.IN11
op2[4] => LessThan0.IN12
op2[4] => LessThan1.IN12
op2[4] => LessThan2.IN12
op2[4] => LessThan3.IN12
op2[4] => Add1.IN4
op2[5] => Add0.IN11
op2[5] => s_result.IN1
op2[5] => s_result.IN1
op2[5] => s_result.IN1
op2[5] => s_result.IN1
op2[5] => Mult0.IN10
op2[5] => Mult1.IN10
op2[5] => ShiftLeft0.IN11
op2[5] => ShiftRight0.IN11
op2[5] => ShiftRight1.IN11
op2[5] => Equal12.IN10
op2[5] => LessThan0.IN11
op2[5] => LessThan1.IN11
op2[5] => LessThan2.IN11
op2[5] => LessThan3.IN11
op2[5] => Add1.IN3
op2[6] => Add0.IN10
op2[6] => s_result.IN1
op2[6] => s_result.IN1
op2[6] => s_result.IN1
op2[6] => s_result.IN1
op2[6] => Mult0.IN9
op2[6] => Mult1.IN9
op2[6] => ShiftLeft0.IN10
op2[6] => ShiftRight0.IN10
op2[6] => ShiftRight1.IN10
op2[6] => Equal12.IN9
op2[6] => LessThan0.IN10
op2[6] => LessThan1.IN10
op2[6] => LessThan2.IN10
op2[6] => LessThan3.IN10
op2[6] => Add1.IN2
op2[7] => Add0.IN9
op2[7] => s_result.IN1
op2[7] => s_result.IN1
op2[7] => s_result.IN1
op2[7] => s_result.IN1
op2[7] => Mult0.IN8
op2[7] => Mult1.IN8
op2[7] => ShiftLeft0.IN9
op2[7] => ShiftRight0.IN9
op2[7] => ShiftRight1.IN9
op2[7] => Equal12.IN8
op2[7] => LessThan0.IN9
op2[7] => LessThan1.IN9
op2[7] => LessThan2.IN9
op2[7] => LessThan3.IN9
op2[7] => Add1.IN1
result[0] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= s_result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= s_result.DB_MAX_OUTPUT_PORT_TYPE


