Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_tg.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_tg --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ed_synth_tg: "Transforming system: ed_synth_tg"
Info: ed_synth_tg: "Naming system components in system: ed_synth_tg"
Info: ed_synth_tg: "Processing generation queue"
Info: ed_synth_tg: "Generating: ed_synth_tg"
Info: ed_synth_tg: "Generating: altera_emif_avl_tg_top"
Info: ed_synth_tg: Done "ed_synth_tg" with 2 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
