// Seed: 2668747007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign module_1.type_42 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    input tri0 id_13,
    input tri id_14,
    output tri0 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output supply0 id_18,
    output wor id_19,
    input wor id_20,
    output wand id_21,
    input wire id_22,
    output tri0 id_23,
    input tri id_24,
    output wor id_25,
    output wire id_26,
    input wor id_27,
    output wand id_28,
    output wire id_29,
    input wire id_30,
    input wand id_31,
    input tri0 id_32,
    output uwire id_33,
    input supply0 id_34
);
  id_36(
      id_34 || id_24 - id_34, 1, 1, id_9, (1), 1
  );
  xor primCall (
      id_25,
      id_31,
      id_5,
      id_16,
      id_13,
      id_4,
      id_17,
      id_7,
      id_14,
      id_11,
      id_3,
      id_6,
      id_1,
      id_27,
      id_10,
      id_20,
      id_36,
      id_32,
      id_24,
      id_9,
      id_22,
      id_8,
      id_2,
      id_34,
      id_30
  );
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36
  );
  wire id_37;
endmodule
