Release 13.1 - xst O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/constants.vhd" in Library work.
Package <constants> compiled.
Package body <constants> compiled.
Compiling vhdl file "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" in Library work.
Architecture behavioral of Entity memory_ctl is up to date.
Compiling vhdl file "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" in Library work.
Entity <cache_ctl> compiled.
Entity <cache_ctl> (Architecture <behavioral>) compiled.
Compiling vhdl file "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cache_ctl> in library <work> (architecture <behavioral>) with generics.
	READ_DELAY = 1
	WRITE_DELAY = 1

Analyzing hierarchy for entity <memory_ctl> in library <work> (architecture <behavioral>) with generics.
	RD_DATA_CYCLES = 2
	RD_INIT_CYCLES = 4
	WR_DATA_CYCLES = 3
	WR_INIT_CYCLES = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <cache_ctl> in library <work> (Architecture <behavioral>).
	READ_DELAY = 1
	WRITE_DELAY = 1
WARNING:Xst:2211 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 75: Instantiating black box module <cache>.
    Set user-defined property "CACHE_DEPTH =  128" for instance <ICACHE> in unit <cache_ctl>.
WARNING:Xst:2211 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 92: Instantiating black box module <cache>.
    Set user-defined property "CACHE_DEPTH =  64" for instance <DCACHE> in unit <cache_ctl>.
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 134: report: cache_ctl.vhd: ICACHE_HIT
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 138: report: cache_ctl.vhd: DCACHE_HIT
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 143: report: cache_ctl.vhd: Write passthrough
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 147: report: cache_ctl.vhd: CACHE MISS
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd" line 232: report: cache_ctl.vhd: Error bad state
Entity <cache_ctl> analyzed. Unit <cache_ctl> generated.

Analyzing generic Entity <memory_ctl> in library <work> (Architecture <behavioral>).
	RD_DATA_CYCLES = 2
	RD_INIT_CYCLES = 4
	WR_DATA_CYCLES = 3
	WR_INIT_CYCLES = 1
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 132: report: memory_ctl.vhd: 0: Incomplete read operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 142: report: memory_ctl.vhd: 1: Incomplete read operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 146: report: memory_ctl.vhd: 2: Incomplete read operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 171: report: memory_ctl.vhd: 0: Incomplete write operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 181: report: memory_ctl.vhd: 1:Incomplete write operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 185: report: memory_ctl.vhd: 2: Incomplete write operation
INFO:Xst:1749 - "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd" line 199: report: memory_ctl.vhd: Error bad state
Entity <memory_ctl> analyzed. Unit <memory_ctl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory_ctl>.
    Related source file is "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/memory_ctl.vhd".
INFO:Xst:1799 - State rd_data is never reached in FSM <state>.
INFO:Xst:1799 - State rd_ready is never reached in FSM <state>.
INFO:Xst:1799 - State rd_done is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_init                                        |
    | Power Up State     | rd_init                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <data_in>.
    Found 32-bit tristate buffer for signal <data>.
    Found 32-bit register for signal <addr_reg>.
    Found 7-bit up counter for signal <cntr>.
    Found 5-bit comparator not equal for signal <cntr$cmp_ne0000> created at line 103.
    Found 32-bit register for signal <data_reg>.
    Found 32-bit comparator equal for signal <state$cmp_eq0000> created at line 137.
    Found 32-bit comparator equal for signal <state$cmp_eq0001> created at line 176.
    Found 8-bit comparator greater for signal <state$cmp_gt0000> created at line 138.
    Found 8-bit comparator greater for signal <state$cmp_gt0001> created at line 161.
    Found 8-bit comparator greater for signal <state$cmp_gt0002> created at line 177.
    Found 32-bit comparator not equal for signal <state$cmp_ne0000> created at line 152.
    Found 32-bit comparator not equal for signal <state$cmp_ne0001> created at line 191.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  64 Tristate(s).
Unit <memory_ctl> synthesized.


Synthesizing Unit <cache_ctl>.
    Related source file is "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/cache_ctl.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <done_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit tristate buffer for signal <data_out>.
    Found 32-bit tristate buffer for signal <data_in>.
    Found 3-bit up counter for signal <cntr>.
    Found 4-bit comparator less for signal <cntr$cmp_lt0000> created at line 183.
    Found 32-bit 4-to-1 multiplexer for signal <data_in$mux0000> created at line 131.
    Found 32-bit adder for signal <filler_addr>.
    Found 32-bit register for signal <start_addr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <cache_ctl> synthesized.


Synthesizing Unit <top>.
    Related source file is "/data/Professional Log/classes/Advanced Computer Architecture - ECE 585/Project2/src/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 3
 32-bit register                                       : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 9
 32-bit comparator equal                               : 2
 32-bit comparator not equal                           : 2
 4-bit comparator less                                 : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greater                              : 3
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 4
 32-bit tristate buffer                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <GEN_CACHE.C_CTL/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 iread | 01
 dread | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <GEN_CACHE.MEM_CTL/state/FSM> on signal <state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rd_init  | 000
 rd_ready | unreached
 rd_data  | unreached
 rd_done  | unreached
 wr_init  | 100
 wr_ready | 101
 wr_data  | 110
 wr_done  | 111
----------------------
INFO:Xst:2261 - The FF/Latch <start_addr_0> in Unit <GEN_CACHE.C_CTL> is equivalent to the following 3 FFs/Latches, which will be removed : <start_addr_1> <start_addr_2> <start_addr_3> 
WARNING:Xst:1710 - FF/Latch <start_addr_0> (without init value) has a constant value of 0 in block <GEN_CACHE.C_CTL>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 9
 32-bit comparator equal                               : 2
 32-bit comparator not equal                           : 2
 4-bit comparator less                                 : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greater                              : 3
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <start_addr_0> (without init value) has a constant value of 0 in block <cache_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_addr_1> (without init value) has a constant value of 0 in block <cache_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_addr_2> (without init value) has a constant value of 0 in block <cache_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <start_addr_3> (without init value) has a constant value of 0 in block <cache_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit top: 32 multi-source signals are replaced by logic (pull-up yes): mem_cache_data<0>, mem_cache_data<10>, mem_cache_data<11>, mem_cache_data<12>, mem_cache_data<13>, mem_cache_data<14>, mem_cache_data<15>, mem_cache_data<16>, mem_cache_data<17>, mem_cache_data<18>, mem_cache_data<19>, mem_cache_data<1>, mem_cache_data<20>, mem_cache_data<21>, mem_cache_data<22>, mem_cache_data<23>, mem_cache_data<24>, mem_cache_data<25>, mem_cache_data<26>, mem_cache_data<27>, mem_cache_data<28>, mem_cache_data<29>, mem_cache_data<2>, mem_cache_data<30>, mem_cache_data<31>, mem_cache_data<3>, mem_cache_data<4>, mem_cache_data<5>, mem_cache_data<6>, mem_cache_data<7>, mem_cache_data<8>, mem_cache_data<9>.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 115

Cell Usage :
# BELS                             : 351
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 43
#      LUT3_L                      : 2
#      LUT4                        : 148
#      MUXCY                       : 59
#      MUXF5                       : 33
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 108
#      FD                          : 64
#      FDR                         : 3
#      FDRE                        : 38
#      FDRS                        : 2
#      LD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 113
#      IBUF                        : 36
#      IOBUF                       : 64
#      OBUF                        : 13
# Others                           : 2
#      cache                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                      130  out of  14752     0%  
 Number of Slice Flip Flops:            107  out of  29504     0%  
 Number of 4 input LUTs:                229  out of  29504     0%  
 Number of IOs:                         115
 Number of bonded IOBs:                 115  out of    250    46%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
bus_clk                            | BUFGP                  | 74    |
clk                                | BUFGP                  | 33    |
busy                               | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.368ns (Maximum Frequency: 96.451MHz)
   Minimum input arrival time before clock: 15.985ns
   Maximum output required time after clock: 11.088ns
   Maximum combinational path delay: 13.858ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bus_clk'
  Clock period: 8.758ns (frequency: 114.181MHz)
  Total number of paths / destination ports: 1266 / 23
-------------------------------------------------------------------------
Delay:               8.758ns (Levels of Logic = 20)
  Source:            GEN_CACHE.MEM_CTL/data_reg_1 (FF)
  Destination:       GEN_CACHE.MEM_CTL/cntr_6 (FF)
  Source Clock:      bus_clk rising
  Destination Clock: bus_clk rising

  Data Path: GEN_CACHE.MEM_CTL/data_reg_1 to GEN_CACHE.MEM_CTL/cntr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.455  GEN_CACHE.MEM_CTL/data_reg_1 (GEN_CACHE.MEM_CTL/data_reg_1)
     LUT4:I2->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_lut<0> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<0> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<14>)
     MUXCY:CI->O           4   0.459   0.622  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<15>)
     LUT4:I2->O            2   0.704   0.451  GEN_CACHE.MEM_CTL/state_FSM_FFd2-In (GEN_CACHE.MEM_CTL/state_FSM_FFd2-In)
     LUT4:I3->O            1   0.704   0.455  GEN_CACHE.MEM_CTL/cntr_or0000_SW0 (N88)
     LUT4:I2->O            7   0.704   0.708  GEN_CACHE.MEM_CTL/cntr_or0000 (GEN_CACHE.MEM_CTL/cntr_or0000)
     FDRE:R                    0.911          GEN_CACHE.MEM_CTL/cntr_0
    ----------------------------------------
    Total                      8.758ns (6.067ns logic, 2.691ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.368ns (frequency: 96.451MHz)
  Total number of paths / destination ports: 1472 / 41
-------------------------------------------------------------------------
Delay:               10.368ns (Levels of Logic = 33)
  Source:            GEN_CACHE.C_CTL/cntr_2 (FF)
  Destination:       GEN_CACHE.C_CTL/cntr_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: GEN_CACHE.C_CTL/cntr_2 to GEN_CACHE.C_CTL/cntr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.712  GEN_CACHE.C_CTL/cntr_2 (GEN_CACHE.C_CTL/cntr_2)
     LUT2:I1->O            1   0.704   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_lut<4> (GEN_CACHE.C_CTL/Madd_filler_addr_lut<4>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<4> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<5> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<6> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<7> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<8> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<9> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<10> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<11> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<12> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<13> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<14> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<15> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<16> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<17> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<18> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<19> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<20> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<21> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<22> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<23> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<24> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<25> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<26> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<27> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<28> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<29> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<30> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<30>)
     XORCY:CI->O           1   0.804   0.455  GEN_CACHE.C_CTL/Madd_filler_addr_xor<31> (GEN_CACHE.C_CTL/filler_addr<31>)
     LUT3:I2->O            2   0.704   0.451  GEN_CACHE.C_CTL/addr_out<31>1 (mem_cache_addr<31>)
     LUT4:I3->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<15>)
     MUXCY:S->O            4   0.864   0.591  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I3->O            3   0.704   0.531  GEN_CACHE.C_CTL/cntr_and00001 (GEN_CACHE.C_CTL/cntr_and0000)
     FDRE:CE                   0.555          GEN_CACHE.C_CTL/cntr_0
    ----------------------------------------
    Total                     10.368ns (7.628ns logic, 2.740ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bus_clk'
  Total number of paths / destination ports: 6570 / 77
-------------------------------------------------------------------------
Offset:              15.985ns (Levels of Logic = 23)
  Source:            wr (PAD)
  Destination:       GEN_CACHE.MEM_CTL/cntr_6 (FF)
  Destination Clock: bus_clk rising

  Data Path: wr to GEN_CACHE.MEM_CTL/cntr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.218   1.441  wr_IBUF (wr_IBUF)
     LUT3:I0->O           68   0.704   1.449  GEN_CACHE.C_CTL/data_in_and00001 (GEN_CACHE.C_CTL/data_in_and0000)
     LUT3:I0->O           33   0.704   1.438  GEN_CACHE.C_CTL/addr_out<10>11 (N01)
     LUT3:I0->O            3   0.704   0.706  GEN_CACHE.C_CTL/addr_out<3>1 (mem_cache_addr<3>)
     LUT4:I0->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.591  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I3->O            2   0.704   0.451  GEN_CACHE.MEM_CTL/state_FSM_FFd2-In (GEN_CACHE.MEM_CTL/state_FSM_FFd2-In)
     LUT4:I3->O            1   0.704   0.455  GEN_CACHE.MEM_CTL/cntr_or0000_SW0 (N88)
     LUT4:I2->O            7   0.704   0.708  GEN_CACHE.MEM_CTL/cntr_or0000 (GEN_CACHE.MEM_CTL/cntr_or0000)
     FDRE:R                    0.911          GEN_CACHE.MEM_CTL/cntr_0
    ----------------------------------------
    Total                     15.985ns (8.747ns logic, 7.238ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1241 / 66
-------------------------------------------------------------------------
Offset:              13.138ns (Levels of Logic = 21)
  Source:            wr (PAD)
  Destination:       GEN_CACHE.C_CTL/cntr_2 (FF)
  Destination Clock: clk rising

  Data Path: wr to GEN_CACHE.C_CTL/cntr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.218   1.441  wr_IBUF (wr_IBUF)
     LUT3:I0->O           68   0.704   1.449  GEN_CACHE.C_CTL/data_in_and00001 (GEN_CACHE.C_CTL/data_in_and0000)
     LUT3:I0->O           33   0.704   1.438  GEN_CACHE.C_CTL/addr_out<10>11 (N01)
     LUT3:I0->O            3   0.704   0.706  GEN_CACHE.C_CTL/addr_out<3>1 (mem_cache_addr<3>)
     LUT4:I0->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.591  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I3->O            3   0.704   0.531  GEN_CACHE.C_CTL/cntr_and00001 (GEN_CACHE.C_CTL/cntr_and0000)
     FDRE:CE                   0.555          GEN_CACHE.C_CTL/cntr_0
    ----------------------------------------
    Total                     13.138ns (6.983ns logic, 6.155ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'busy'
  Total number of paths / destination ports: 391 / 1
-------------------------------------------------------------------------
Offset:              14.070ns (Levels of Logic = 23)
  Source:            wr (PAD)
  Destination:       GEN_CACHE.C_CTL/done_out (LATCH)
  Destination Clock: busy falling

  Data Path: wr to GEN_CACHE.C_CTL/done_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.218   1.441  wr_IBUF (wr_IBUF)
     LUT3:I0->O           68   0.704   1.449  GEN_CACHE.C_CTL/data_in_and00001 (GEN_CACHE.C_CTL/data_in_and0000)
     LUT3:I0->O           33   0.704   1.438  GEN_CACHE.C_CTL/addr_out<10>11 (N01)
     LUT3:I0->O            3   0.704   0.706  GEN_CACHE.C_CTL/addr_out<3>1 (mem_cache_addr<3>)
     LUT4:I0->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.666  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I1->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/done_out1 (GEN_CACHE.MEM_CTL/done_out)
     MUXF5:I1->O           3   0.321   0.610  GEN_CACHE.MEM_CTL/done_out_f5 (mem_cache_done)
     LUT3:I1->O            1   0.704   0.000  GEN_CACHE.C_CTL/done_out_mux00021 (GEN_CACHE.C_CTL/done_out_mux0002)
     LD:D                      0.308          GEN_CACHE.C_CTL/done_out
    ----------------------------------------
    Total                     14.070ns (7.761ns logic, 6.309ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'busy'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            GEN_CACHE.C_CTL/done_out (LATCH)
  Destination:       done (PAD)
  Source Clock:      busy falling

  Data Path: GEN_CACHE.C_CTL/done_out to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  GEN_CACHE.C_CTL/done_out (GEN_CACHE.C_CTL/done_out)
     OBUF:I->O                 3.272          done_OBUF (done)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1057 / 29
-------------------------------------------------------------------------
Offset:              11.088ns (Levels of Logic = 35)
  Source:            GEN_CACHE.C_CTL/cntr_2 (FF)
  Destination:       GEN_CACHE.C_CTL/DCACHE:wr (PAD)
  Source Clock:      clk rising

  Data Path: GEN_CACHE.C_CTL/cntr_2 to GEN_CACHE.C_CTL/DCACHE:wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.712  GEN_CACHE.C_CTL/cntr_2 (GEN_CACHE.C_CTL/cntr_2)
     LUT2:I1->O            1   0.704   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_lut<4> (GEN_CACHE.C_CTL/Madd_filler_addr_lut<4>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<4> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<5> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<6> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<7> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<8> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<9> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<10> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<11> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<12> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<13> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<14> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<15> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<16> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<17> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<18> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<19> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<20> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<21> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<22> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<23> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<24> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<25> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<26> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<27> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<28> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<29> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  GEN_CACHE.C_CTL/Madd_filler_addr_cy<30> (GEN_CACHE.C_CTL/Madd_filler_addr_cy<30>)
     XORCY:CI->O           1   0.804   0.455  GEN_CACHE.C_CTL/Madd_filler_addr_xor<31> (GEN_CACHE.C_CTL/filler_addr<31>)
     LUT3:I2->O            2   0.704   0.451  GEN_CACHE.C_CTL/addr_out<31>1 (mem_cache_addr<31>)
     LUT4:I3->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<15>)
     MUXCY:S->O            4   0.864   0.666  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I1->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/done_out1 (GEN_CACHE.MEM_CTL/done_out)
     MUXF5:I1->O           3   0.321   0.706  GEN_CACHE.MEM_CTL/done_out_f5 (mem_cache_done)
     LUT3:I0->O            0   0.704   0.000  GEN_CACHE.C_CTL/iwr1 (GEN_CACHE.C_CTL/iwr)
    cache:wr                   0.000          GEN_CACHE.C_CTL/ICACHE
    ----------------------------------------
    Total                     11.088ns (8.098ns logic, 2.990ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bus_clk'
  Total number of paths / destination ports: 132 / 2
-------------------------------------------------------------------------
Offset:              6.696ns (Levels of Logic = 20)
  Source:            GEN_CACHE.MEM_CTL/data_reg_1 (FF)
  Destination:       GEN_CACHE.C_CTL/DCACHE:wr (PAD)
  Source Clock:      bus_clk rising

  Data Path: GEN_CACHE.MEM_CTL/data_reg_1 to GEN_CACHE.C_CTL/DCACHE:wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.455  GEN_CACHE.MEM_CTL/data_reg_1 (GEN_CACHE.MEM_CTL/data_reg_1)
     LUT4:I2->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_lut<0> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<0> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<14>)
     MUXCY:CI->O           4   0.459   0.762  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0001_cy<15>)
     LUT4:I0->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/done_out1 (GEN_CACHE.MEM_CTL/done_out)
     MUXF5:I1->O           3   0.321   0.706  GEN_CACHE.MEM_CTL/done_out_f5 (mem_cache_done)
     LUT3:I0->O            0   0.704   0.000  GEN_CACHE.C_CTL/iwr1 (GEN_CACHE.C_CTL/iwr)
    cache:wr                   0.000          GEN_CACHE.C_CTL/ICACHE
    ----------------------------------------
    Total                      6.696ns (4.773ns logic, 1.923ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2019 / 168
-------------------------------------------------------------------------
Delay:               13.858ns (Levels of Logic = 23)
  Source:            wr (PAD)
  Destination:       GEN_CACHE.C_CTL/DCACHE:wr (PAD)

  Data Path: wr to GEN_CACHE.C_CTL/DCACHE:wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.218   1.441  wr_IBUF (wr_IBUF)
     LUT3:I0->O           68   0.704   1.449  GEN_CACHE.C_CTL/data_in_and00001 (GEN_CACHE.C_CTL/data_in_and0000)
     LUT3:I0->O           33   0.704   1.438  GEN_CACHE.C_CTL/addr_out<10>11 (N01)
     LUT3:I0->O            3   0.704   0.706  GEN_CACHE.C_CTL/addr_out<3>1 (mem_cache_addr<3>)
     LUT4:I0->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.666  GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15> (GEN_CACHE.MEM_CTL/Mcompar_state_cmp_ne0000_cy<15>)
     LUT4:I1->O            1   0.704   0.000  GEN_CACHE.MEM_CTL/done_out1 (GEN_CACHE.MEM_CTL/done_out)
     MUXF5:I1->O           3   0.321   0.706  GEN_CACHE.MEM_CTL/done_out_f5 (mem_cache_done)
     LUT3:I0->O            0   0.704   0.000  GEN_CACHE.C_CTL/iwr1 (GEN_CACHE.C_CTL/iwr)
    cache:wr                   0.000          GEN_CACHE.C_CTL/ICACHE
    ----------------------------------------
    Total                     13.858ns (7.453ns logic, 6.405ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
WARNING:Xst:616 - Invalid property "CACHE_DEPTH 64": Did not attach to GEN_CACHE.C_CTL/DCACHE.
WARNING:Xst:616 - Invalid property "CACHE_DEPTH 128": Did not attach to GEN_CACHE.C_CTL/ICACHE.


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.93 secs
 
--> 


Total memory usage is 350380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   16 (   0 filtered)

