--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab7.twx top_level_lab7.ncd -o
top_level_lab7.twr top_level_lab7.pcf -ucf top_level.ucf

Design file:              top_level_lab7.ncd
Physical constraint file: top_level_lab7.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
adr_sel     |    0.480(R)|      FAST  |    1.987(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.094(R)|      FAST  |    2.142(R)|      SLOW  |clk_BUFGP         |   0.000|
s_sel       |    0.686(R)|      FAST  |    1.669(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Z           |        12.446(R)|      SLOW  |         4.729(R)|      FAST  |clk_BUFGP         |   0.000|
a           |        12.985(R)|      SLOW  |         5.035(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        13.128(R)|      SLOW  |         5.177(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        12.785(R)|      SLOW  |         4.972(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        12.854(R)|      SLOW  |         5.038(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        12.619(R)|      SLOW  |         4.834(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        12.754(R)|      SLOW  |         4.927(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        12.257(R)|      SLOW  |         4.732(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.925|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adr_sel        |a              |    8.335|
adr_sel        |b              |    8.250|
adr_sel        |c              |    7.638|
adr_sel        |d              |    8.001|
adr_sel        |e              |    7.901|
adr_sel        |f              |    8.401|
adr_sel        |g              |    7.649|
s_sel          |Z              |    8.144|
s_sel          |a              |    9.014|
s_sel          |b              |    9.157|
s_sel          |c              |    8.814|
s_sel          |d              |    8.883|
s_sel          |e              |    8.648|
s_sel          |f              |    8.783|
s_sel          |g              |    8.286|
---------------+---------------+---------+


Analysis completed Wed Nov 22 22:22:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



