WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 25 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9918175 heartbeat IPC: 1.34805 cumulative IPC: 1.34805 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17040496 heartbeat IPC: 1.40404 cumulative IPC: 1.37548 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24342768 heartbeat IPC: 1.36944 cumulative IPC: 1.37346 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 31557033 heartbeat IPC: 1.38615 cumulative IPC: 1.37661 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 38905075 heartbeat IPC: 1.36091 cumulative IPC: 1.37344 (Simulation time: 0 hr 4 min 46 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 36405029 cumulative IPC: 1.37344 (Simulation time: 0 hr 4 min 46 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 36405029 (Simulation time: 0 hr 4 min 46 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.37344 instructions: 50000004 cycles: 36405029
CPU 0 Branch Prediction Accuracy: 87.1181% MPKI: 21.6896 Average ROB Occupancy at Mispredict: 18.3468
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.1555
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1030  HIT:          0  MISS:       1030
LLC RFO          ACCESS:         71  HIT:          0  MISS:         71
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 104.829 cycles
cpu0_DTLB TOTAL       ACCESS:   11335208  HIT:   11335172  MISS:         36
cpu0_DTLB LOAD         ACCESS:   11335208  HIT:   11335172  MISS:         36
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 139.695 cycles
cpu0_ITLB TOTAL       ACCESS:     470787  HIT:     470741  MISS:         46
cpu0_ITLB LOAD         ACCESS:     470787  HIT:     470741  MISS:         46
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 174.457 cycles
cpu0_L1D TOTAL       ACCESS:   14209339  HIT:   14208511  MISS:        828
cpu0_L1D LOAD         ACCESS:    8346321  HIT:    8346219  MISS:        102
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5862980  HIT:    5862280  MISS:        700
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.5133 cycles
cpu0_L1I TOTAL       ACCESS:     580256  HIT:     535827  MISS:      44429
cpu0_L1I LOAD         ACCESS:     580256  HIT:     535827  MISS:      44429
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.86201 cycles
cpu0_L2C TOTAL       ACCESS:      23093  HIT:      21966  MISS:       1127
cpu0_L2C LOAD         ACCESS:      22996  HIT:      21966  MISS:       1030
cpu0_L2C RFO          ACCESS:         71  HIT:          0  MISS:         71
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.829 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 343.811 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        790
  ROW_BUFFER_MISS:        337
 AVG DBUS CONGESTED CYCLE:    3.88651
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

