Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e773b75ff0e847519d3d430bbad165b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleTB_behav xil_defaultlib.SingleCycleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In0 [D:/Bsce Semester_4/projects/project_2/SingleCycleTop.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.SingleCycleTop
Compiling module xil_defaultlib.SingleCycleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleTB_behav
