vendor_name = ModelSim
source_file = 1, C:/Verilog_training/D_Latch/SR_Latch/SR_Latch.v
source_file = 1, C:/Verilog_training/D_Latch/SR_Latch/db/SR_Latch.cbx.xml
design_name = SR_Latch
instance = comp, \q_bar~output\, q_bar~output, SR_Latch, 1
instance = comp, \q~output\, q~output, SR_Latch, 1
instance = comp, \r~input\, r~input, SR_Latch, 1
instance = comp, \s~input\, s~input, SR_Latch, 1
instance = comp, \q_bar~1\, q_bar~1, SR_Latch, 1
instance = comp, \q~0\, q~0, SR_Latch, 1
