

================================================================
== Vivado HLS Report for 'HystThresholdComp'
================================================================
* Date:           Wed Jan  6 15:36:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   300|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        1|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   105|
|Register         |        -|      -|    103|     -|
+-----------------+---------+-------+-------+------+
|Total            |        1|      0|    103|   405|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        2|      0|   ~0  |     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_U  |Sobel_512u_512u_sfYi  |        1|  0|   0|   512|   24|     1|        12288|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|   512|   24|     1|        12288|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_181_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_169_p2                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |p_pix_hyst_1_1_2_i_fu_315_p2      |    and   |      0|  0|   8|           1|           1|
    |pix_hyst_3_1_i_fu_297_p2          |    and   |      0|  0|   8|           1|           1|
    |tmp7_fu_390_p2                    |    and   |      0|  0|   8|           1|           1|
    |not_tmp_53_i_fu_255_p2            |   icmp   |      0|  0|  11|           8|           1|
    |tmp_49_i_fu_175_p2                |   icmp   |      0|  0|  13|          10|          11|
    |tmp_78_0_1_i_fu_261_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_0_2_i_fu_267_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_0_i_fu_249_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_1_1_i_fu_303_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_1_2_i_fu_309_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_1_i_fu_273_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_2_1_i_fu_327_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_2_2_i_fu_333_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_78_2_i_fu_321_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_i_fu_163_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |p_pix_hyst_1_2_1_i9_fu_381_p2     |    or    |      0|  0|   8|           1|           1|
    |pix_hyst_3_0_2_i3_fu_291_p2       |    or    |      0|  0|   8|           1|           1|
    |pix_hyst_3_2_2_i_fu_395_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp2_fu_385_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp4_fu_285_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp5_fu_345_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_339_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_279_p2                     |    or    |      0|  0|   8|           1|           1|
    |fifo7_din                         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 300|         137|          62|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |fifo6_blk_n              |   9|          2|    1|          2|
    |fifo7_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |xi_i_reg_152             |   9|          2|   10|         20|
    |yi_i_reg_141             |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   27|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |line_buf_addr_reg_463           |   9|   0|    9|          0|
    |not_tmp_53_i_reg_469            |   1|   0|    1|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp5_reg_489                    |   1|   0|    1|          0|
    |tmp_49_i_reg_454                |   1|   0|    1|          0|
    |tmp_49_i_reg_454_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_78_2_1_i_reg_479            |   1|   0|    1|          0|
    |tmp_78_2_2_i_reg_484            |   1|   0|    1|          0|
    |tmp_78_2_i_reg_474              |   1|   0|    1|          0|
    |window_buf_0_1_3_fu_88          |   8|   0|    8|          0|
    |window_buf_0_1_fu_84            |   8|   0|    8|          0|
    |window_buf_1_1_3_fu_96          |   8|   0|    8|          0|
    |window_buf_1_1_fu_92            |   8|   0|    8|          0|
    |window_buf_2_1_3_fu_104         |   8|   0|    8|          0|
    |window_buf_2_1_fu_100           |   8|   0|    8|          0|
    |xi_i_reg_152                    |  10|   0|   10|          0|
    |yi_i_reg_141                    |  10|   0|   10|          0|
    |yi_reg_449                      |  10|   0|   10|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 103|   0|  103|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_start       |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_full_n   |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_done        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_idle        | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|ap_ready       | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_out      | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|start_write    | out |    1| ap_ctrl_hs | HystThresholdComp | return value |
|fifo6_dout     |  in |    8|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_empty_n  |  in |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo6_read     | out |    1|   ap_fifo  |       fifo6       |    pointer   |
|fifo7_din      | out |    8|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_full_n   |  in |    1|   ap_fifo  |       fifo7       |    pointer   |
|fifo7_write    | out |    1|   ap_fifo  |       fifo7       |    pointer   |
+---------------+-----+-----+------------+-------------------+--------------+

