{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 12:51:00 2018 " "Info: Processing started: Wed Dec 26 12:51:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartus/quar/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\] memory bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9 175.59 MHz 5.695 ns Internal " "Info: Clock \"clock\" has Internal fmax of 175.59 MHz between source memory \"bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\]\" and destination memory \"bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9\" (period= 5.695 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.431 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.101 ns) 0.101 ns bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\] 1 MEM M4K_X41_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.101 ns) = 0.101 ns; Loc. = M4K_X41_Y11; Fanout = 3; MEM Node = 'bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] } "NODE_NAME" } } { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.535 ns) 2.434 ns bubbleSort:sorters\[1\]\|temp\[1\]\[6\]~499 2 COMB LCCOMB_X38_Y11_N24 2 " "Info: 2: + IC(1.798 ns) + CELL(0.535 ns) = 2.434 ns; Loc. = LCCOMB_X38_Y11_N24; Fanout = 2; COMB Node = 'bubbleSort:sorters\[1\]\|temp\[1\]\[6\]~499'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] bubbleSort:sorters[1]|temp[1][6]~499 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.516 ns bubbleSort:sorters\[1\]\|temp\[1\]\[7\]~501 3 COMB LCCOMB_X38_Y11_N26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.516 ns; Loc. = LCCOMB_X38_Y11_N26; Fanout = 1; COMB Node = 'bubbleSort:sorters\[1\]\|temp\[1\]\[7\]~501'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[1]|temp[1][6]~499 bubbleSort:sorters[1]|temp[1][7]~501 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.990 ns bubbleSort:sorters\[1\]\|op_1~33 4 COMB LCCOMB_X38_Y11_N28 16 " "Info: 4: + IC(0.000 ns) + CELL(0.474 ns) = 2.990 ns; Loc. = LCCOMB_X38_Y11_N28; Fanout = 16; COMB Node = 'bubbleSort:sorters\[1\]\|op_1~33'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { bubbleSort:sorters[1]|temp[1][7]~501 bubbleSort:sorters[1]|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.184 ns) 4.030 ns bubbleSort:sorters\[1\]\|temp\[0\]\[1\]~509 5 COMB LCCOMB_X35_Y11_N20 1 " "Info: 5: + IC(0.856 ns) + CELL(0.184 ns) = 4.030 ns; Loc. = LCCOMB_X35_Y11_N20; Fanout = 1; COMB Node = 'bubbleSort:sorters\[1\]\|temp\[0\]\[1\]~509'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { bubbleSort:sorters[1]|op_1~33 bubbleSort:sorters[1]|temp[0][1]~509 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.121 ns) 5.431 ns bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9 6 MEM M4K_X41_Y11 1 " "Info: 6: + IC(1.280 ns) + CELL(0.121 ns) = 5.431 ns; Loc. = M4K_X41_Y11; Fanout = 1; MEM Node = 'bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { bubbleSort:sorters[1]|temp[0][1]~509 bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.497 ns ( 27.56 % ) " "Info: Total cell delay = 1.497 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.934 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] bubbleSort:sorters[1]|temp[1][6]~499 bubbleSort:sorters[1]|temp[1][7]~501 bubbleSort:sorters[1]|op_1~33 bubbleSort:sorters[1]|temp[0][1]~509 bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] {} bubbleSort:sorters[1]|temp[1][6]~499 {} bubbleSort:sorters[1]|temp[1][7]~501 {} bubbleSort:sorters[1]|op_1~33 {} bubbleSort:sorters[1]|temp[0][1]~509 {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 {} } { 0.000ns 1.798ns 0.000ns 0.000ns 0.856ns 1.280ns } { 0.101ns 0.535ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.019 ns - Smallest " "Info: - Smallest clock skew is 0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.038 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 552 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 552; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.772 ns) 3.038 ns bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9 3 MEM M4K_X41_Y11 1 " "Info: 3: + IC(0.961 ns) + CELL(0.772 ns) = 3.038 ns; Loc. = M4K_X41_Y11; Fanout = 1; MEM Node = 'bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|ram_block5a0~porta_datain_reg9'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 60.27 % ) " "Info: Total cell delay = 1.831 ns ( 60.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 39.73 % ) " "Info: Total interconnect delay = 1.207 ns ( 39.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.019 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 552 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 552; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.753 ns) 3.019 ns bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\] 3 MEM M4K_X41_Y11 3 " "Info: 3: + IC(0.961 ns) + CELL(0.753 ns) = 3.019 ns; Loc. = M4K_X41_Y11; Fanout = 3; MEM Node = 'bubbleSort:sorters\[1\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_o1m:auto_generated\|altsyncram_dg31:altsyncram4\|q_b\[30\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] } "NODE_NAME" } } { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 60.02 % ) " "Info: Total cell delay = 1.812 ns ( 60.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 39.98 % ) " "Info: Total interconnect delay = 1.207 ns ( 39.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.019 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.753ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.019 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.753ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_dg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_dg31.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] bubbleSort:sorters[1]|temp[1][6]~499 bubbleSort:sorters[1]|temp[1][7]~501 bubbleSort:sorters[1]|op_1~33 bubbleSort:sorters[1]|temp[0][1]~509 bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] {} bubbleSort:sorters[1]|temp[1][6]~499 {} bubbleSort:sorters[1]|temp[1][7]~501 {} bubbleSort:sorters[1]|op_1~33 {} bubbleSort:sorters[1]|temp[0][1]~509 {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 {} } { 0.000ns 1.798ns 0.000ns 0.000ns 0.856ns 1.280ns } { 0.101ns 0.535ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|ram_block5a0~porta_datain_reg9 {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { clock clock~clkctrl bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.019 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[1]|altshift_taps:outputTrigger_rtl_0|shift_taps_o1m:auto_generated|altsyncram_dg31:altsyncram4|q_b[30] {} } { 0.000ns 0.000ns 0.246ns 0.961ns } { 0.000ns 1.059ns 0.000ns 0.753ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "shift_reg\[0\]\[0\] inputData\[0\] clock 4.593 ns register " "Info: tsu for register \"shift_reg\[0\]\[0\]\" (data pin = \"inputData\[0\]\", clock pin = \"clock\") is 4.593 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.588 ns + Longest pin register " "Info: + Longest pin to register delay is 7.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.891 ns) 0.891 ns inputData\[0\] 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.891 ns) = 0.891 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'inputData\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.270 ns) + CELL(0.427 ns) 7.588 ns shift_reg\[0\]\[0\] 2 REG LCFF_X32_Y11_N1 1 " "Info: 2: + IC(6.270 ns) + CELL(0.427 ns) = 7.588 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { inputData[0] shift_reg[0][0] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 17.37 % ) " "Info: Total cell delay = 1.318 ns ( 17.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.270 ns ( 82.63 % ) " "Info: Total interconnect delay = 6.270 ns ( 82.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { inputData[0] shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { inputData[0] {} inputData[0]~combout {} shift_reg[0][0] {} } { 0.000ns 0.000ns 6.270ns } { 0.000ns 0.891ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.956 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 552 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 552; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.623 ns) 2.956 ns shift_reg\[0\]\[0\] 3 REG LCFF_X32_Y11_N1 1 " "Info: 3: + IC(1.028 ns) + CELL(0.623 ns) = 2.956 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.90 % ) " "Info: Total cell delay = 1.682 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.274 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][0] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { inputData[0] shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.588 ns" { inputData[0] {} inputData[0]~combout {} shift_reg[0][0] {} } { 0.000ns 0.000ns 6.270ns } { 0.000ns 0.891ns 0.427ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][0] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][0] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outputData\[3\] output_trigger\[3\] 8.232 ns register " "Info: tco from clock \"clock\" to destination pin \"outputData\[3\]\" through register \"output_trigger\[3\]\" is 8.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.958 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 552 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 552; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.623 ns) 2.958 ns output_trigger\[3\] 3 REG LCFF_X32_Y15_N31 1 " "Info: 3: + IC(1.030 ns) + CELL(0.623 ns) = 2.958 ns; Loc. = LCFF_X32_Y15_N31; Fanout = 1; REG Node = 'output_trigger\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clock~clkctrl output_trigger[3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.86 % ) " "Info: Total cell delay = 1.682 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.276 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { clock clock~clkctrl output_trigger[3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[3] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.988 ns + Longest register pin " "Info: + Longest register to pin delay is 4.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output_trigger\[3\] 1 REG LCFF_X32_Y15_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y15_N31; Fanout = 1; REG Node = 'output_trigger\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_trigger[3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(3.107 ns) 4.988 ns outputData\[3\] 2 PIN PIN_A14 0 " "Info: 2: + IC(1.881 ns) + CELL(3.107 ns) = 4.988 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'outputData\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { output_trigger[3] outputData[3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.107 ns ( 62.29 % ) " "Info: Total cell delay = 3.107 ns ( 62.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.881 ns ( 37.71 % ) " "Info: Total interconnect delay = 1.881 ns ( 37.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { output_trigger[3] outputData[3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.988 ns" { output_trigger[3] {} outputData[3] {} } { 0.000ns 1.881ns } { 0.000ns 3.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { clock clock~clkctrl output_trigger[3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[3] {} } { 0.000ns 0.000ns 0.246ns 1.030ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { output_trigger[3] outputData[3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.988 ns" { output_trigger[3] {} outputData[3] {} } { 0.000ns 1.881ns } { 0.000ns 3.107ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "shift_reg\[0\]\[3\] inputData\[3\] clock -3.722 ns register " "Info: th for register \"shift_reg\[0\]\[3\]\" (data pin = \"inputData\[3\]\", clock pin = \"clock\") is -3.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.937 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 552 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 552; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.623 ns) 2.937 ns shift_reg\[0\]\[3\] 3 REG LCFF_X36_Y7_N9 1 " "Info: 3: + IC(1.009 ns) + CELL(0.623 ns) = 2.937 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.27 % ) " "Info: Total cell delay = 1.682 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.255 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][3] {} } { 0.000ns 0.000ns 0.246ns 1.009ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.955 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns inputData\[3\] 1 PIN PIN_AA15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_AA15; Fanout = 1; PIN Node = 'inputData\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.781 ns) + CELL(0.184 ns) 6.855 ns shift_reg\[0\]\[3\]~feeder 2 COMB LCCOMB_X36_Y7_N8 1 " "Info: 2: + IC(5.781 ns) + CELL(0.184 ns) = 6.855 ns; Loc. = LCCOMB_X36_Y7_N8; Fanout = 1; COMB Node = 'shift_reg\[0\]\[3\]~feeder'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { inputData[3] shift_reg[0][3]~feeder } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.955 ns shift_reg\[0\]\[3\] 3 REG LCFF_X36_Y7_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.955 ns; Loc. = LCFF_X36_Y7_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[3\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { shift_reg[0][3]~feeder shift_reg[0][3] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.174 ns ( 16.88 % ) " "Info: Total cell delay = 1.174 ns ( 16.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.781 ns ( 83.12 % ) " "Info: Total interconnect delay = 5.781 ns ( 83.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { inputData[3] shift_reg[0][3]~feeder shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { inputData[3] {} inputData[3]~combout {} shift_reg[0][3]~feeder {} shift_reg[0][3] {} } { 0.000ns 0.000ns 5.781ns 0.000ns } { 0.000ns 0.890ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clock clock~clkctrl shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][3] {} } { 0.000ns 0.000ns 0.246ns 1.009ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { inputData[3] shift_reg[0][3]~feeder shift_reg[0][3] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { inputData[3] {} inputData[3]~combout {} shift_reg[0][3]~feeder {} shift_reg[0][3] {} } { 0.000ns 0.000ns 5.781ns 0.000ns } { 0.000ns 0.890ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 12:51:01 2018 " "Info: Processing ended: Wed Dec 26 12:51:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
