;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMZ 210, @80
	MOV -1, <-26
	JMP 12, #15
	SPL 0, <1
	JMN -601, @-29
	SLT 30, 79
	SUB #722, @102
	ADD -12, @10
	CMP -207, <-120
	JMP @12, #4
	JMZ 12, #15
	SUB 0, -32
	ADD -12, <10
	SLT 30, 79
	SLT #12, @4
	SUB 20, @12
	SPL @0, <1
	MOV -1, <-26
	ADD -12, @10
	SUB #22, @102
	ADD <100, 0
	ADD <100, 0
	SUB #0, 9
	SUB #0, 9
	ADD <100, 0
	ADD <100, 0
	SUB 0, -32
	JMN <-127, 100
	ADD 100, 0
	SUB 12, @15
	JMN 20, <12
	ADD 100, 0
	SLT #60, 19
	JMZ 60, 19
	MOV #0, 94
	JMZ 60, 19
	JMN <-127, 100
	JMN <-127, 100
	JMN <-127, #-100
	JMP @12, #4
	JMP @12, #4
	SLT 30, 9
	JMN <-601, @29
	SPL <121, 108
	CMP 0, -32
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
