# DDR2-SDRAM-Memory-Controllers-using-Verilog
A JEDEC-compliant DDR2 SDRAM Memory Controller designed for the Micron MT47H32M16. Features a 4n-prefetch architecture and an FSM-driven Transaction Processing Logic. Supports Scalar, Block, and Atomic Read/Write operations, with dedicated modules for power-up initialization, refresh management, and Ring Buffer data synchronization.
