0.7
2020.2
Apr 18 2022
16:05:34
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_A.v,1676388745,systemVerilog,,,,AESL_automem_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/AESL_automem_B.v,1676388745,systemVerilog,,,,AESL_automem_B,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/csv_file_dump.svh,1676388745,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/dataflow_monitor.sv,1676388745,systemVerilog,Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/nodf_module_interface.svh,,Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/dump_file_agent.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/csv_file_dump.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/sample_agent.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/sample_manager.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/nodf_module_interface.svh;Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/dump_file_agent.svh,1676388745,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/fifo_para.vh,1676388745,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.autotb.v,1676388745,systemVerilog,,,Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/fifo_para.vh,apatb_loop_imperfect_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect.v,1676388673,systemVerilog,,,,loop_imperfect,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_flow_control_loop_pipe_sequential_init.v,1676388682,systemVerilog,,,,loop_imperfect_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_loop_imperfect_Pipeline_LOOP_I.v,1676388672,systemVerilog,,,,loop_imperfect_loop_imperfect_Pipeline_LOOP_I,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1.v,1676388684,systemVerilog,,,,loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1;loop_imperfect_mac_muladd_5s_4ns_10s_11_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1.v,1676388684,systemVerilog,,,,loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1;loop_imperfect_mac_muladd_5s_4ns_11s_11_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1.v,1676388684,systemVerilog,,,,loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1;loop_imperfect_mac_muladd_5s_5ns_5s_10_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/loop_imperfect_mul_mul_12s_13ns_26_4_1.v,1676388684,systemVerilog,,,,loop_imperfect_mul_mul_12s_13ns_26_4_1;loop_imperfect_mul_mul_12s_13ns_26_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/nodf_module_interface.svh,1676388745,verilog,,,,nodf_module_intf,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/nodf_module_monitor.svh,1676388745,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/sample_agent.svh,1676388745,verilog,,,,,,,,,,,,
Z:/ECC/Desktop/Winter2023/ELEN226/Midterm/ImperfectLoop/solution1/sim/verilog/sample_manager.svh,1676388745,verilog,,,,,,,,,,,,
