// Seed: 304033114
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    output uwire id_2,
    output tri   id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13,
    output wor id_14,
    input wire id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wire id_19,
    input uwire id_20,
    output uwire id_21,
    output tri id_22,
    output tri id_23,
    input tri0 id_24,
    input tri1 id_25,
    output tri0 id_26,
    input tri0 id_27,
    input supply1 id_28,
    input supply0 id_29,
    input supply1 id_30
);
  wire id_32;
  assign id_26 = 1'b0;
  assign id_8  = 1;
  module_0(
      id_4, id_23, id_22, id_6, id_9, id_9, id_20
  );
  assign id_5 = 1'b0;
  wire id_33;
endmodule
