C:\eda\Microsemi\Libero\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis   -part AGLN250V5  -package VQFP100  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synlog\report\Kart_Board_fpga_mapper.xml  -top_level_module  work.Kart_Board  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.edn   -freq 100.000   C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synwork\Kart_Board_prem.srd  -sap  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.sap  -otap  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.tap  -omap  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.map  -devicelib  C:\eda\Microsemi\Libero\SynplifyPro\lib\proasic\igloo.v  -sap  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.sap  -ologparam  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\syntmp\Kart_Board.plg  -osyn  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srm  -prjdir  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\  -prjname  Kart_Board_syn  -log  C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synlog\Kart_Board_fpga_mapper.srr 
rc:1 success:1 runtime:9
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\scratchproject.prs|io:o|time:1656427894|size:1798|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.edn|io:o|time:1656427906|size:2431559|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synwork\Kart_Board_prem.srd|io:i|time:1656427897|size:177033|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.sap|io:o|time:1656427897|size:6438|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.tap|io:o|time:0|size:0|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.map|io:o|time:1656427906|size:28|exec:0
file:C:\eda\Microsemi\Libero\SynplifyPro\lib\proasic\igloo.v|io:i|time:1487938050|size:50704|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.sap|io:o|time:1656427897|size:6438|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\syntmp\Kart_Board.plg|io:o|time:1656427906|size:2456|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\Kart_Board.srm|io:o|time:1656427905|size:74157|exec:0
file:C:\Temp\eda\axel.amand\Kart\Board\libero\Kart\Kart\synthesis\synlog\Kart_Board_fpga_mapper.srr|io:o|time:1656427906|size:93953|exec:0
file:C:\eda\Microsemi\Libero\SynplifyPro\bin\m_proasic.exe|io:i|time:1479370634|size:10978304|exec:1
file:C:\eda\Microsemi\Libero\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479372040|size:14125056|exec:1
