AR ltc_biphase_gen behavioral F:/PT8616/final_source/FPGA/ltc_biphase_gen.vhd sub00/vhpl07 1201184087
EN ltc_frame_counter NULL F:/PT8616/final_source/FPGA/LTC_frame_counter.vhd sub00/vhpl04 1201184084
MO test_LTC NULL F:/PT8616/final_source/FPGA/test_LTC.tfw vlg2A/test___l_t_c.bin 1201184080
AR digital_phase_loop behavioral F:/PT8616/final_source/FPGA/digital_phase_loop.vhd sub00/vhpl01 1200573013
EN ltc_biphase_gen NULL F:/PT8616/final_source/FPGA/ltc_biphase_gen.vhd sub00/vhpl06 1201184086
EN digital_phase_loop NULL F:/PT8616/final_source/FPGA/digital_phase_loop.vhd sub00/vhpl00 1200573012
EN ltc_generator NULL F:/PT8616/final_source/FPGA/LTC_generator.vhd sub00/vhpl08 1201184088
MO test_digital_loop NULL F:/PT8616/final_source/FPGA/test_digital_loop.tfw vlg7A/test__digital__loop.bin 1200573009
AR ltc_frame_counter behavioral F:/PT8616/final_source/FPGA/LTC_frame_counter.vhd sub00/vhpl05 1201184085
MO glbl NULL C:/Xilinx91i/verilog/src/glbl.v vlg2D/glbl.bin 1200573011
AR ltc_clockgen behavioral F:/PT8616/final_source/FPGA/LTC_clockgen.vhd sub00/vhpl03 1201184083
AR ltc_generator behavioral F:/PT8616/final_source/FPGA/LTC_generator.vhd sub00/vhpl09 1201184089
EN ltc_clockgen NULL F:/PT8616/final_source/FPGA/LTC_clockgen.vhd sub00/vhpl02 1201184082
