// Seed: 1722943723
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  output wire id_1;
  assign id_2 = -1 == 1;
  assign module_2.id_16 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1
    , id_7,
    output tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_8
);
  final @(*) id_8 <= 1'd0;
  assign id_2 = id_4;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
program module_2 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    output supply0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply0 id_13,
    output tri1 id_14,
    output supply0 id_15,
    input wor id_16,
    input supply1 id_17,
    input supply1 id_18,
    input uwire id_19,
    output wire id_20,
    output supply0 id_21
);
  localparam id_23 = 1;
  module_0 modCall_1 (
      id_23,
      id_23
  );
  union packed {
    logic id_24 = id_23;
    logic id_25 = -1;
  } id_26;
  assign id_20 = 1;
  assign id_15.id_26 = 1;
endprogram
