

================================================================
== Vivado HLS Report for 'changeARate'
================================================================
* Date:           Thu Apr  8 15:56:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mm
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|        35|          -|          -|     ?|    no    |
        | + Loop 1.1  |       32|       32|         2|          1|          1|    32|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     5624|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      7|      738|      338|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      140|    -|
|Register             |        -|      -|     1506|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      7|     2244|     6102|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |mm_mul_25ns_75ns_100_5_1_U24  |mm_mul_25ns_75ns_100_5_1  |        0|      2|  441|  249|    0|
    |mm_mul_32ns_43ns_75_4_1_U23   |mm_mul_32ns_43ns_75_4_1   |        0|      5|  297|   89|    0|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                         |                          |        0|      7|  738|  338|    0|
    +------------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln13_fu_273_p2                 |     +    |      0|  0|   100|         100|           1|
    |i_fu_285_p2                        |     +    |      0|  0|     6|           6|           1|
    |sub_ln13_1_fu_212_p2               |     -    |      0|  0|    25|           1|          25|
    |sub_ln13_fu_183_p2                 |     -    |      0|  0|    32|           1|          32|
    |sub_ln647_1_fu_344_p2              |     -    |      0|  0|    10|          10|          10|
    |sub_ln647_2_fu_373_p2              |     -    |      0|  0|    10|           9|          10|
    |sub_ln647_fu_332_p2                |     -    |      0|  0|    10|          10|          10|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state12                   |    and   |      0|  0|     2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |p_Result_s_fu_398_p2               |    and   |      0|  0|   511|         512|         512|
    |icmp_ln13_fu_268_p2                |   icmp   |      0|  0|    50|         100|         100|
    |icmp_ln19_fu_279_p2                |   icmp   |      0|  0|    11|           6|           7|
    |icmp_ln647_fu_309_p2               |   icmp   |      0|  0|    13|           9|           9|
    |lshr_ln647_1_fu_392_p2             |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln647_fu_383_p2               |   lshr   |      0|  0|  2171|         512|         512|
    |ap_block_state1                    |    or    |      0|  0|     2|           1|           1|
    |or_ln21_fu_303_p2                  |    or    |      0|  0|     9|           4|           9|
    |select_ln13_fu_221_p3              |  select  |      0|  0|    25|           1|          25|
    |select_ln647_1_fu_358_p3           |  select  |      0|  0|   428|           1|         512|
    |select_ln647_2_fu_365_p3           |  select  |      0|  0|    10|           1|          10|
    |select_ln647_fu_350_p3             |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|     2|           2|           1|
    |xor_ln647_fu_338_p2                |    xor   |      0|  0|    10|          10|           9|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  5624|        1303|        2323|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |AStreamWide_V_V_blk_n     |   9|          2|    1|          2|
    |AStream_V_blk_n           |   9|          2|    1|          2|
    |N_blk_n                   |   9|          2|    1|          2|
    |N_out_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                 |  62|         15|    1|         15|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |i_0_i_reg_164             |   9|          2|    6|         12|
    |indvar_flatten59_reg_153  |   9|          2|  100|        200|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 140|         32|  113|        240|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln13_reg_464          |  100|   0|  100|          0|
    |ap_CS_fsm                 |   14|   0|   14|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |bound16_reg_440           |   75|   0|   75|          0|
    |bound36_reg_455           |  100|   0|  100|          0|
    |i_0_i_reg_164             |    6|   0|    6|          0|
    |icmp_ln19_reg_475         |    1|   0|    1|          0|
    |indvar_flatten59_reg_153  |  100|   0|  100|          0|
    |lshr_ln647_reg_489        |  512|   0|  512|          0|
    |p_Val2_s_reg_469          |  512|   0|  512|          0|
    |select_ln13_reg_423       |   25|   0|   25|          0|
    |sub_ln647_2_reg_484       |    9|   0|   10|          1|
    |tmp_3_reg_418             |   24|   0|   24|          0|
    |tmp_reg_408               |    1|   0|    1|          0|
    |tmp_s_reg_413             |   24|   0|   24|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1506|   0| 1507|          1|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   changeARate   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   changeARate   | return value |
|AStreamWide_V_V_dout     |  in |  512|   ap_fifo  | AStreamWide_V_V |    pointer   |
|AStreamWide_V_V_empty_n  |  in |    1|   ap_fifo  | AStreamWide_V_V |    pointer   |
|AStreamWide_V_V_read     | out |    1|   ap_fifo  | AStreamWide_V_V |    pointer   |
|AStream_V_din            | out |   16|   ap_fifo  |    AStream_V    |    pointer   |
|AStream_V_full_n         |  in |    1|   ap_fifo  |    AStream_V    |    pointer   |
|AStream_V_write          | out |    1|   ap_fifo  |    AStream_V    |    pointer   |
|N_dout                   |  in |   32|   ap_fifo  |        N        |    pointer   |
|N_empty_n                |  in |    1|   ap_fifo  |        N        |    pointer   |
|N_read                   | out |    1|   ap_fifo  |        N        |    pointer   |
|N_out_din                | out |   32|   ap_fifo  |      N_out      |    pointer   |
|N_out_full_n             |  in |    1|   ap_fifo  |      N_out      |    pointer   |
|N_out_write              | out |    1|   ap_fifo  |      N_out      |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

