library ieee;
use ieee.std_logic_1164.all;

entity comparador_1bit is
	port(
		iA, iB, AGB, AEB, ALB : std_logic
	);
end comparador_1bit;

architecture Behavioral of comparador_1bit is

begin

end Behavioral;


