# FIR-Filter-using-adders-to-meet-tight-constraints-VHDL
Optimizing a 10 stage FIR filter and reducing the area needed and the clock period By more than 50%, using Modelsim and Synopsys Design Compiler tools for Synthesis
