{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1432200686382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1432200686382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 17:31:26 2015 " "Processing started: Thu May 21 17:31:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1432200686382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1432200686382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_top -c uart_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1432200686382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1432200686666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_prj.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_prj.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_prj " "Found entity 1: PLL_prj" {  } { { "PLL_prj.v" "" { Text "G:/product/uart_top_pll/PLL_prj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200686711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200686711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_hwx.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_hwx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_hwx " "Found entity 1: ir_hwx" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200686714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200686714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "G:/product/uart_top_pll/clk_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200686717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200686717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200686719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200686719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xkz_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xkz_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xkz_a-xkz_a_arch " "Found design unit 1: xkz_a-xkz_a_arch" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432200687189 ""} { "Info" "ISGN_ENTITY_NAME" "1 xkz_a " "Found entity 1: xkz_a" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "G:/product/uart_top_pll/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "G:/product/uart_top_pll/uart_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "G:/product/uart_top_pll/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud.v 1 1 " "Found 1 design units, including 1 entities, in source file baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud " "Found entity 1: baud" {  } { { "baud.v" "" { Text "G:/product/uart_top_pll/baud.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-switch_arch " "Found design unit 1: switch-switch_arch" {  } { { "switch.vhd" "" { Text "G:/product/uart_top_pll/switch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432200687199 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.vhd" "" { Text "G:/product/uart_top_pll/switch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-display_arch " "Found design unit 1: display-display_arch" {  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432200687201 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code-code_arch " "Found design unit 1: code-code_arch" {  } { { "code.vhd" "" { Text "G:/product/uart_top_pll/code.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1432200687203 ""} { "Info" "ISGN_ENTITY_NAME" "1 code " "Found entity 1: code" {  } { { "code.vhd" "" { Text "G:/product/uart_top_pll/code.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ctrl " "Found entity 1: PLL_ctrl" {  } { { "PLL_ctrl.v" "" { Text "G:/product/uart_top_pll/PLL_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1432200687246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_prj PLL_prj:PLL_prj " "Elaborating entity \"PLL_prj\" for hierarchy \"PLL_prj:PLL_prj\"" {  } { { "uart_top.v" "PLL_prj" { Text "G:/product/uart_top_pll/uart_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_ctrl PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst " "Elaborating entity \"PLL_ctrl\" for hierarchy \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\"" {  } { { "pll_prj.v" "PLL_ctrl_inst" { Text "G:/product/uart_top_pll/pll_prj.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\"" {  } { { "PLL_ctrl.v" "altpll_component" { Text "G:/product/uart_top_pll/PLL_ctrl.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\"" {  } { { "PLL_ctrl.v" "" { Text "G:/product/uart_top_pll/PLL_ctrl.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1432200687329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_ctrl " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_ctrl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1432200687330 ""}  } { { "PLL_ctrl.v" "" { Text "G:/product/uart_top_pll/PLL_ctrl.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1432200687330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ctrl_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ctrl_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ctrl_altpll " "Found entity 1: PLL_ctrl_altpll" {  } { { "db/pll_ctrl_altpll.v" "" { Text "G:/product/uart_top_pll/db/pll_ctrl_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1432200687421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1432200687421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_ctrl_altpll PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated " "Elaborating entity \"PLL_ctrl_altpll\" for hierarchy \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce\"" {  } { { "uart_top.v" "key_debounce" { Text "G:/product/uart_top_pll/uart_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen\"" {  } { { "uart_top.v" "clk_gen" { Text "G:/product/uart_top_pll/uart_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_gen.v(18) " "Verilog HDL assignment warning at clk_gen.v(18): truncated value with size 32 to match size of target (10)" {  } { { "clk_gen.v" "" { Text "G:/product/uart_top_pll/clk_gen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1432200687427 "|uart_top|clk_gen:clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_hwx ir_hwx:ir_hwx " "Elaborating entity \"ir_hwx\" for hierarchy \"ir_hwx:ir_hwx\"" {  } { { "uart_top.v" "ir_hwx" { Text "G:/product/uart_top_pll/uart_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ir_hwx.v(70) " "Verilog HDL assignment warning at ir_hwx.v(70): truncated value with size 32 to match size of target (9)" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1432200687429 "|uart_top|ir_hwx:ir_hwx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ir_hwx.v(81) " "Verilog HDL assignment warning at ir_hwx.v(81): truncated value with size 32 to match size of target (9)" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1432200687429 "|uart_top|ir_hwx:ir_hwx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ir_hwx.v(92) " "Verilog HDL assignment warning at ir_hwx.v(92): truncated value with size 32 to match size of target (9)" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1432200687429 "|uart_top|ir_hwx:ir_hwx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ir_hwx.v(101) " "Verilog HDL assignment warning at ir_hwx.v(101): truncated value with size 32 to match size of target (5)" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1432200687429 "|uart_top|ir_hwx:ir_hwx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:baud_rx " "Elaborating entity \"baud\" for hierarchy \"baud:baud_rx\"" {  } { { "uart_top.v" "baud_rx" { Text "G:/product/uart_top_pll/uart_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "uart_top.v" "uart_rx" { Text "G:/product/uart_top_pll/uart_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:switch " "Elaborating entity \"switch\" for hierarchy \"switch:switch\"" {  } { { "uart_top.v" "switch" { Text "G:/product/uart_top_pll/uart_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code code:code " "Elaborating entity \"code\" for hierarchy \"code:code\"" {  } { { "uart_top.v" "code" { Text "G:/product/uart_top_pll/uart_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "uart_top.v" "display" { Text "G:/product/uart_top_pll/uart_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687437 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1432200687438 "|uart_top|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a display.vhd(20) " "Inferred latch for \"a\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687438 "|uart_top|display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xkz_a xkz_a:xkz_a " "Elaborating entity \"xkz_a\" for hierarchy \"xkz_a:xkz_a\"" {  } { { "uart_top.v" "xkz_a" { Text "G:/product/uart_top_pll/uart_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687439 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d xkz_a.vhd(26) " "VHDL Process Statement warning at xkz_a.vhd(26): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1432200687442 "|uart_top|xkz_a:xkz_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "e xkz_a.vhd(26) " "VHDL Process Statement warning at xkz_a.vhd(26): inferring latch(es) for signal or variable \"e\", which holds its previous value in one or more paths through the process" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1432200687443 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[0\] xkz_a.vhd(26) " "Inferred latch for \"e\[0\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[1\] xkz_a.vhd(26) " "Inferred latch for \"e\[1\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[2\] xkz_a.vhd(26) " "Inferred latch for \"e\[2\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[3\] xkz_a.vhd(26) " "Inferred latch for \"e\[3\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[4\] xkz_a.vhd(26) " "Inferred latch for \"e\[4\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[5\] xkz_a.vhd(26) " "Inferred latch for \"e\[5\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[6\] xkz_a.vhd(26) " "Inferred latch for \"e\[6\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[7\] xkz_a.vhd(26) " "Inferred latch for \"e\[7\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687463 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[8\] xkz_a.vhd(26) " "Inferred latch for \"e\[8\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[9\] xkz_a.vhd(26) " "Inferred latch for \"e\[9\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[10\] xkz_a.vhd(26) " "Inferred latch for \"e\[10\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[11\] xkz_a.vhd(26) " "Inferred latch for \"e\[11\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[12\] xkz_a.vhd(26) " "Inferred latch for \"e\[12\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[13\] xkz_a.vhd(26) " "Inferred latch for \"e\[13\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[14\] xkz_a.vhd(26) " "Inferred latch for \"e\[14\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687464 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[15\] xkz_a.vhd(26) " "Inferred latch for \"e\[15\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[16\] xkz_a.vhd(26) " "Inferred latch for \"e\[16\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[17\] xkz_a.vhd(26) " "Inferred latch for \"e\[17\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[18\] xkz_a.vhd(26) " "Inferred latch for \"e\[18\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[19\] xkz_a.vhd(26) " "Inferred latch for \"e\[19\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[20\] xkz_a.vhd(26) " "Inferred latch for \"e\[20\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[21\] xkz_a.vhd(26) " "Inferred latch for \"e\[21\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[22\] xkz_a.vhd(26) " "Inferred latch for \"e\[22\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[23\] xkz_a.vhd(26) " "Inferred latch for \"e\[23\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687465 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[24\] xkz_a.vhd(26) " "Inferred latch for \"e\[24\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[25\] xkz_a.vhd(26) " "Inferred latch for \"e\[25\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[26\] xkz_a.vhd(26) " "Inferred latch for \"e\[26\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[27\] xkz_a.vhd(26) " "Inferred latch for \"e\[27\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[28\] xkz_a.vhd(26) " "Inferred latch for \"e\[28\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[29\] xkz_a.vhd(26) " "Inferred latch for \"e\[29\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[30\] xkz_a.vhd(26) " "Inferred latch for \"e\[30\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e\[31\] xkz_a.vhd(26) " "Inferred latch for \"e\[31\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] xkz_a.vhd(26) " "Inferred latch for \"d\[0\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687466 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] xkz_a.vhd(26) " "Inferred latch for \"d\[1\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] xkz_a.vhd(26) " "Inferred latch for \"d\[2\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] xkz_a.vhd(26) " "Inferred latch for \"d\[3\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] xkz_a.vhd(26) " "Inferred latch for \"d\[4\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] xkz_a.vhd(26) " "Inferred latch for \"d\[5\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] xkz_a.vhd(26) " "Inferred latch for \"d\[6\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] xkz_a.vhd(26) " "Inferred latch for \"d\[7\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] xkz_a.vhd(26) " "Inferred latch for \"d\[8\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] xkz_a.vhd(26) " "Inferred latch for \"d\[9\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] xkz_a.vhd(26) " "Inferred latch for \"d\[10\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] xkz_a.vhd(26) " "Inferred latch for \"d\[11\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] xkz_a.vhd(26) " "Inferred latch for \"d\[12\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687467 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] xkz_a.vhd(26) " "Inferred latch for \"d\[13\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] xkz_a.vhd(26) " "Inferred latch for \"d\[14\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] xkz_a.vhd(26) " "Inferred latch for \"d\[15\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] xkz_a.vhd(26) " "Inferred latch for \"d\[16\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] xkz_a.vhd(26) " "Inferred latch for \"d\[17\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] xkz_a.vhd(26) " "Inferred latch for \"d\[18\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] xkz_a.vhd(26) " "Inferred latch for \"d\[19\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] xkz_a.vhd(26) " "Inferred latch for \"d\[20\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687468 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] xkz_a.vhd(26) " "Inferred latch for \"d\[21\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] xkz_a.vhd(26) " "Inferred latch for \"d\[22\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] xkz_a.vhd(26) " "Inferred latch for \"d\[23\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] xkz_a.vhd(26) " "Inferred latch for \"d\[24\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] xkz_a.vhd(26) " "Inferred latch for \"d\[25\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] xkz_a.vhd(26) " "Inferred latch for \"d\[26\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] xkz_a.vhd(26) " "Inferred latch for \"d\[27\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] xkz_a.vhd(26) " "Inferred latch for \"d\[28\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687469 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] xkz_a.vhd(26) " "Inferred latch for \"d\[29\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687470 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] xkz_a.vhd(26) " "Inferred latch for \"d\[30\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687470 "|uart_top|xkz_a:xkz_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] xkz_a.vhd(26) " "Inferred latch for \"d\[31\]\" at xkz_a.vhd(26)" {  } { { "xkz_a.vhd" "" { Text "G:/product/uart_top_pll/xkz_a.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1432200687470 "|uart_top|xkz_a:xkz_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx\"" {  } { { "uart_top.v" "uart_tx" { Text "G:/product/uart_top_pll/uart_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1432200687511 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart_tx:uart_tx\|bps_start " "Converted tri-state buffer \"uart_tx:uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "uart_tx.v" "" { Text "G:/product/uart_top_pll/uart_tx.v" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1432200687758 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart_rx:uart_rx\|bps_start " "Converted tri-state buffer \"uart_rx:uart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "uart_rx.v" "" { Text "G:/product/uart_top_pll/uart_rx.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1432200687758 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1432200687758 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "G:/product/uart_top_pll/uart_tx.v" 70 -1 0 } } { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 10 -1 0 } } { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 19 -1 0 } } { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 20 -1 0 } } { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 17 -1 0 } } { "key_debounce.v" "" { Text "G:/product/uart_top_pll/key_debounce.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1432200688683 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1432200688683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_en GND " "Pin \"seg_en\" is stuck at GND" {  } { { "uart_top.v" "" { Text "G:/product/uart_top_pll/uart_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432200689168 "|uart_top|seg_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "digital\[7\] VCC " "Pin \"digital\[7\]\" is stuck at VCC" {  } { { "uart_top.v" "" { Text "G:/product/uart_top_pll/uart_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1432200689168 "|uart_top|digital[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1432200689168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1432200689349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1432200690245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1432200690440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1432200690440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "810 " "Implemented 810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1432200690549 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1432200690549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "785 " "Implemented 785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1432200690549 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1432200690549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1432200690549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1432200690596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 17:31:30 2015 " "Processing ended: Thu May 21 17:31:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1432200690596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1432200690596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1432200690596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432200690596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1432200691546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1432200691546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 17:31:31 2015 " "Processing started: Thu May 21 17:31:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1432200691546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1432200691546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_top -c uart_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1432200691547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1432200691640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"uart_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1432200691692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1432200691750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1432200691750 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ctrl_altpll.v" "" { Text "G:/product/uart_top_pll/db/pll_ctrl_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1432200691801 ""}  } { { "db/pll_ctrl_altpll.v" "" { Text "G:/product/uart_top_pll/db/pll_ctrl_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1432200691801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1432200691860 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1432200692144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1432200692144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1432200692144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1432200692144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1834 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1432200692148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1836 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1432200692148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1838 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1432200692148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1840 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1432200692148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1842 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1432200692148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1432200692148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1432200692149 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1432200692869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_top.sdc " "Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1432200692871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1432200692871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1432200692873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "display\|a~2\|combout " "Node \"display\|a~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1432200692877 ""} { "Warning" "WSTA_SCC_NODE" "display\|a~2\|datab " "Node \"display\|a~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1432200692877 ""}  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1432200692877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1432200692885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1432200692886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1432200692887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_prj:PLL_prj\|PLL_ctrl:PLL_ctrl_inst\|altpll:altpll_component\|PLL_ctrl_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1432200692944 ""}  } { { "db/pll_ctrl_altpll.v" "" { Text "G:/product/uart_top_pll/db/pll_ctrl_altpll.v" 92 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_prj:PLL_prj|PLL_ctrl:PLL_ctrl_inst|altpll:altpll_component|PLL_ctrl_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 627 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1432200692944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen\|clk_hwx  " "Automatically promoted node clk_gen:clk_gen\|clk_hwx " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[1\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[1\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 540 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[2\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[2\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 539 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[3\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[3\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 538 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[4\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[4\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 537 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[5\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[5\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 536 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[6\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[6\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 535 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|keyCode_reg\[7\] " "Destination node ir_hwx:ir_hwx\|keyCode_reg\[7\]" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|keyCode_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 534 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:clk_gen\|clk_hwx~0 " "Destination node clk_gen:clk_gen\|clk_hwx~0" {  } { { "clk_gen.v" "" { Text "G:/product/uart_top_pll/clk_gen.v" 7 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen|clk_hwx~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 892 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1432200692944 ""}  } { { "clk_gen.v" "" { Text "G:/product/uart_top_pll/clk_gen.v" 7 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen|clk_hwx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 595 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1432200692944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:display\|a~2  " "Automatically promoted node display:display\|a~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1432200692945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:display\|a~2 " "Destination node display:display\|a~2" {  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:display|a~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 726 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_out~output " "Destination node led_out~output" {  } { { "uart_top.v" "" { Text "G:/product/uart_top_pll/uart_top.v" 25 0 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1803 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1432200692945 ""}  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:display|a~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 726 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1432200692945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_rstn~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1432200692945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_hwx:ir_hwx\|data\[23\]~1 " "Destination node ir_hwx:ir_hwx\|data\[23\]~1" {  } { { "ir_hwx.v" "" { Text "G:/product/uart_top_pll/ir_hwx.v" 59 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_hwx:ir_hwx|data[23]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 875 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_gen:clk_gen\|clk_hwx~0 " "Destination node clk_gen:clk_gen\|clk_hwx~0" {  } { { "clk_gen.v" "" { Text "G:/product/uart_top_pll/clk_gen.v" 7 -1 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen|clk_hwx~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 892 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1432200692945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1432200692945 ""}  } { { "uart_top.v" "" { Text "G:/product/uart_top_pll/uart_top.v" 16 0 0 } } { "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/product/uart_top_pll/" { { 0 { 0 ""} 0 1821 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1432200692945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1432200693400 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1432200693402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1432200693402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1432200693404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1432200693407 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1432200693409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1432200693864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1432200693866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1432200693866 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1432200693907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1432200694717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1432200695022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1432200695030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1432200696448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1432200696448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1432200697061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/product/uart_top_pll/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1432200698470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1432200698470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1432200700361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1432200700363 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1432200700363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1432200700457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1432200700719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1432200700785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1432200701123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/product/uart_top_pll/uart_top.fit.smsg " "Generated suppressed messages file G:/product/uart_top_pll/uart_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1432200702092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1432200702664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 17:31:42 2015 " "Processing ended: Thu May 21 17:31:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1432200702664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1432200702664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1432200702664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432200702664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1432200703720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1432200703721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 17:31:43 2015 " "Processing started: Thu May 21 17:31:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1432200703721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1432200703721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_top -c uart_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1432200703721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1432200703802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1432200703803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 17:31:43 2015 " "Processing started: Thu May 21 17:31:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1432200703803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1432200703803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_top -c uart_top " "Command: quartus_sta uart_top -c uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1432200703803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1432200703888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1432200704059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1432200704145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1432200704145 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1432200704396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_top.sdc " "Synopsys Design Constraints File file not found: 'uart_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1432200704538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1432200704538 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1432200704541 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1432200704541 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1432200704541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1432200704541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:clk_gen\|clk_hwx clk_gen:clk_gen\|clk_hwx " "create_clock -period 1.000 -name clk_gen:clk_gen\|clk_hwx clk_gen:clk_gen\|clk_hwx" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1432200704543 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ir_hwx:ir_hwx\|keyCode_reg\[0\] ir_hwx:ir_hwx\|keyCode_reg\[0\] " "create_clock -period 1.000 -name ir_hwx:ir_hwx\|keyCode_reg\[0\] ir_hwx:ir_hwx\|keyCode_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1432200704543 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1432200704543 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "display\|a~2\|combout " "Node \"display\|a~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1432200704546 ""} { "Warning" "WSTA_SCC_NODE" "display\|a~2\|dataa " "Node \"display\|a~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1432200704546 ""}  } { { "display.vhd" "" { Text "G:/product/uart_top_pll/display.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1432200704546 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1432200704620 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1432200704641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1432200704675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1432200704677 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1432200704684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1432200704694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1432200704722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.996 " "Worst-case setup slack is -9.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.996     -3091.511 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.996     -3091.511 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299      -100.752 clk_gen:clk_gen\|clk_hwx  " "   -4.299      -100.752 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.383       -23.775 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -3.383       -23.775 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200704724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.248 " "Worst-case hold slack is -3.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248       -20.897 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -3.248       -20.897 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190        -0.190 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.190        -0.190 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk_gen:clk_gen\|clk_hwx  " "    0.453         0.000 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200704734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200704737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200704740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -53.532 clk_gen:clk_gen\|clk_hwx  " "   -1.487       -53.532 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "    0.257         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.194         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.194         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934         0.000 sys_clk  " "    9.934         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200704742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200704742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1432200704959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1432200704989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 17:31:44 2015 " "Processing ended: Thu May 21 17:31:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1432200704989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1432200704989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1432200704989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432200704989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1432200704990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1432200705514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1432200705701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1432200705739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.210 " "Worst-case setup slack is -9.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.210     -2825.299 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.210     -2825.299 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923       -91.812 clk_gen:clk_gen\|clk_hwx  " "   -3.923       -91.812 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404       -23.549 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -3.404       -23.549 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200705746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.054 " "Worst-case hold slack is -3.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.054       -18.558 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -3.054       -18.558 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305        -0.305 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.305        -0.305 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk_gen:clk_gen\|clk_hwx  " "    0.402         0.000 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200705761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200705768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200705776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -53.532 clk_gen:clk_gen\|clk_hwx  " "   -1.487       -53.532 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "    0.037         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.160         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.160         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943         0.000 sys_clk  " "    9.943         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200705783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200705783 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1432200706052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1432200706317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1432200706329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.151 " "Worst-case setup slack is -4.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.151     -1270.314 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.151     -1270.314 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -23.959 clk_gen:clk_gen\|clk_hwx  " "   -1.318       -23.959 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.156        -6.710 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -1.156        -6.710 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200706337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.494 " "Worst-case hold slack is -1.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494       -10.294 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "   -1.494       -10.294 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.039 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.039        -0.039 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 clk_gen:clk_gen\|clk_hwx  " "    0.187         0.000 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200706352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200706361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1432200706370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -36.000 clk_gen:clk_gen\|clk_hwx  " "   -1.000       -36.000 clk_gen:clk_gen\|clk_hwx " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\]  " "    0.261         0.000 ir_hwx:ir_hwx\|keyCode_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.266         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.266         0.000 PLL_prj\|PLL_ctrl_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594         0.000 sys_clk  " "    9.594         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1432200706378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1432200706378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1432200707074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1432200707075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1432200707258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 17:31:47 2015 " "Processing ended: Thu May 21 17:31:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1432200707258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1432200707258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1432200707258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432200707258 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1432200707997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1432200707997 ""}
