{
    "660f3840dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v5, v5, v6, none"
        ],
        "disassembly": "pmulld xmm3, xmm4"
    },
    "660f3840d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v4, v4, v4, none"
        ],
        "disassembly": "pmulld xmm2, xmm2"
    },
    "660f38400f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v3, v3, v26, none"
        ],
        "disassembly": "pmulld xmm1, [rdi]"
    },
    "660f3828dc": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v26, v5, ra, none",
            "VSRA.VX         v26, v26, ra, none",
            "VSLL.VX         v27, v6, ra, none",
            "VSRA.VX         v27, v27, ra, none",
            "VMUL.VV         v28, v26, v27, none",
            "VMV.V.V         v5, v28"
        ],
        "disassembly": "pmuldq xmm3, xmm4"
    },
    "660f3828d2": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v26, v4, ra, none",
            "VSRA.VX         v26, v26, ra, none",
            "VSLL.VX         v27, v4, ra, none",
            "VSRA.VX         v27, v27, ra, none",
            "VMUL.VV         v28, v26, v27, none",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pmuldq xmm2, xmm2"
    },
    "660f38280f": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v27, v3, ra, none",
            "VSRA.VX         v27, v27, ra, none",
            "VSLL.VX         v28, v26, ra, none",
            "VSRA.VX         v28, v28, ra, none",
            "VMUL.VV         v29, v27, v28, none",
            "VMV.V.V         v3, v29"
        ],
        "disassembly": "pmuldq xmm1, [rdi]"
    },
    "660f3a40d3f0": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xf(15)",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFMUL.VV        v26, v4, v5, v0.t",
            "VFREDUSUM.VS    v27, v26, v27, none",
            "VMV.X.S         ra, v27",
            "VMV.V.X         v4, ra",
            "VMV.V.I         v0, 0xf(15)",
            "VXOR.VV         v4, v4, v4, v0.t"
        ],
        "disassembly": "dpps xmm2, xmm3, 0xF0"
    },
    "660f3a0dd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "blendpd xmm2, xmm3, 0xAA"
    },
    "660f3a0cd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "blendps xmm2, xmm3, 0xAA"
    },
    "660f3a0ed3aa": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0xaa(170)",
            "VMV.V.X         v0, ra",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "pblendw xmm2, xmm3, 0xAA"
    },
    "660f3815d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSLT.VX        v0, v2, zero, none",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "blendvpd xmm2, xmm3"
    },
    "660f3814d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v2, zero, none",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "blendvps xmm2, xmm3"
    },
    "660f3810d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v0, v2, zero, none",
            "VMERGE.VVM      v4, v4, v5"
        ],
        "disassembly": "pblendvb xmm2, xmm3"
    },
    "660f383ad3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMINU.VV        v4, v4, v5, none"
        ],
        "disassembly": "pminuw xmm2, xmm3"
    },
    "660f383bd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMINU.VV        v4, v4, v5, none"
        ],
        "disassembly": "pminud xmm2, xmm3"
    },
    "660f3838d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMIN.VV         v4, v4, v5, none"
        ],
        "disassembly": "pminsb xmm2, xmm3"
    },
    "660f3839d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMIN.VV         v4, v4, v5, none"
        ],
        "disassembly": "pminsd xmm2, xmm3"
    },
    "660f383ed3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAXU.VV        v4, v4, v5, none"
        ],
        "disassembly": "pmaxuw xmm2, xmm3"
    },
    "660f383fd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAXU.VV        v4, v4, v5, none"
        ],
        "disassembly": "pmaxud xmm2, xmm3"
    },
    "660f383cd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMAX.VV         v4, v4, v5, none"
        ],
        "disassembly": "pmaxsb xmm2, xmm3"
    },
    "660f383dd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAX.VV         v4, v4, v5, none"
        ],
        "disassembly": "pmaxsd xmm2, xmm3"
    },
    "660f3a0ad303": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f0, v5",
            "FCVT.W.S        ra, f0, rtz",
            "FCVT.S.W        f1, ra, rtz",
            "VFMV.S.F        v4, f1"
        ],
        "disassembly": "roundss xmm2, xmm3, 0x03"
    },
    "660f3a0bd303": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f0, v5",
            "FCVT.L.D        ra, f0, rtz",
            "FCVT.D.L        f1, ra, rtz",
            "VFMV.S.F        v4, f1"
        ],
        "disassembly": "roundsd xmm2, xmm3, 0x03"
    },
    "660f3a201705": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 1, e16, m1, tu, mu",
            "ADDIW           t3, zero, 0x20(32)",
            "VMV.V.X         v0, t3",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.S.X         v26, ra",
            "VSLIDEUP.VI     v27, v26, 0x5(5), none",
            "VMERGE.VVM      v28, v4, v27",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pinsrb xmm2, byte ptr [rdi], 0x05"
    },
    "660fc41704": {
        "instruction_count": 8,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           t3, zero, 0x10(16)",
            "VMV.V.X         v0, t3",
            "VMV.S.X         v26, ra",
            "VSLIDEUP.VI     v27, v26, 0x4(4), none",
            "VMERGE.VVM      v28, v4, v27",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pinsrw xmm2, word ptr [rdi], 0x04"
    },
    "660f3a221703": {
        "instruction_count": 8,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "ADDIW           t3, zero, 0x8(8)",
            "VMV.V.X         v0, t3",
            "VMV.S.X         v26, ra",
            "VSLIDEUP.VI     v27, v26, 0x3(3), none",
            "VMERGE.VVM      v28, v4, v27",
            "VMV.V.V         v4, v28"
        ],
        "disassembly": "pinsrd xmm2, dword ptr [rdi], 0x03"
    },
    "660f3a141705": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v4, 0x5(5), none",
            "VMV.X.S         ra, v26",
            "ANDI            ra, ra, 0xff(255)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrb byte ptr [rdi], xmm2, 0x05"
    },
    "660f3a151704": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v4, 0x4(4), none",
            "VMV.X.S         ra, v26",
            "ZEXT.H          ra, ra",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrw word ptr [rdi], xmm2, 0x04"
    },
    "660f3a161703": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v26, v4, 0x3(3), none",
            "VMV.X.S         ra, v26",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrd dword ptr [rdi], xmm2, 0x03"
    },
    "660f3820dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovsxbw xmm3, xmm4"
    },
    "660f3820d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxbw xmm2, xmm2"
    },
    "660f38200f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovsxbw xmm1, qword ptr [rdi]"
    },
    "660f3821dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v5, v6, none"
        ],
        "disassembly": "pmovsxbd xmm3, xmm4"
    },
    "660f3821d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxbd xmm2, xmm2"
    },
    "660f38210f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v3, v26, none"
        ],
        "disassembly": "pmovsxbd xmm1, dword ptr [rdi]"
    },
    "660f3822dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v5, v6, none"
        ],
        "disassembly": "pmovsxbq xmm3, xmm4"
    },
    "660f3822d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxbq xmm2, xmm2"
    },
    "660f38220f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v3, v26, none"
        ],
        "disassembly": "pmovsxbq xmm1, word ptr [rdi]"
    },
    "660f3823dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovsxwd xmm3, xmm4"
    },
    "660f3823d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxwd xmm2, xmm2"
    },
    "660f38230f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovsxwd xmm1, qword ptr [rdi]"
    },
    "660f3824dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v5, v6, none"
        ],
        "disassembly": "pmovsxwq xmm3, xmm4"
    },
    "660f3824d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxwq xmm2, xmm2"
    },
    "660f38240f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v3, v26, none"
        ],
        "disassembly": "pmovsxwq xmm1, dword ptr [rdi]"
    },
    "660f3825dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovsxdq xmm3, xmm4"
    },
    "660f3825d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovsxdq xmm2, xmm2"
    },
    "660f38250f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovsxdq xmm1, qword ptr [rdi]"
    },
    "660f3830dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovzxbw xmm3, xmm4"
    },
    "660f3830d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxbw xmm2, xmm2"
    },
    "660f38300f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovzxbw xmm1, qword ptr [rdi]"
    },
    "660f3831dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v5, v6, none"
        ],
        "disassembly": "pmovzxbd xmm3, xmm4"
    },
    "660f3831d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxbd xmm2, xmm2"
    },
    "660f38310f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v3, v26, none"
        ],
        "disassembly": "pmovzxbd xmm1, dword ptr [rdi]"
    },
    "660f3832dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v5, v6, none"
        ],
        "disassembly": "pmovzxbq xmm3, xmm4"
    },
    "660f3832d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxbq xmm2, xmm2"
    },
    "660f38320f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v3, v26, none"
        ],
        "disassembly": "pmovzxbq xmm1, word ptr [rdi]"
    },
    "660f3833dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovzxwd xmm3, xmm4"
    },
    "660f3833d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxwd xmm2, xmm2"
    },
    "660f38330f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovzxwd xmm1, qword ptr [rdi]"
    },
    "660f3834dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v5, v6, none"
        ],
        "disassembly": "pmovzxwq xmm3, xmm4"
    },
    "660f3834d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxwq xmm2, xmm2"
    },
    "660f38340f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v3, v26, none"
        ],
        "disassembly": "pmovzxwq xmm1, dword ptr [rdi]"
    },
    "660f3835dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v5, v6, none"
        ],
        "disassembly": "pmovzxdq xmm3, xmm4"
    },
    "660f3835d2": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v26, v4, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "pmovzxdq xmm2, xmm2"
    },
    "660f38350f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v3, v26, none"
        ],
        "disassembly": "pmovzxdq xmm1, qword ptr [rdi]"
    },
    "660f3829dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v5, v6, none",
            "VMERGE.VIM      v5, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm3, xmm4"
    },
    "660f3829d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v4, v4, none",
            "VMERGE.VIM      v4, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm2, xmm2"
    },
    "660f38290f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMSEQ.VV        v0, v3, v27, none",
            "VMERGE.VIM      v3, v26, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm1, [rdi]"
    },
    "660f3817dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v28, v5, v6, none",
            "VXOR.VI         v30, v5, 0xffffffff(-1), none",
            "VAND.VV         v29, v6, v30, none"
        ],
        "disassembly": "ptest xmm3, xmm4"
    },
    "660f3817d2": {
        "instruction_count": 1,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu"
        ],
        "disassembly": "ptest xmm2, xmm2"
    },
    "660f38170f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v30, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v28, v3, v30, none",
            "VXOR.VI         v31, v3, 0xffffffff(-1), none",
            "VAND.VV         v29, v30, v31, none"
        ],
        "disassembly": "ptest xmm1, [rdi]"
    }
}