// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel4_HH_
#define _myFuncAccel4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel4_mul_mul_17ns_17ns_34_1_1.h"
#include "myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1.h"
#include "myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1.h"
#include "myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1.h"

namespace ap_rtl {

struct myFuncAccel4 : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<34> > threshold_V;
    sc_in< sc_lv<17> > data0_0_V;
    sc_in< sc_lv<17> > data0_1_V;
    sc_in< sc_lv<17> > data0_2_V;
    sc_in< sc_lv<17> > data0_3_V;
    sc_in< sc_lv<17> > data0_4_V;
    sc_in< sc_lv<17> > data0_5_V;
    sc_in< sc_lv<17> > data0_6_V;
    sc_in< sc_lv<17> > data0_7_V;
    sc_in< sc_lv<17> > data0_8_V;
    sc_in< sc_lv<17> > data0_9_V;
    sc_in< sc_lv<17> > data0_10_V;
    sc_in< sc_lv<17> > data0_11_V;
    sc_in< sc_lv<17> > data0_12_V;
    sc_in< sc_lv<17> > data0_13_V;
    sc_in< sc_lv<17> > data0_14_V;
    sc_in< sc_lv<17> > data0_15_V;
    sc_in< sc_lv<24> > my_input1_V_TDATA;
    sc_in< sc_logic > my_input1_V_TVALID;
    sc_out< sc_logic > my_input1_V_TREADY;
    sc_out< sc_lv<40> > my_output_V_TDATA;
    sc_out< sc_logic > my_output_V_TVALID;
    sc_in< sc_logic > my_output_V_TREADY;


    // Module declarations
    myFuncAccel4(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel4);

    ~myFuncAccel4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel4_mul_mul_17ns_17ns_34_1_1<1,1,17,17,34>* myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U1;
    myFuncAccel4_mul_mul_17ns_17ns_34_1_1<1,1,17,17,34>* myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U2;
    myFuncAccel4_mul_mul_17ns_17ns_34_1_1<1,1,17,17,34>* myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U3;
    myFuncAccel4_mul_mul_17ns_17ns_34_1_1<1,1,17,17,34>* myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U4;
    myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1<1,1,17,17,34,35>* myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U5;
    myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1<1,1,17,17,34,35>* myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U6;
    myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1<1,1,17,17,34,35>* myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U7;
    myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1<1,1,17,17,34,35>* myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U8;
    myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1<1,1,17,17,35,36>* myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U9;
    myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1<1,1,17,17,35,36>* myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U10;
    myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1<1,1,17,17,35,36>* myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U11;
    myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1<1,1,17,17,35,36>* myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U12;
    myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1<1,1,17,17,36,36>* myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U13;
    myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1<1,1,17,17,36,36>* myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U14;
    myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1<1,1,17,17,36,36>* myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U15;
    myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1<1,1,17,17,36,36>* myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U16;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<24> > my_input1_V_0_data_out;
    sc_signal< sc_logic > my_input1_V_0_vld_in;
    sc_signal< sc_logic > my_input1_V_0_vld_out;
    sc_signal< sc_logic > my_input1_V_0_ack_in;
    sc_signal< sc_logic > my_input1_V_0_ack_out;
    sc_signal< sc_lv<24> > my_input1_V_0_payload_A;
    sc_signal< sc_lv<24> > my_input1_V_0_payload_B;
    sc_signal< sc_logic > my_input1_V_0_sel_rd;
    sc_signal< sc_logic > my_input1_V_0_sel_wr;
    sc_signal< sc_logic > my_input1_V_0_sel;
    sc_signal< sc_logic > my_input1_V_0_load_A;
    sc_signal< sc_logic > my_input1_V_0_load_B;
    sc_signal< sc_lv<2> > my_input1_V_0_state;
    sc_signal< sc_logic > my_input1_V_0_state_cmp_full;
    sc_signal< sc_lv<40> > my_output_V_1_data_out;
    sc_signal< sc_logic > my_output_V_1_vld_in;
    sc_signal< sc_logic > my_output_V_1_vld_out;
    sc_signal< sc_logic > my_output_V_1_ack_in;
    sc_signal< sc_logic > my_output_V_1_ack_out;
    sc_signal< sc_lv<40> > my_output_V_1_payload_A;
    sc_signal< sc_lv<40> > my_output_V_1_payload_B;
    sc_signal< sc_logic > my_output_V_1_sel_rd;
    sc_signal< sc_logic > my_output_V_1_sel_wr;
    sc_signal< sc_logic > my_output_V_1_sel;
    sc_signal< sc_logic > my_output_V_1_load_A;
    sc_signal< sc_logic > my_output_V_1_load_B;
    sc_signal< sc_lv<2> > my_output_V_1_state;
    sc_signal< sc_logic > my_output_V_1_state_cmp_full;
    sc_signal< sc_logic > my_input1_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln31_fu_318_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln31_reg_910;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > my_output_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln31_reg_910_pp0_iter1_reg;
    sc_signal< sc_lv<32> > i_1_reg_243;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > i_fu_323_p2;
    sc_signal< sc_lv<32> > i_reg_914;
    sc_signal< sc_lv<32> > tmp_1_reg_919;
    sc_signal< sc_lv<32> > tmp_4_reg_924;
    sc_signal< sc_lv<32> > tmp_7_reg_929;
    sc_signal< sc_lv<32> > tmp_s_reg_934;
    sc_signal< sc_lv<33> > tmp_2_reg_939;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<33> > tmp_5_reg_944;
    sc_signal< sc_lv<33> > tmp_8_reg_949;
    sc_signal< sc_lv<33> > tmp_10_reg_954;
    sc_signal< sc_lv<34> > tmp_3_reg_959;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<34> > tmp_6_reg_964;
    sc_signal< sc_lv<34> > tmp_9_reg_969;
    sc_signal< sc_lv<34> > tmp_11_reg_974;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_573_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_reg_979;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_594_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_1_reg_984;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_615_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_2_reg_989;
    sc_signal< sc_lv<34> > trunc_ln708_s_fu_627_p4;
    sc_signal< sc_lv<34> > trunc_ln708_s_reg_994;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_636_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_3_reg_999;
    sc_signal< sc_lv<40> > zext_ln356_fu_692_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_i_1_phi_fu_247_p4;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<17> > trunc_ln356_fu_329_p1;
    sc_signal< sc_lv<34> > mul_ln1118_fu_697_p2;
    sc_signal< sc_lv<34> > mul_ln1118_4_fu_703_p2;
    sc_signal< sc_lv<34> > mul_ln1118_8_fu_709_p2;
    sc_signal< sc_lv<34> > mul_ln1118_12_fu_715_p2;
    sc_signal< sc_lv<17> > trunc_ln356_1_fu_373_p1;
    sc_signal< sc_lv<34> > and_ln_fu_377_p3;
    sc_signal< sc_lv<35> > grp_fu_721_p3;
    sc_signal< sc_lv<34> > and_ln728_1_fu_401_p3;
    sc_signal< sc_lv<35> > grp_fu_729_p3;
    sc_signal< sc_lv<34> > and_ln728_2_fu_421_p3;
    sc_signal< sc_lv<35> > grp_fu_737_p3;
    sc_signal< sc_lv<34> > and_ln728_3_fu_441_p3;
    sc_signal< sc_lv<35> > grp_fu_745_p3;
    sc_signal< sc_lv<17> > trunc_ln356_2_fu_461_p1;
    sc_signal< sc_lv<35> > shl_ln_fu_469_p3;
    sc_signal< sc_lv<36> > grp_fu_753_p3;
    sc_signal< sc_lv<35> > shl_ln728_2_fu_489_p3;
    sc_signal< sc_lv<36> > grp_fu_761_p3;
    sc_signal< sc_lv<35> > shl_ln728_4_fu_509_p3;
    sc_signal< sc_lv<36> > grp_fu_769_p3;
    sc_signal< sc_lv<35> > shl_ln728_6_fu_529_p3;
    sc_signal< sc_lv<36> > grp_fu_777_p3;
    sc_signal< sc_lv<17> > trunc_ln356_3_fu_549_p1;
    sc_signal< sc_lv<36> > grp_fu_785_p3;
    sc_signal< sc_lv<34> > trunc_ln708_2_fu_564_p4;
    sc_signal< sc_lv<36> > grp_fu_793_p3;
    sc_signal< sc_lv<34> > trunc_ln708_5_fu_585_p4;
    sc_signal< sc_lv<36> > grp_fu_801_p3;
    sc_signal< sc_lv<34> > trunc_ln708_8_fu_606_p4;
    sc_signal< sc_lv<36> > grp_fu_809_p3;
    sc_signal< sc_lv<2> > zext_ln1118_4_fu_641_p1;
    sc_signal< sc_lv<2> > zext_ln1118_5_fu_644_p1;
    sc_signal< sc_lv<2> > add_ln50_fu_653_p2;
    sc_signal< sc_lv<2> > zext_ln50_fu_650_p1;
    sc_signal< sc_lv<2> > zext_ln1118_6_fu_647_p1;
    sc_signal< sc_lv<2> > add_ln50_1_fu_663_p2;
    sc_signal< sc_lv<3> > zext_ln50_1_fu_659_p1;
    sc_signal< sc_lv<3> > zext_ln50_2_fu_669_p1;
    sc_signal< sc_lv<3> > add_ln50_2_fu_673_p2;
    sc_signal< sc_lv<1> > icmp_ln52_fu_679_p2;
    sc_signal< sc_lv<34> > select_ln52_fu_685_p3;
    sc_signal< sc_lv<17> > mul_ln1118_fu_697_p0;
    sc_signal< sc_lv<17> > mul_ln1118_fu_697_p1;
    sc_signal< sc_lv<34> > zext_ln1118_fu_333_p1;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_703_p0;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_703_p1;
    sc_signal< sc_lv<17> > mul_ln1118_8_fu_709_p0;
    sc_signal< sc_lv<17> > mul_ln1118_8_fu_709_p1;
    sc_signal< sc_lv<17> > mul_ln1118_12_fu_715_p0;
    sc_signal< sc_lv<17> > mul_ln1118_12_fu_715_p1;
    sc_signal< sc_lv<17> > grp_fu_721_p0;
    sc_signal< sc_lv<17> > grp_fu_721_p1;
    sc_signal< sc_lv<34> > zext_ln1118_1_fu_384_p1;
    sc_signal< sc_lv<34> > grp_fu_721_p2;
    sc_signal< sc_lv<17> > grp_fu_729_p0;
    sc_signal< sc_lv<17> > grp_fu_729_p1;
    sc_signal< sc_lv<34> > grp_fu_729_p2;
    sc_signal< sc_lv<17> > grp_fu_737_p0;
    sc_signal< sc_lv<17> > grp_fu_737_p1;
    sc_signal< sc_lv<34> > grp_fu_737_p2;
    sc_signal< sc_lv<17> > grp_fu_745_p0;
    sc_signal< sc_lv<17> > grp_fu_745_p1;
    sc_signal< sc_lv<34> > grp_fu_745_p2;
    sc_signal< sc_lv<17> > grp_fu_753_p0;
    sc_signal< sc_lv<17> > grp_fu_753_p1;
    sc_signal< sc_lv<34> > zext_ln1118_2_fu_465_p1;
    sc_signal< sc_lv<35> > grp_fu_753_p2;
    sc_signal< sc_lv<17> > grp_fu_761_p0;
    sc_signal< sc_lv<17> > grp_fu_761_p1;
    sc_signal< sc_lv<35> > grp_fu_761_p2;
    sc_signal< sc_lv<17> > grp_fu_769_p0;
    sc_signal< sc_lv<17> > grp_fu_769_p1;
    sc_signal< sc_lv<35> > grp_fu_769_p2;
    sc_signal< sc_lv<17> > grp_fu_777_p0;
    sc_signal< sc_lv<17> > grp_fu_777_p1;
    sc_signal< sc_lv<35> > grp_fu_777_p2;
    sc_signal< sc_lv<17> > grp_fu_785_p0;
    sc_signal< sc_lv<17> > grp_fu_785_p1;
    sc_signal< sc_lv<34> > zext_ln1118_3_fu_553_p1;
    sc_signal< sc_lv<36> > grp_fu_785_p2;
    sc_signal< sc_lv<17> > grp_fu_793_p0;
    sc_signal< sc_lv<17> > grp_fu_793_p1;
    sc_signal< sc_lv<36> > grp_fu_793_p2;
    sc_signal< sc_lv<17> > grp_fu_801_p0;
    sc_signal< sc_lv<17> > grp_fu_801_p1;
    sc_signal< sc_lv<36> > grp_fu_801_p2;
    sc_signal< sc_lv<17> > grp_fu_809_p0;
    sc_signal< sc_lv<17> > grp_fu_809_p1;
    sc_signal< sc_lv<36> > grp_fu_809_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_state8;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<34> > grp_fu_721_p00;
    sc_signal< sc_lv<35> > grp_fu_721_p20;
    sc_signal< sc_lv<34> > grp_fu_729_p00;
    sc_signal< sc_lv<35> > grp_fu_729_p20;
    sc_signal< sc_lv<34> > grp_fu_737_p00;
    sc_signal< sc_lv<35> > grp_fu_737_p20;
    sc_signal< sc_lv<34> > grp_fu_745_p00;
    sc_signal< sc_lv<35> > grp_fu_745_p20;
    sc_signal< sc_lv<34> > grp_fu_753_p00;
    sc_signal< sc_lv<36> > grp_fu_753_p20;
    sc_signal< sc_lv<34> > grp_fu_761_p00;
    sc_signal< sc_lv<36> > grp_fu_761_p20;
    sc_signal< sc_lv<34> > grp_fu_769_p00;
    sc_signal< sc_lv<36> > grp_fu_769_p20;
    sc_signal< sc_lv<34> > grp_fu_777_p00;
    sc_signal< sc_lv<36> > grp_fu_777_p20;
    sc_signal< sc_lv<34> > grp_fu_785_p00;
    sc_signal< sc_lv<34> > grp_fu_793_p00;
    sc_signal< sc_lv<34> > grp_fu_801_p00;
    sc_signal< sc_lv<34> > grp_fu_809_p00;
    sc_signal< sc_lv<34> > mul_ln1118_12_fu_715_p00;
    sc_signal< sc_lv<34> > mul_ln1118_4_fu_703_p00;
    sc_signal< sc_lv<34> > mul_ln1118_8_fu_709_p00;
    sc_signal< sc_lv<34> > mul_ln1118_fu_697_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<34> ap_const_lv34_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln50_1_fu_663_p2();
    void thread_add_ln50_2_fu_673_p2();
    void thread_add_ln50_fu_653_p2();
    void thread_and_ln728_1_fu_401_p3();
    void thread_and_ln728_2_fu_421_p3();
    void thread_and_ln728_3_fu_441_p3();
    void thread_and_ln_fu_377_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_phi_fu_247_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_721_p0();
    void thread_grp_fu_721_p00();
    void thread_grp_fu_721_p1();
    void thread_grp_fu_721_p2();
    void thread_grp_fu_721_p20();
    void thread_grp_fu_729_p0();
    void thread_grp_fu_729_p00();
    void thread_grp_fu_729_p1();
    void thread_grp_fu_729_p2();
    void thread_grp_fu_729_p20();
    void thread_grp_fu_737_p0();
    void thread_grp_fu_737_p00();
    void thread_grp_fu_737_p1();
    void thread_grp_fu_737_p2();
    void thread_grp_fu_737_p20();
    void thread_grp_fu_745_p0();
    void thread_grp_fu_745_p00();
    void thread_grp_fu_745_p1();
    void thread_grp_fu_745_p2();
    void thread_grp_fu_745_p20();
    void thread_grp_fu_753_p0();
    void thread_grp_fu_753_p00();
    void thread_grp_fu_753_p1();
    void thread_grp_fu_753_p2();
    void thread_grp_fu_753_p20();
    void thread_grp_fu_761_p0();
    void thread_grp_fu_761_p00();
    void thread_grp_fu_761_p1();
    void thread_grp_fu_761_p2();
    void thread_grp_fu_761_p20();
    void thread_grp_fu_769_p0();
    void thread_grp_fu_769_p00();
    void thread_grp_fu_769_p1();
    void thread_grp_fu_769_p2();
    void thread_grp_fu_769_p20();
    void thread_grp_fu_777_p0();
    void thread_grp_fu_777_p00();
    void thread_grp_fu_777_p1();
    void thread_grp_fu_777_p2();
    void thread_grp_fu_777_p20();
    void thread_grp_fu_785_p0();
    void thread_grp_fu_785_p00();
    void thread_grp_fu_785_p1();
    void thread_grp_fu_785_p2();
    void thread_grp_fu_793_p0();
    void thread_grp_fu_793_p00();
    void thread_grp_fu_793_p1();
    void thread_grp_fu_793_p2();
    void thread_grp_fu_801_p0();
    void thread_grp_fu_801_p00();
    void thread_grp_fu_801_p1();
    void thread_grp_fu_801_p2();
    void thread_grp_fu_809_p0();
    void thread_grp_fu_809_p00();
    void thread_grp_fu_809_p1();
    void thread_grp_fu_809_p2();
    void thread_i_fu_323_p2();
    void thread_icmp_ln1494_1_fu_594_p2();
    void thread_icmp_ln1494_2_fu_615_p2();
    void thread_icmp_ln1494_3_fu_636_p2();
    void thread_icmp_ln1494_fu_573_p2();
    void thread_icmp_ln31_fu_318_p2();
    void thread_icmp_ln52_fu_679_p2();
    void thread_mul_ln1118_12_fu_715_p0();
    void thread_mul_ln1118_12_fu_715_p00();
    void thread_mul_ln1118_12_fu_715_p1();
    void thread_mul_ln1118_4_fu_703_p0();
    void thread_mul_ln1118_4_fu_703_p00();
    void thread_mul_ln1118_4_fu_703_p1();
    void thread_mul_ln1118_8_fu_709_p0();
    void thread_mul_ln1118_8_fu_709_p00();
    void thread_mul_ln1118_8_fu_709_p1();
    void thread_mul_ln1118_fu_697_p0();
    void thread_mul_ln1118_fu_697_p00();
    void thread_mul_ln1118_fu_697_p1();
    void thread_my_input1_V_0_ack_in();
    void thread_my_input1_V_0_ack_out();
    void thread_my_input1_V_0_data_out();
    void thread_my_input1_V_0_load_A();
    void thread_my_input1_V_0_load_B();
    void thread_my_input1_V_0_sel();
    void thread_my_input1_V_0_state_cmp_full();
    void thread_my_input1_V_0_vld_in();
    void thread_my_input1_V_0_vld_out();
    void thread_my_input1_V_TDATA_blk_n();
    void thread_my_input1_V_TREADY();
    void thread_my_output_V_1_ack_in();
    void thread_my_output_V_1_ack_out();
    void thread_my_output_V_1_data_out();
    void thread_my_output_V_1_load_A();
    void thread_my_output_V_1_load_B();
    void thread_my_output_V_1_sel();
    void thread_my_output_V_1_state_cmp_full();
    void thread_my_output_V_1_vld_in();
    void thread_my_output_V_1_vld_out();
    void thread_my_output_V_TDATA();
    void thread_my_output_V_TDATA_blk_n();
    void thread_my_output_V_TVALID();
    void thread_select_ln52_fu_685_p3();
    void thread_shl_ln728_2_fu_489_p3();
    void thread_shl_ln728_4_fu_509_p3();
    void thread_shl_ln728_6_fu_529_p3();
    void thread_shl_ln_fu_469_p3();
    void thread_trunc_ln356_1_fu_373_p1();
    void thread_trunc_ln356_2_fu_461_p1();
    void thread_trunc_ln356_3_fu_549_p1();
    void thread_trunc_ln356_fu_329_p1();
    void thread_trunc_ln708_2_fu_564_p4();
    void thread_trunc_ln708_5_fu_585_p4();
    void thread_trunc_ln708_8_fu_606_p4();
    void thread_trunc_ln708_s_fu_627_p4();
    void thread_zext_ln1118_1_fu_384_p1();
    void thread_zext_ln1118_2_fu_465_p1();
    void thread_zext_ln1118_3_fu_553_p1();
    void thread_zext_ln1118_4_fu_641_p1();
    void thread_zext_ln1118_5_fu_644_p1();
    void thread_zext_ln1118_6_fu_647_p1();
    void thread_zext_ln1118_fu_333_p1();
    void thread_zext_ln356_fu_692_p1();
    void thread_zext_ln50_1_fu_659_p1();
    void thread_zext_ln50_2_fu_669_p1();
    void thread_zext_ln50_fu_650_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
