sLti,r0 r0 #2
aDDi,r0 r0 #2
aDDi,r0 r0 #3
/,r1