#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000089d800 .scope module, "sr_tb" "sr_tb" 2 11;
 .timescale 0 0;
v000000000089cdf0_0 .var "CLK", 0 0;
v0000000001052d60_0 .net "Q", 0 0, L_0000000001053420;  1 drivers
v0000000001052e00_0 .var "R", 0 0;
v0000000001052ea0_0 .var "S", 0 0;
v000000000109b390_0 .net "nQ", 0 0, L_0000000001053490;  1 drivers
E_0000000000899e10 .event edge, v000000000089db20_0;
S_000000000089d990 .scope module, "mysr" "srlatch" 2 22, 2 1 0, S_000000000089d800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "nQ";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "G";
L_0000000001053340 .functor NAND 1, v0000000001052e00_0, v000000000089cdf0_0, C4<1>, C4<1>;
L_00000000010533b0 .functor NAND 1, v0000000001052ea0_0, v000000000089cdf0_0, C4<1>, C4<1>;
L_0000000001053420 .functor NAND 1, L_00000000010533b0, L_0000000001053490, C4<1>, C4<1>;
L_0000000001053490 .functor NAND 1, L_0000000001053340, L_0000000001053420, C4<1>, C4<1>;
v000000000089db20_0 .net "G", 0 0, v000000000089cdf0_0;  1 drivers
v000000000089b470_0 .net "Q", 0 0, L_0000000001053420;  alias, 1 drivers
v000000000089bff0_0 .net "R", 0 0, v0000000001052e00_0;  1 drivers
v000000000089c090_0 .net "Rd", 0 0, L_0000000001053340;  1 drivers
v000000000089cc10_0 .net "S", 0 0, v0000000001052ea0_0;  1 drivers
v000000000089ccb0_0 .net "Sd", 0 0, L_00000000010533b0;  1 drivers
v000000000089cd50_0 .net "nQ", 0 0, L_0000000001053490;  alias, 1 drivers
    .scope S_000000000089d800;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000089cdf0_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000089d800;
T_1 ;
    %wait E_0000000000899e10;
    %delay 1, 0;
    %load/vec4 v000000000089cdf0_0;
    %nor/r;
    %assign/vec4 v000000000089cdf0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000089d800;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "sr.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000089d800 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000089d800;
T_3 ;
    %vpi_call 2 29 "$monitor", "%3t: Q = %b, nQ = %b", $time, v0000000001052d60_0, v000000000109b390_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001052e00_0, 0;
    %delay 5, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "srlatch.v";
