0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/project_10_3/project_10_3.sim/sim_1/synth/timing/fact_co_processor_wrapper_tb_time_synth.v,1587092728,verilog,,,,fact_co_processor_wrapper;fact_machine_wrapper;glbl;pulse_sync;pulse_sync_0;pulse_sync_1,,,,,,,,
C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sim_1/new/fact_co_processor_wrapper_tb.sv,1587092619,systemVerilog,,,,fact_co_processor_wrapper_tb,,,,,,,,
