$date
	Thu Jan 09 14:29:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_1_8_tb $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) D $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$scope module uut $end
$var wire 1 ) D $end
$var wire 1 ( Y1 $end
$var wire 1 ' Y2 $end
$var wire 1 & Y3 $end
$var wire 1 % Y4 $end
$var wire 1 $ Y5 $end
$var wire 1 # Y6 $end
$var wire 1 " Y7 $end
$var wire 1 ! Y8 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1(
1)
#20
0(
0)
1,
#30
1'
1)
#40
0'
0)
0,
1+
#50
1&
1)
#60
0&
0)
1,
#70
1%
1)
#80
0%
0)
0,
0+
1*
#90
1$
1)
#100
0$
0)
1,
#110
1#
1)
#120
0#
0)
0,
1+
#130
1"
1)
#140
0"
0)
1,
#150
1!
1)
#160
