// Seed: 3278546365
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout tri id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(posedge -1) id_8 <-> !(-1 + id_4))
  else;
  assign id_7 = id_7++;
  wire id_9, id_10, id_11, id_12, id_13;
endmodule
