vhdtdtfi -lib work OutputSelect_7Segment.vhd -prj ProjectDSF_BasicNLab_FPGA2 -o OutputSelect_7Segment.spl -module OutputSelect_7Segment -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w OutputSelect_7Segment.spl {C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/OutputSelect_7Segment.sym} 
