
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'meyermar' on host 'alveo0.ethz.ch' (Linux_x86_64 version 4.14.156-U) on Fri Oct 29 10:29:19 CEST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/gemm_base/gemm0'
Sourcing Tcl script 'gemm0.tcl'
INFO: [HLS 200-1510] Running: open_project gemm0 
INFO: [HLS 200-10] Creating and opening project '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/gemm_base/gemm0/gemm0'.
INFO: [HLS 200-1510] Running: set_top gemm0 
INFO: [HLS 200-1510] Running: add_files /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl -cflags  -D XILINX_FPGA -I /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/common -I /dev/shm/meyermar_synth/gemm/HPCC_FPGA/GEMM/src/device  
INFO: [HLS 200-10] Adding design file '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/gemm_base/gemm0/gemm0/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname gemm0 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 189.860 MB.
INFO: [HLS 200-10] Analyzing design file '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl' ... 
WARNING: [HLS 207-5270] unknown attribute 'uses_global_work_offset' ignored: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:271:16
WARNING: [HLS 207-5270] unknown attribute 'numbanks' ignored: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:312:52
WARNING: [HLS 207-5270] unknown attribute 'numbanks' ignored: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:318:80
WARNING: [HLS 207-5270] unknown attribute 'numbanks' ignored: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:320:80
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 190.675 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:139:9)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:137:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:128:13)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:125:9)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:123:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:115:9)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:113:5)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:356:25)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:365:29)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:425:21)
INFO: [HLS 214-129] Unrolled all 8 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:429:21)
INFO: [HLS 214-178] Inlining function 'local_gemm' into 'gemm0' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:293:0)
INFO: [HLS 214-129] Unrolled all 32 iterations of the loop 'anonymous' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:346:21)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on port 'gmem0' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:346:21)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:346:21)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:405:17)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on port 'gmem3' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:405:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.54 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.62 seconds; current allocated memory: 196.540 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 196.542 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 204.532 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 206.426 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.2.1.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:245) in function 'gemm0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:399) in function 'gemm0' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:405) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:405) in function 'gemm0' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'c_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:311) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'a_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:317) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'b_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:319) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'c_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:311) in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'a_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:317) in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'b_block' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:319) in dimension 4 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:144:1) in function 'register_gemm'... converting 129 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'register_gemm' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:54)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.58 seconds. CPU system time: 0.39 seconds. Elapsed time: 17.16 seconds; current allocated memory: 252.203 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:243:9) in function 'gemm0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:241:5) in function 'gemm0'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.1.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:316:13) in function 'gemm0' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-1.1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:310:9) in function 'gemm0' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:306:5) in function 'gemm0'.
INFO: [HLS 200-472] Inferring partial write operation for 'c_out' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140:25)
INFO: [HLS 200-472] Inferring partial write operation for 'a_block[0][0]' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:370:102)
INFO: [HLS 200-472] Inferring partial write operation for 'b_block[0][0]' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:371:102)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 22.82 seconds; current allocated memory: 343.347 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'register_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'register_gemm'.
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'register_gemm' (function 'register_gemm'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('c_out_addr_write_ln140', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:140) of variable 'sum', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:129 on array 'c_out' and 'load' operation ('c_out_load', /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:126) on array 'c_out'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 24, Depth = 51, function 'register_gemm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 41.62 seconds. CPU system time: 0.09 seconds. Elapsed time: 41.75 seconds; current allocated memory: 359.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.03 seconds; current allocated memory: 373.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln306_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.1.1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359) and bus read on port 'gmem1' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:359).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 92, loop 'Loop 1.1.1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 24, Depth = 52, loop 'Loop 1.1.2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm0' (loop 'Loop 1.2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426) and bus read on port 'gmem2' (/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/gemm_base_replicated_xilinx.cl:426).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 171, loop 'Loop 1.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 176.98 seconds. CPU system time: 0.36 seconds. Elapsed time: 177.39 seconds; current allocated memory: 423.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 30.76 seconds; current allocated memory: 487.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'register_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'register_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 18.51 seconds; current allocated memory: 495.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/c_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/a_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm0/max_block' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm0' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'c_out', 'alpha', 'beta', 'a_size', 'out_offset', 'max_block' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'gemm0' is 10752, found 16 HDL expressions with this fanout: ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)), ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12)), ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13)), ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14)), ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9)), ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_24s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.77 seconds; current allocated memory: 570.438 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'gemm0_mul_32ns_32ns_64_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'gemm0_mul_32s_32s_32_2_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'gemm0_c_block_0_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'gemm0_a_block_0_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 43.99 seconds. CPU system time: 0.79 seconds. Elapsed time: 44.78 seconds; current allocated memory: 796.798 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gemm0.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm0.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 344.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 384.9 seconds. CPU system time: 2.37 seconds. Elapsed time: 387.04 seconds; current allocated memory: 800.284 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'gemm0_ap_fadd_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gemm0_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gemm0_ap_fadd_5_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'gemm0_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gemm0_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gemm0_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 10:38:30 2021...
INFO: [HLS 200-802] Generated output file gemm0/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 162.22 seconds. CPU system time: 2.82 seconds. Elapsed time: 169.15 seconds; current allocated memory: 810.688 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 549.48 seconds. Total CPU system time: 5.6 seconds. Total elapsed time: 558.1 seconds; peak allocated memory: 796.798 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Oct 29 10:38:37 2021...
