Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Sat Sep 29 06:43:20 2018
| Host             : z400 running 64-bit Arch Linux
| Command          : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
| Design           : xilinx_pcie_2_1_ep_7x
| Device           : xc7a25tcsg325-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.373        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.310        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 5.3          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     2112 |       --- |             --- |
|   LUT as Logic          |     0.001 |      677 |     14600 |            4.64 |
|   Register              |    <0.001 |     1223 |     29200 |            4.19 |
|   CARRY4                |    <0.001 |        3 |      3650 |            0.08 |
|   LUT as Shift Register |    <0.001 |       11 |      5000 |            0.22 |
|   Others                |     0.000 |       96 |       --- |             --- |
| Signals                 |     0.005 |     2314 |       --- |             --- |
| Block RAM               |     0.015 |        8 |        45 |           17.78 |
| MMCM                    |     0.107 |        1 |         3 |           33.33 |
| I/O                     |     0.000 |        1 |       150 |            0.67 |
| GTP                     |     0.149 |        1 |       --- |             --- |
| Hard IPs                |     0.025 |        1 |       --- |             --- |
|   PCIE                  |     0.025 |        1 |         1 |          100.00 |
| Static Power            |     0.063 |          |           |                 |
| Total                   |     0.373 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.066 |      0.005 |
| Vccaux    |       1.800 |     0.068 |       0.059 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.068 |       0.067 |      0.001 |
| MGTAVtt   |       1.200 |     0.062 |       0.059 |      0.003 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| Clock         | Domain                                                                                                      | Constraint (ns) |
+---------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz    | pcie_7x_0_support_i/pipe_clock_i/clk_125mhz                                                                 |             8.0 |
| clk_250mhz    | pcie_7x_0_support_i/pipe_clock_i/clk_250mhz                                                                 |             4.0 |
| mmcm_fb       | pcie_7x_0_support_i/pipe_clock_i/mmcm_fb                                                                    |            10.0 |
| sys_clk       | sys_clk_p                                                                                                   |            10.0 |
| txoutclk_x0y0 | pcie_7x_0_support_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
+---------------+-------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| xilinx_pcie_2_1_ep_7x                                        |     0.310 |
|   app                                                        |     0.009 |
|     PIO_interface                                            |     0.009 |
|       PIO_EP_inst                                            |     0.009 |
|         EP_MEM_inst                                          |     0.007 |
|           EP_MEM_inst                                        |     0.005 |
|         EP_RX_inst                                           |     0.001 |
|         EP_TX_inst                                           |    <0.001 |
|       PIO_TO_inst                                            |    <0.001 |
|   pcie_7x_0_support_i                                        |     0.301 |
|     gt_common_i_0                                            |     0.001 |
|       qpll_drp_i                                             |    <0.001 |
|       qpll_wrapper_i                                         |    <0.001 |
|         cpllPDInst                                           |    <0.001 |
|     pcie_7x_0_i                                              |     0.192 |
|       U0                                                     |     0.192 |
|         inst                                                 |     0.192 |
|           gt_top_i                                           |     0.152 |
|             gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst |    <0.001 |
|             pipe_wrapper_i                                   |     0.151 |
|               gtp_pipe_reset.gtp_pipe_reset_i                |    <0.001 |
|               pipe_lane[0].gt_wrapper_i                      |     0.149 |
|               pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i       |    <0.001 |
|               pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i     |    <0.001 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                 |    <0.001 |
|               pipe_lane[0].pipe_sync_i                       |    <0.001 |
|               pipe_lane[0].pipe_user_i                       |    <0.001 |
|               qpll_reset.qpll_reset_i                        |    <0.001 |
|           pcie_top_i                                         |     0.041 |
|             axi_basic_top_i                                  |     0.003 |
|               rx_inst                                        |     0.002 |
|                 rx_null_gen_inst                             |    <0.001 |
|                 rx_pipeline_inst                             |     0.002 |
|               tx_inst                                        |    <0.001 |
|                 tx_pipeline_inst                             |    <0.001 |
|                 xhdl12.tx_thrl_ctl_inst                      |    <0.001 |
|             pcie_7x_i                                        |     0.038 |
|               pcie_bram_top                                  |     0.011 |
|                 pcie_brams_rx                                |     0.006 |
|                   brams[0].ram                               |     0.003 |
|                     use_tdp.ramb36                           |     0.003 |
|                   brams[1].ram                               |     0.003 |
|                     use_tdp.ramb36                           |     0.003 |
|                 pcie_brams_tx                                |     0.006 |
|                   brams[0].ram                               |     0.003 |
|                     use_tdp.ramb36                           |     0.003 |
|                   brams[1].ram                               |     0.003 |
|                     use_tdp.ramb36                           |     0.003 |
|           pl_phy_lnk_up_cdc                                  |    <0.001 |
|           pl_received_hot_rst_cdc                            |    <0.001 |
|     pipe_clock_i                                             |     0.107 |
+--------------------------------------------------------------+-----------+


