INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/new/SCCB_final.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_final
INFO: [VRFC 10-311] analyzing module SCCB_intf
INFO: [VRFC 10-311] analyzing module SCCB_ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UVM_SCCB
