/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Tx_1__0__MASK 0x04u
#define Tx_1__0__PC CYREG_PRT1_PC2
#define Tx_1__0__PORT 1u
#define Tx_1__0__SHIFT 2u
#define Tx_1__AG CYREG_PRT1_AG
#define Tx_1__AMUX CYREG_PRT1_AMUX
#define Tx_1__BIE CYREG_PRT1_BIE
#define Tx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_1__BYP CYREG_PRT1_BYP
#define Tx_1__CTL CYREG_PRT1_CTL
#define Tx_1__DM0 CYREG_PRT1_DM0
#define Tx_1__DM1 CYREG_PRT1_DM1
#define Tx_1__DM2 CYREG_PRT1_DM2
#define Tx_1__DR CYREG_PRT1_DR
#define Tx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_1__MASK 0x04u
#define Tx_1__PORT 1u
#define Tx_1__PRT CYREG_PRT1_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_1__PS CYREG_PRT1_PS
#define Tx_1__SHIFT 2u
#define Tx_1__SLW CYREG_PRT1_SLW

/* ADC_1 */
#define ADC_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_1_IRQ__INTC_MASK 0x01u
#define ADC_1_IRQ__INTC_NUMBER 0u
#define ADC_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_1_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_1_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_1_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_1_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_1_theACLK__INDEX 0x01u
#define ADC_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_2 */
#define ADC_2_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_2_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_2_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_2_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_2_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_2_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_2_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_2_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_2_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_2_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_2_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_2_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_2_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_2_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_2_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_2_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_2_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_2_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_2_IRQ__INTC_MASK 0x02u
#define ADC_2_IRQ__INTC_NUMBER 1u
#define ADC_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_2_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_2_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_2_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_2_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_2_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_2_theACLK__INDEX 0x00u
#define ADC_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_2_theACLK__PM_ACT_MSK 0x01u
#define ADC_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_2_theACLK__PM_STBY_MSK 0x01u

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* PGA_2 */
#define PGA_2_SC__BST CYREG_SC1_BST
#define PGA_2_SC__CLK CYREG_SC1_CLK
#define PGA_2_SC__CMPINV CYREG_SC_CMPINV
#define PGA_2_SC__CMPINV_MASK 0x02u
#define PGA_2_SC__CPTR CYREG_SC_CPTR
#define PGA_2_SC__CPTR_MASK 0x02u
#define PGA_2_SC__CR0 CYREG_SC1_CR0
#define PGA_2_SC__CR1 CYREG_SC1_CR1
#define PGA_2_SC__CR2 CYREG_SC1_CR2
#define PGA_2_SC__MSK CYREG_SC_MSK
#define PGA_2_SC__MSK_MASK 0x02u
#define PGA_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_2_SC__PM_ACT_MSK 0x02u
#define PGA_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_2_SC__PM_STBY_MSK 0x02u
#define PGA_2_SC__SR CYREG_SC_SR
#define PGA_2_SC__SR_MASK 0x02u
#define PGA_2_SC__SW0 CYREG_SC1_SW0
#define PGA_2_SC__SW10 CYREG_SC1_SW10
#define PGA_2_SC__SW2 CYREG_SC1_SW2
#define PGA_2_SC__SW3 CYREG_SC1_SW3
#define PGA_2_SC__SW4 CYREG_SC1_SW4
#define PGA_2_SC__SW6 CYREG_SC1_SW6
#define PGA_2_SC__SW7 CYREG_SC1_SW7
#define PGA_2_SC__SW8 CYREG_SC1_SW8
#define PGA_2_SC__WRK1 CYREG_SC_WRK1
#define PGA_2_SC__WRK1_MASK 0x02u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x04u
#define isr_1__INTC_NUMBER 2u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Comp_2 */
#define Comp_2_ctComp__CLK CYREG_CMP1_CLK
#define Comp_2_ctComp__CMP_MASK 0x02u
#define Comp_2_ctComp__CMP_NUMBER 1u
#define Comp_2_ctComp__CR CYREG_CMP1_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x02u
#define Comp_2_ctComp__LUT__MSK_SHIFT 1u
#define Comp_2_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x02u
#define Comp_2_ctComp__LUT__SR_SHIFT 1u
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x02u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x02u
#define Comp_2_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x02u
#define Comp_2_ctComp__WRK_SHIFT 1u

/* UART_1 */
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* VDAC_1 */
#define VDAC_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC_1_viDAC8__D CYREG_DAC3_D
#define VDAC_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC_1_viDAC8__TST CYREG_DAC3_TST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Compare */
#define Compare__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Compare__0__MASK 0x20u
#define Compare__0__PC CYREG_PRT3_PC5
#define Compare__0__PORT 3u
#define Compare__0__SHIFT 5u
#define Compare__AG CYREG_PRT3_AG
#define Compare__AMUX CYREG_PRT3_AMUX
#define Compare__BIE CYREG_PRT3_BIE
#define Compare__BIT_MASK CYREG_PRT3_BIT_MASK
#define Compare__BYP CYREG_PRT3_BYP
#define Compare__CTL CYREG_PRT3_CTL
#define Compare__DM0 CYREG_PRT3_DM0
#define Compare__DM1 CYREG_PRT3_DM1
#define Compare__DM2 CYREG_PRT3_DM2
#define Compare__DR CYREG_PRT3_DR
#define Compare__INP_DIS CYREG_PRT3_INP_DIS
#define Compare__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Compare__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Compare__LCD_EN CYREG_PRT3_LCD_EN
#define Compare__MASK 0x20u
#define Compare__PORT 3u
#define Compare__PRT CYREG_PRT3_PRT
#define Compare__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Compare__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Compare__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Compare__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Compare__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Compare__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Compare__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Compare__PS CYREG_PRT3_PS
#define Compare__SHIFT 5u
#define Compare__SLW CYREG_PRT3_SLW

/* Counter_1 */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Discharge */
#define Discharge__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Discharge__0__MASK 0x10u
#define Discharge__0__PC CYREG_PRT3_PC4
#define Discharge__0__PORT 3u
#define Discharge__0__SHIFT 4u
#define Discharge__AG CYREG_PRT3_AG
#define Discharge__AMUX CYREG_PRT3_AMUX
#define Discharge__BIE CYREG_PRT3_BIE
#define Discharge__BIT_MASK CYREG_PRT3_BIT_MASK
#define Discharge__BYP CYREG_PRT3_BYP
#define Discharge__CTL CYREG_PRT3_CTL
#define Discharge__DM0 CYREG_PRT3_DM0
#define Discharge__DM1 CYREG_PRT3_DM1
#define Discharge__DM2 CYREG_PRT3_DM2
#define Discharge__DR CYREG_PRT3_DR
#define Discharge__INP_DIS CYREG_PRT3_INP_DIS
#define Discharge__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Discharge__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Discharge__LCD_EN CYREG_PRT3_LCD_EN
#define Discharge__MASK 0x10u
#define Discharge__PORT 3u
#define Discharge__PRT CYREG_PRT3_PRT
#define Discharge__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Discharge__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Discharge__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Discharge__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Discharge__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Discharge__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Discharge__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Discharge__PS CYREG_PRT3_PS
#define Discharge__SHIFT 4u
#define Discharge__SLW CYREG_PRT3_SLW

/* Trigger_1 */
#define Trigger_1_viDAC8__CR0 CYREG_DAC1_CR0
#define Trigger_1_viDAC8__CR1 CYREG_DAC1_CR1
#define Trigger_1_viDAC8__D CYREG_DAC1_D
#define Trigger_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Trigger_1_viDAC8__PM_ACT_MSK 0x02u
#define Trigger_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Trigger_1_viDAC8__PM_STBY_MSK 0x02u
#define Trigger_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define Trigger_1_viDAC8__SW0 CYREG_DAC1_SW0
#define Trigger_1_viDAC8__SW2 CYREG_DAC1_SW2
#define Trigger_1_viDAC8__SW3 CYREG_DAC1_SW3
#define Trigger_1_viDAC8__SW4 CYREG_DAC1_SW4
#define Trigger_1_viDAC8__TR CYREG_DAC1_TR
#define Trigger_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define Trigger_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define Trigger_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define Trigger_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define Trigger_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define Trigger_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define Trigger_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define Trigger_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define Trigger_1_viDAC8__TST CYREG_DAC1_TST

/* Drucksensor */
#define Drucksensor__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Drucksensor__0__MASK 0x01u
#define Drucksensor__0__PC CYREG_PRT3_PC0
#define Drucksensor__0__PORT 3u
#define Drucksensor__0__SHIFT 0u
#define Drucksensor__AG CYREG_PRT3_AG
#define Drucksensor__AMUX CYREG_PRT3_AMUX
#define Drucksensor__BIE CYREG_PRT3_BIE
#define Drucksensor__BIT_MASK CYREG_PRT3_BIT_MASK
#define Drucksensor__BYP CYREG_PRT3_BYP
#define Drucksensor__CTL CYREG_PRT3_CTL
#define Drucksensor__DM0 CYREG_PRT3_DM0
#define Drucksensor__DM1 CYREG_PRT3_DM1
#define Drucksensor__DM2 CYREG_PRT3_DM2
#define Drucksensor__DR CYREG_PRT3_DR
#define Drucksensor__INP_DIS CYREG_PRT3_INP_DIS
#define Drucksensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Drucksensor__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Drucksensor__LCD_EN CYREG_PRT3_LCD_EN
#define Drucksensor__MASK 0x01u
#define Drucksensor__PORT 3u
#define Drucksensor__PRT CYREG_PRT3_PRT
#define Drucksensor__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Drucksensor__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Drucksensor__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Drucksensor__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Drucksensor__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Drucksensor__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Drucksensor__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Drucksensor__PS CYREG_PRT3_PS
#define Drucksensor__SHIFT 0u
#define Drucksensor__SLW CYREG_PRT3_SLW

/* Threshold_1 */
#define Threshold_1_viDAC8__CR0 CYREG_DAC0_CR0
#define Threshold_1_viDAC8__CR1 CYREG_DAC0_CR1
#define Threshold_1_viDAC8__D CYREG_DAC0_D
#define Threshold_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Threshold_1_viDAC8__PM_ACT_MSK 0x01u
#define Threshold_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Threshold_1_viDAC8__PM_STBY_MSK 0x01u
#define Threshold_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define Threshold_1_viDAC8__SW0 CYREG_DAC0_SW0
#define Threshold_1_viDAC8__SW2 CYREG_DAC0_SW2
#define Threshold_1_viDAC8__SW3 CYREG_DAC0_SW3
#define Threshold_1_viDAC8__SW4 CYREG_DAC0_SW4
#define Threshold_1_viDAC8__TR CYREG_DAC0_TR
#define Threshold_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define Threshold_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define Threshold_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define Threshold_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define Threshold_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define Threshold_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define Threshold_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define Threshold_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define Threshold_1_viDAC8__TST CYREG_DAC0_TST

/* Temperatursensor */
#define Temperatursensor__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Temperatursensor__0__MASK 0x02u
#define Temperatursensor__0__PC CYREG_PRT4_PC1
#define Temperatursensor__0__PORT 4u
#define Temperatursensor__0__SHIFT 1u
#define Temperatursensor__AG CYREG_PRT4_AG
#define Temperatursensor__AMUX CYREG_PRT4_AMUX
#define Temperatursensor__BIE CYREG_PRT4_BIE
#define Temperatursensor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Temperatursensor__BYP CYREG_PRT4_BYP
#define Temperatursensor__CTL CYREG_PRT4_CTL
#define Temperatursensor__DM0 CYREG_PRT4_DM0
#define Temperatursensor__DM1 CYREG_PRT4_DM1
#define Temperatursensor__DM2 CYREG_PRT4_DM2
#define Temperatursensor__DR CYREG_PRT4_DR
#define Temperatursensor__INP_DIS CYREG_PRT4_INP_DIS
#define Temperatursensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Temperatursensor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Temperatursensor__LCD_EN CYREG_PRT4_LCD_EN
#define Temperatursensor__MASK 0x02u
#define Temperatursensor__PORT 4u
#define Temperatursensor__PRT CYREG_PRT4_PRT
#define Temperatursensor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Temperatursensor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Temperatursensor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Temperatursensor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Temperatursensor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Temperatursensor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Temperatursensor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Temperatursensor__PS CYREG_PRT4_PS
#define Temperatursensor__SHIFT 1u
#define Temperatursensor__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
