[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 53
LIB: work
FILE: ${SURELOG_DIR}/tests/DeferAssert/dut.sv
n<> u<52> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<52> s<51> l<1:1>
  n<> u<51> t<Source_text> p<52> c<50> l<1:1> el<4:10>
    n<> u<50> t<Description> p<51> c<49> l<1:1> el<4:10>
      n<> u<49> t<Module_declaration> p<50> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<49> c<2> s<22> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<22> t<Module_item> p<49> c<21> s<47> l<2:3> el<2:15>
          n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:3> el<2:15>
            n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:3> el<2:15>
              n<> u<19> t<Module_common_item> p<20> c<18> l<2:3> el<2:15>
                n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:3> el<2:15>
                  n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:15>
                    n<> u<16> t<Data_declaration> p<17> c<15> l<2:3> el<2:15>
                      n<> u<15> t<Variable_declaration> p<16> c<7> l<2:3> el<2:15>
                        n<> u<7> t<Data_type> p<15> c<6> s<14> l<2:3> el<2:8>
                          n<> u<6> t<IntVec_TypeLogic> p<7> l<2:3> el<2:8>
                        n<> u<14> t<List_of_variable_decl_assignments> p<15> c<13> l<2:9> el<2:14>
                          n<> u<13> t<Variable_decl_assignment> p<14> c<8> l<2:9> el<2:14>
                            n<a> u<8> t<STRING_CONST> p<13> s<12> l<2:9> el<2:10>
                            n<> u<12> t<Expression> p<13> c<11> l<2:13> el<2:14>
                              n<> u<11> t<Primary> p<12> c<10> l<2:13> el<2:14>
                                n<> u<10> t<Primary_literal> p<11> c<9> l<2:13> el<2:14>
                                  n<1> u<9> t<INT_CONST> p<10> l<2:13> el<2:14>
        n<> u<47> t<Module_item> p<49> c<46> s<48> l<3:3> el<3:31>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<3:3> el<3:31>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:3> el<3:31>
              n<> u<44> t<Module_common_item> p<45> c<43> l<3:3> el<3:31>
                n<> u<43> t<Initial_construct> p<44> c<42> l<3:3> el<3:31>
                  n<> u<42> t<Statement_or_null> p<43> c<41> l<3:11> el<3:31>
                    n<> u<41> t<Statement> p<42> c<40> l<3:11> el<3:31>
                      n<> u<40> t<Statement_item> p<41> c<39> l<3:11> el<3:31>
                        n<> u<39> t<Procedural_assertion_statement> p<40> c<38> l<3:11> el<3:31>
                          n<> u<38> t<Immediate_assertion_statement> p<39> c<37> l<3:11> el<3:31>
                            n<> u<37> t<Deferred_immediate_assertion_statement> p<38> c<36> l<3:11> el<3:31>
                              n<> u<36> t<Deferred_immediate_assert_statement> p<37> c<35> l<3:11> el<3:31>
                                n<#0> u<35> t<POUND_DELAY> p<36> s<32> l<3:19> el<3:21>
                                n<> u<32> t<Expression> p<36> c<26> s<34> l<3:23> el<3:29>
                                  n<> u<26> t<Expression> p<32> c<25> s<31> l<3:23> el<3:24>
                                    n<> u<25> t<Primary> p<26> c<24> l<3:23> el<3:24>
                                      n<> u<24> t<Primary_literal> p<25> c<23> l<3:23> el<3:24>
                                        n<a> u<23> t<STRING_CONST> p<24> l<3:23> el<3:24>
                                  n<> u<31> t<BinOp_Not> p<32> s<30> l<3:25> el<3:27>
                                  n<> u<30> t<Expression> p<32> c<29> l<3:28> el<3:29>
                                    n<> u<29> t<Primary> p<30> c<28> l<3:28> el<3:29>
                                      n<> u<28> t<Primary_literal> p<29> c<27> l<3:28> el<3:29>
                                        n<0> u<27> t<INT_CONST> p<28> l<3:28> el<3:29>
                                n<> u<34> t<Action_block> p<36> c<33> l<3:30> el<3:31>
                                  n<> u<33> t<Statement_or_null> p<34> l<3:30> el<3:31>
        n<> u<48> t<ENDMODULE> p<49> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
ImmediateAssert                                        1
Initial                                                1
LogicTypespec                                          1
LogicVar                                               1
Module                                                 2
Operation                                              1
RefObj                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_LogicVar: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:3, endln:2:8
      |vpiParent:
      \_LogicVar: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:8
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:2:13, endln:2:14
      |vpiParent:
      \_LogicVar: (work@top.a), line:2:9, endln:2:10
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
  |vpiReg:
  \_LogicVar: (work@top.a), line:2:9, endln:2:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
  |vpiImportTypespec:
  \_ImmediateAssert: , line:3:11, endln:3:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiIsDeferred:1
    |vpiExpr:
    \_Operation: , line:3:23, endln:3:29
      |vpiParent:
      \_Initial: , line:3:3, endln:3:31
      |vpiOpType:15
      |vpiOperand:
      \_RefObj: (work@top.a), line:3:23, endln:3:24
        |vpiParent:
        \_Operation: , line:3:23, endln:3:29
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicVar: (work@top.a), line:2:9, endln:2:10
      |vpiOperand:
      \_Constant: , line:3:28, endln:3:29
        |vpiParent:
        \_Operation: , line:3:23, endln:3:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:8
  |vpiImportTypespec:
  \_LogicVar: (work@top.a), line:2:9, endln:2:10
  |vpiDefName:work@top
  |vpiProcess:
  \_Initial: , line:3:3, endln:3:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_ImmediateAssert: , line:3:11, endln:3:31
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
