#ifndef __PD_CMIF_H__
#define __PD_CMIF_H__

#include "reg_access.h"
#include "c2k_base_addr_cmif.h"

#define CMIF_PD_REG_BASE                                              (CMIF_RAKE_PD_OFFSET)
#define CMIF_PMB_CTL                                                  (CMIF_PD_REG_BASE + 0x0000)
#define CMIF_PMB_TSTCTL                                               (CMIF_PD_REG_BASE + 0x0004)
#define CMIF_PMB_SNRBKOFF                                             (CMIF_PD_REG_BASE + 0x0008)
#define CMIF_PMB_REF_LLR_L_DBG                                        (CMIF_PD_REG_BASE + 0x000C)
#define CMIF_PMB_REF_LLR_H_DBG                                        (CMIF_PD_REG_BASE + 0x0010)
#define CMIF_PMB_LLR_L_DBG                                            (CMIF_PD_REG_BASE + 0x0014)
#define CMIF_PMB_LLR_H_DBG                                            (CMIF_PD_REG_BASE + 0x0018)
#define CMIF_PMB_SNR_IIR_DBG                                          (CMIF_PD_REG_BASE + 0x001C)
#define CMIF_PMB_AVG_SLOT01                                           (CMIF_PD_REG_BASE + 0x0020)
#define CMIF_PMB_AVG_SLOT23                                           (CMIF_PD_REG_BASE + 0x0024)
#define CMIF_PMB_AVG_SLOT4                                            (CMIF_PD_REG_BASE + 0x0028)
#define CMIF_PMB_DRC_DBG                                              (CMIF_PD_REG_BASE + 0x002C)
#define CMIF_PMB_MAX_SYM_DBG_L                                        (CMIF_PD_REG_BASE + 0x0030)
#define CMIF_PMB_LEN_DBG                                              (CMIF_PD_REG_BASE + 0x0034)
#define CMIF_PMB_MACINDX_DBG                                          (CMIF_PD_REG_BASE + 0x0038)
#define CMIF_PMB_THR_DBG_L                                            (CMIF_PD_REG_BASE + 0x003C)
#define CMIF_PMB_INTERLACE_DBG                                        (CMIF_PD_REG_BASE + 0x0040)
#define CMIF_PMB_MACINDX_DET_DBG                                      (CMIF_PD_REG_BASE + 0x0044)
#define CMIF_PMB_MAX_SYM_DBG_H                                        (CMIF_PD_REG_BASE + 0x0048)
#define CMIF_PMB_THR_DBG_H                                            (CMIF_PD_REG_BASE + 0x004C)
#define CMIF_PMB_SYMBOL_ADJ                                           (CMIF_PD_REG_BASE + 0x0050)
#define CMIF_PMB_ENB_PAMB_M                                           (CMIF_PD_REG_BASE + 0x0054)
#define CMIF_PMB_DB_VALUE_NEW                                         (CMIF_PD_REG_BASE + 0x0058)
#define CMIF_PMB_FN_PAMB_DAT                                          (CMIF_PD_REG_BASE + 0x005C)
#define CMIF_PMB_FN_PAMB_ABS                                          (CMIF_PD_REG_BASE + 0x0060)
#define CMIF_PMB_TH_I_PASS                                            (CMIF_PD_REG_BASE + 0x0064)
#define CMIF_PMB_SNRBKOFF_NEW                                         (CMIF_PD_REG_BASE + 0x0068)
#define CMIF_PMB_MODE                                                 (CMIF_PD_REG_BASE + 0x006C)
#define CMIF_PMB_SUP_MACINDEX                                         (CMIF_PD_REG_BASE + 0x0070)
#define CMIF_PMB_MAX_SNR_TH                                           (CMIF_PD_REG_BASE + 0x0074)
#define CMIF_PMB_FA_REJECT_CTRL                                       (CMIF_PD_REG_BASE + 0x0078)

#define M_CMIF_PMB_CTL_RD()                                           REG_READ(CMIF_PMB_CTL)
#define M_CMIF_PMB_TSTCTL_RD()                                        REG_READ(CMIF_PMB_TSTCTL)
#define M_CMIF_PMB_SNRBKOFF_RD()                                      REG_READ(CMIF_PMB_SNRBKOFF)
#define M_CMIF_PMB_REF_LLR_L_DBG_RD()                                 REG_READ(CMIF_PMB_REF_LLR_L_DBG)
#define M_CMIF_PMB_REF_LLR_H_DBG_RD()                                 REG_READ(CMIF_PMB_REF_LLR_H_DBG)
#define M_CMIF_PMB_LLR_L_DBG_RD()                                     REG_READ(CMIF_PMB_LLR_L_DBG)
#define M_CMIF_PMB_LLR_H_DBG_RD()                                     REG_READ(CMIF_PMB_LLR_H_DBG)
#define M_CMIF_PMB_SNR_IIR_DBG_RD()                                   REG_READ(CMIF_PMB_SNR_IIR_DBG)
#define M_CMIF_PMB_AVG_SLOT01_RD()                                    REG_READ(CMIF_PMB_AVG_SLOT01)
#define M_CMIF_PMB_AVG_SLOT23_RD()                                    REG_READ(CMIF_PMB_AVG_SLOT23)
#define M_CMIF_PMB_AVG_SLOT4_RD()                                     REG_READ(CMIF_PMB_AVG_SLOT4)
#define M_CMIF_PMB_DRC_DBG_RD()                                       REG_READ(CMIF_PMB_DRC_DBG)
#define M_CMIF_PMB_MAX_SYM_DBG_L_RD()                                 REG_READ(CMIF_PMB_MAX_SYM_DBG_L)
#define M_CMIF_PMB_LEN_DBG_RD()                                       REG_READ(CMIF_PMB_LEN_DBG)
#define M_CMIF_PMB_MACINDX_DBG_RD()                                   REG_READ(CMIF_PMB_MACINDX_DBG)
#define M_CMIF_PMB_THR_DBG_L_RD()                                     REG_READ(CMIF_PMB_THR_DBG_L)
#define M_CMIF_PMB_INTERLACE_DBG_RD()                                 REG_READ(CMIF_PMB_INTERLACE_DBG)
#define M_CMIF_PMB_MACINDX_DET_DBG_RD()                               REG_READ(CMIF_PMB_MACINDX_DET_DBG)
#define M_CMIF_PMB_MAX_SYM_DBG_H_RD()                                 REG_READ(CMIF_PMB_MAX_SYM_DBG_H)
#define M_CMIF_PMB_THR_DBG_H_RD()                                     REG_READ(CMIF_PMB_THR_DBG_H)
#define M_CMIF_PMB_SYMBOL_ADJ_RD()                                    REG_READ(CMIF_PMB_SYMBOL_ADJ)
#define M_CMIF_PMB_ENB_PAMB_M_RD()                                    REG_READ(CMIF_PMB_ENB_PAMB_M)
#define M_CMIF_PMB_DB_VALUE_NEW_RD()                                  REG_READ(CMIF_PMB_DB_VALUE_NEW)
#define M_CMIF_PMB_FN_PAMB_DAT_RD()                                   REG_READ(CMIF_PMB_FN_PAMB_DAT)
#define M_CMIF_PMB_FN_PAMB_ABS_RD()                                   REG_READ(CMIF_PMB_FN_PAMB_ABS)
#define M_CMIF_PMB_TH_I_PASS_RD()                                     REG_READ(CMIF_PMB_TH_I_PASS)
#define M_CMIF_PMB_SNRBKOFF_NEW_RD()                                  REG_READ(CMIF_PMB_SNRBKOFF_NEW)
#define M_CMIF_PMB_MODE_RD()                                          REG_READ(CMIF_PMB_MODE)
#define M_CMIF_PMB_SUP_MACINDEX_RD()                                  REG_READ(CMIF_PMB_SUP_MACINDEX)
#define M_CMIF_PMB_MAX_SNR_TH_RD()                                    REG_READ(CMIF_PMB_MAX_SNR_TH)
#define M_CMIF_PMB_FA_REJECT_CTRL_RD()                                REG_READ(CMIF_PMB_FA_REJECT_CTRL)

#define M_CMIF_PMB_CTL_WR(reg)                                        REG_WRITE(CMIF_PMB_CTL, reg)
#define M_CMIF_PMB_TSTCTL_WR(reg)                                     REG_WRITE(CMIF_PMB_TSTCTL, reg)
#define M_CMIF_PMB_SNRBKOFF_WR(reg)                                   REG_WRITE(CMIF_PMB_SNRBKOFF, reg)
#define M_CMIF_PMB_REF_LLR_L_DBG_WR(reg)                              REG_WRITE(CMIF_PMB_REF_LLR_L_DBG, reg)
#define M_CMIF_PMB_REF_LLR_H_DBG_WR(reg)                              REG_WRITE(CMIF_PMB_REF_LLR_H_DBG, reg)
#define M_CMIF_PMB_LLR_L_DBG_WR(reg)                                  REG_WRITE(CMIF_PMB_LLR_L_DBG, reg)
#define M_CMIF_PMB_LLR_H_DBG_WR(reg)                                  REG_WRITE(CMIF_PMB_LLR_H_DBG, reg)
#define M_CMIF_PMB_SNR_IIR_DBG_WR(reg)                                REG_WRITE(CMIF_PMB_SNR_IIR_DBG, reg)
#define M_CMIF_PMB_AVG_SLOT01_WR(reg)                                 REG_WRITE(CMIF_PMB_AVG_SLOT01, reg)
#define M_CMIF_PMB_AVG_SLOT23_WR(reg)                                 REG_WRITE(CMIF_PMB_AVG_SLOT23, reg)
#define M_CMIF_PMB_AVG_SLOT4_WR(reg)                                  REG_WRITE(CMIF_PMB_AVG_SLOT4, reg)
#define M_CMIF_PMB_DRC_DBG_WR(reg)                                    REG_WRITE(CMIF_PMB_DRC_DBG, reg)
#define M_CMIF_PMB_MAX_SYM_DBG_L_WR(reg)                              REG_WRITE(CMIF_PMB_MAX_SYM_DBG_L, reg)
#define M_CMIF_PMB_LEN_DBG_WR(reg)                                    REG_WRITE(CMIF_PMB_LEN_DBG, reg)
#define M_CMIF_PMB_MACINDX_DBG_WR(reg)                                REG_WRITE(CMIF_PMB_MACINDX_DBG, reg)
#define M_CMIF_PMB_THR_DBG_L_WR(reg)                                  REG_WRITE(CMIF_PMB_THR_DBG_L, reg)
#define M_CMIF_PMB_INTERLACE_DBG_WR(reg)                              REG_WRITE(CMIF_PMB_INTERLACE_DBG, reg)
#define M_CMIF_PMB_MACINDX_DET_DBG_WR(reg)                            REG_WRITE(CMIF_PMB_MACINDX_DET_DBG, reg)
#define M_CMIF_PMB_MAX_SYM_DBG_H_WR(reg)                              REG_WRITE(CMIF_PMB_MAX_SYM_DBG_H, reg)
#define M_CMIF_PMB_THR_DBG_H_WR(reg)                                  REG_WRITE(CMIF_PMB_THR_DBG_H, reg)
#define M_CMIF_PMB_SYMBOL_ADJ_WR(reg)                                 REG_WRITE(CMIF_PMB_SYMBOL_ADJ, reg)
#define M_CMIF_PMB_ENB_PAMB_M_WR(reg)                                 REG_WRITE(CMIF_PMB_ENB_PAMB_M, reg)
#define M_CMIF_PMB_DB_VALUE_NEW_WR(reg)                               REG_WRITE(CMIF_PMB_DB_VALUE_NEW, reg)
#define M_CMIF_PMB_FN_PAMB_DAT_WR(reg)                                REG_WRITE(CMIF_PMB_FN_PAMB_DAT, reg)
#define M_CMIF_PMB_FN_PAMB_ABS_WR(reg)                                REG_WRITE(CMIF_PMB_FN_PAMB_ABS, reg)
#define M_CMIF_PMB_TH_I_PASS_WR(reg)                                  REG_WRITE(CMIF_PMB_TH_I_PASS, reg)
#define M_CMIF_PMB_SNRBKOFF_NEW_WR(reg)                               REG_WRITE(CMIF_PMB_SNRBKOFF_NEW, reg)
#define M_CMIF_PMB_MODE_WR(reg)                                       REG_WRITE(CMIF_PMB_MODE, reg)
#define M_CMIF_PMB_SUP_MACINDEX_WR(reg)                               REG_WRITE(CMIF_PMB_SUP_MACINDEX, reg)
#define M_CMIF_PMB_MAX_SNR_TH_WR(reg)                                 REG_WRITE(CMIF_PMB_MAX_SNR_TH, reg)
#define M_CMIF_PMB_FA_REJECT_CTRL_WR(reg)                             REG_WRITE(CMIF_PMB_FA_REJECT_CTRL, reg)

#define CMIF_PMB_CTL_CC_DETECTION_EN_BIT_LSB                          (11)
#define CMIF_PMB_CTL_CC_DETECTION_EN_BIT_WIDTH                        (1)
#define CMIF_PMB_CTL_CC_DETECTION_EN_BIT_MASK                         ((UINT32) (((1<<CMIF_PMB_CTL_CC_DETECTION_EN_BIT_WIDTH)-1) << CMIF_PMB_CTL_CC_DETECTION_EN_BIT_LSB) )
#define CMIF_PMB_CTL_CC_DETECTION_EN_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PMB_CTL_CC_DETECTION_EN_BIT_LSB)
#define CMIF_PMB_CTL_CC_DETECTION_EN_FLD_RD()                         ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_CC_DETECTION_EN_BIT_MASK) >> CMIF_PMB_CTL_CC_DETECTION_EN_BIT_LSB)

#define CMIF_PMB_CTL_PMB_ENABLE_BIT_LSB                               (10)
#define CMIF_PMB_CTL_PMB_ENABLE_BIT_WIDTH                             (1)
#define CMIF_PMB_CTL_PMB_ENABLE_BIT_MASK                              ((UINT32) (((1<<CMIF_PMB_CTL_PMB_ENABLE_BIT_WIDTH)-1) << CMIF_PMB_CTL_PMB_ENABLE_BIT_LSB) )
#define CMIF_PMB_CTL_PMB_ENABLE_FLD_WR(reg, val)                      (reg |= (val) << CMIF_PMB_CTL_PMB_ENABLE_BIT_LSB)
#define CMIF_PMB_CTL_PMB_ENABLE_FLD_RD()                              ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_PMB_ENABLE_BIT_MASK) >> CMIF_PMB_CTL_PMB_ENABLE_BIT_LSB)

#define CMIF_PMB_CTL_DOF_BIT_LSB                                      (5)
#define CMIF_PMB_CTL_DOF_BIT_WIDTH                                    (5)
#define CMIF_PMB_CTL_DOF_BIT_MASK                                     ((UINT32) (((1<<CMIF_PMB_CTL_DOF_BIT_WIDTH)-1) << CMIF_PMB_CTL_DOF_BIT_LSB) )
#define CMIF_PMB_CTL_DOF_FLD_WR(reg, val)                             (reg |= (val) << CMIF_PMB_CTL_DOF_BIT_LSB)
#define CMIF_PMB_CTL_DOF_FLD_RD()                                     ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_DOF_BIT_MASK) >> CMIF_PMB_CTL_DOF_BIT_LSB)

#define CMIF_PMB_CTL_MU_ENABLE_BIT_LSB                                (4)
#define CMIF_PMB_CTL_MU_ENABLE_BIT_WIDTH                              (1)
#define CMIF_PMB_CTL_MU_ENABLE_BIT_MASK                               ((UINT32) (((1<<CMIF_PMB_CTL_MU_ENABLE_BIT_WIDTH)-1) << CMIF_PMB_CTL_MU_ENABLE_BIT_LSB) )
#define CMIF_PMB_CTL_MU_ENABLE_FLD_WR(reg, val)                       (reg |= (val) << CMIF_PMB_CTL_MU_ENABLE_BIT_LSB)
#define CMIF_PMB_CTL_MU_ENABLE_FLD_RD()                               ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_MU_ENABLE_BIT_MASK) >> CMIF_PMB_CTL_MU_ENABLE_BIT_LSB)

#define CMIF_PMB_CTL_IIR_SLOT_RST_BIT_LSB                             (3)
#define CMIF_PMB_CTL_IIR_SLOT_RST_BIT_WIDTH                           (1)
#define CMIF_PMB_CTL_IIR_SLOT_RST_BIT_MASK                            ((UINT32) (((1<<CMIF_PMB_CTL_IIR_SLOT_RST_BIT_WIDTH)-1) << CMIF_PMB_CTL_IIR_SLOT_RST_BIT_LSB) )
#define CMIF_PMB_CTL_IIR_SLOT_RST_FLD_WR(reg, val)                    (reg |= (val) << CMIF_PMB_CTL_IIR_SLOT_RST_BIT_LSB)
#define CMIF_PMB_CTL_IIR_SLOT_RST_FLD_RD()                            ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_IIR_SLOT_RST_BIT_MASK) >> CMIF_PMB_CTL_IIR_SLOT_RST_BIT_LSB)

#define CMIF_PMB_CTL_IIR_SNR_RST_BIT_LSB                              (2)
#define CMIF_PMB_CTL_IIR_SNR_RST_BIT_WIDTH                            (1)
#define CMIF_PMB_CTL_IIR_SNR_RST_BIT_MASK                             ((UINT32) (((1<<CMIF_PMB_CTL_IIR_SNR_RST_BIT_WIDTH)-1) << CMIF_PMB_CTL_IIR_SNR_RST_BIT_LSB) )
#define CMIF_PMB_CTL_IIR_SNR_RST_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PMB_CTL_IIR_SNR_RST_BIT_LSB)
#define CMIF_PMB_CTL_IIR_SNR_RST_FLD_RD()                             ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_IIR_SNR_RST_BIT_MASK) >> CMIF_PMB_CTL_IIR_SNR_RST_BIT_LSB)

#define CMIF_PMB_CTL_RST_BIT_LSB                                      (1)
#define CMIF_PMB_CTL_RST_BIT_WIDTH                                    (1)
#define CMIF_PMB_CTL_RST_BIT_MASK                                     ((UINT32) (((1<<CMIF_PMB_CTL_RST_BIT_WIDTH)-1) << CMIF_PMB_CTL_RST_BIT_LSB) )
#define CMIF_PMB_CTL_RST_FLD_WR(reg, val)                             (reg |= (val) << CMIF_PMB_CTL_RST_BIT_LSB)
#define CMIF_PMB_CTL_RST_FLD_RD()                                     ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_RST_BIT_MASK) >> CMIF_PMB_CTL_RST_BIT_LSB)

#define CMIF_PMB_CTL_REG_LOCK_BIT_LSB                                 (0)
#define CMIF_PMB_CTL_REG_LOCK_BIT_WIDTH                               (1)
#define CMIF_PMB_CTL_REG_LOCK_BIT_MASK                                ((UINT32) (((1<<CMIF_PMB_CTL_REG_LOCK_BIT_WIDTH)-1) << CMIF_PMB_CTL_REG_LOCK_BIT_LSB) )
#define CMIF_PMB_CTL_REG_LOCK_FLD_WR(reg, val)                        (reg |= (val) << CMIF_PMB_CTL_REG_LOCK_BIT_LSB)
#define CMIF_PMB_CTL_REG_LOCK_FLD_RD()                                ((M_CMIF_PMB_CTL_RD() & CMIF_PMB_CTL_REG_LOCK_BIT_MASK) >> CMIF_PMB_CTL_REG_LOCK_BIT_LSB)

#define CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_LSB                           (9)
#define CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_WIDTH                         (1)
#define CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_MASK                          ((UINT32) (((1<<CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_LSB) )
#define CMIF_PMB_TSTCTL_MASK_PMBDET_FLD_WR(reg, val)                  (reg |= (val) << CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_LSB)
#define CMIF_PMB_TSTCTL_MASK_PMBDET_FLD_RD()                          ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_MASK) >> CMIF_PMB_TSTCTL_MASK_PMBDET_BIT_LSB)

#define CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_LSB                   (8)
#define CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_WIDTH                 (1)
#define CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_MASK                  ((UINT32) (((1<<CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_LSB) )
#define CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_FLD_WR(reg, val)          (reg |= (val) << CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_LSB)
#define CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_FLD_RD()                  ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_MASK) >> CMIF_PMB_TSTCTL_DISABLE_RDY3_GATING_BIT_LSB)

#define CMIF_PMB_TSTCTL_DEBUG_EN_BIT_LSB                              (7)
#define CMIF_PMB_TSTCTL_DEBUG_EN_BIT_WIDTH                            (1)
#define CMIF_PMB_TSTCTL_DEBUG_EN_BIT_MASK                             ((UINT32) (((1<<CMIF_PMB_TSTCTL_DEBUG_EN_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_DEBUG_EN_BIT_LSB) )
#define CMIF_PMB_TSTCTL_DEBUG_EN_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PMB_TSTCTL_DEBUG_EN_BIT_LSB)
#define CMIF_PMB_TSTCTL_DEBUG_EN_FLD_RD()                             ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_DEBUG_EN_BIT_MASK) >> CMIF_PMB_TSTCTL_DEBUG_EN_BIT_LSB)

#define CMIF_PMB_TSTCTL_DET_LEN_BIT_LSB                               (2)
#define CMIF_PMB_TSTCTL_DET_LEN_BIT_WIDTH                             (5)
#define CMIF_PMB_TSTCTL_DET_LEN_BIT_MASK                              ((UINT32) (((1<<CMIF_PMB_TSTCTL_DET_LEN_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_DET_LEN_BIT_LSB) )
#define CMIF_PMB_TSTCTL_DET_LEN_FLD_WR(reg, val)                      (reg |= (val) << CMIF_PMB_TSTCTL_DET_LEN_BIT_LSB)
#define CMIF_PMB_TSTCTL_DET_LEN_FLD_RD()                              ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_DET_LEN_BIT_MASK) >> CMIF_PMB_TSTCTL_DET_LEN_BIT_LSB)

#define CMIF_PMB_TSTCTL_TST_EN_BIT_LSB                                (1)
#define CMIF_PMB_TSTCTL_TST_EN_BIT_WIDTH                              (1)
#define CMIF_PMB_TSTCTL_TST_EN_BIT_MASK                               ((UINT32) (((1<<CMIF_PMB_TSTCTL_TST_EN_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_TST_EN_BIT_LSB) )
#define CMIF_PMB_TSTCTL_TST_EN_FLD_WR(reg, val)                       (reg |= (val) << CMIF_PMB_TSTCTL_TST_EN_BIT_LSB)
#define CMIF_PMB_TSTCTL_TST_EN_FLD_RD()                               ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_TST_EN_BIT_MASK) >> CMIF_PMB_TSTCTL_TST_EN_BIT_LSB)

#define CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_LSB                            (0)
#define CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_WIDTH                          (1)
#define CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_MASK                           ((UINT32) (((1<<CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_WIDTH)-1) << CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_LSB) )
#define CMIF_PMB_TSTCTL_MEM_TST_EN_FLD_WR(reg, val)                   (reg |= (val) << CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_LSB)
#define CMIF_PMB_TSTCTL_MEM_TST_EN_FLD_RD()                           ((M_CMIF_PMB_TSTCTL_RD() & CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_MASK) >> CMIF_PMB_TSTCTL_MEM_TST_EN_BIT_LSB)

#define CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_LSB                            (0)
#define CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_WIDTH                          (8)
#define CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_MASK                           ((UINT32) (((1<<CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_WIDTH)-1) << CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_LSB) )
#define CMIF_PMB_SNRBKOFF_SNRBKOFF_FLD_WR(reg, val)                   (reg |= (val) << CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_LSB)
#define CMIF_PMB_SNRBKOFF_SNRBKOFF_FLD_RD()                           ((M_CMIF_PMB_SNRBKOFF_RD() & CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_MASK) >> CMIF_PMB_SNRBKOFF_SNRBKOFF_BIT_LSB)

#define CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_LSB                  (0)
#define CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_WIDTH                (16)
#define CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_MASK                 ((UINT32) (((1<<CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_WIDTH)-1) << CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_LSB) )
#define CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_FLD_WR(reg, val)         (reg |= (val) << CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_LSB)
#define CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_FLD_RD()                 ((M_CMIF_PMB_REF_LLR_L_DBG_RD() & CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_MASK) >> CMIF_PMB_REF_LLR_L_DBG_REF_LLR_L_DBG_BIT_LSB)

#define CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_LSB                  (0)
#define CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_WIDTH                (4)
#define CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_MASK                 ((UINT32) (((1<<CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_WIDTH)-1) << CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_LSB) )
#define CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_FLD_WR(reg, val)         (reg |= (val) << CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_LSB)
#define CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_FLD_RD()                 ((M_CMIF_PMB_REF_LLR_H_DBG_RD() & CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_MASK) >> CMIF_PMB_REF_LLR_H_DBG_REF_LLR_H_DBG_BIT_LSB)

#define CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_LSB                          (0)
#define CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_WIDTH                        (16)
#define CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_MASK                         ((UINT32) (((1<<CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_WIDTH)-1) << CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_LSB) )
#define CMIF_PMB_LLR_L_DBG_LLR_L_DBG_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_LSB)
#define CMIF_PMB_LLR_L_DBG_LLR_L_DBG_FLD_RD()                         ((M_CMIF_PMB_LLR_L_DBG_RD() & CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_MASK) >> CMIF_PMB_LLR_L_DBG_LLR_L_DBG_BIT_LSB)

#define CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_LSB                          (0)
#define CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_WIDTH                        (4)
#define CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_MASK                         ((UINT32) (((1<<CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_WIDTH)-1) << CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_LSB) )
#define CMIF_PMB_LLR_H_DBG_LLR_H_DBG_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_LSB)
#define CMIF_PMB_LLR_H_DBG_LLR_H_DBG_FLD_RD()                         ((M_CMIF_PMB_LLR_H_DBG_RD() & CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_MASK) >> CMIF_PMB_LLR_H_DBG_LLR_H_DBG_BIT_LSB)

#define CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_LSB                      (0)
#define CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_WIDTH                    (12)
#define CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_MASK                     ((UINT32) (((1<<CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_WIDTH)-1) << CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_LSB) )
#define CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_FLD_WR(reg, val)             (reg |= (val) << CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_LSB)
#define CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_FLD_RD()                     ((M_CMIF_PMB_SNR_IIR_DBG_RD() & CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_MASK) >> CMIF_PMB_SNR_IIR_DBG_SNR_IIR_DBG_BIT_LSB)

#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_LSB                        (8)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_WIDTH                      (8)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_WIDTH)-1) << CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_LSB) )
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_LSB)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_FLD_RD()                       ((M_CMIF_PMB_AVG_SLOT01_RD() & CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_MASK) >> CMIF_PMB_AVG_SLOT01_AVG_SLOT_1_BIT_LSB)

#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_LSB                        (0)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_WIDTH                      (8)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_WIDTH)-1) << CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_LSB) )
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_LSB)
#define CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_FLD_RD()                       ((M_CMIF_PMB_AVG_SLOT01_RD() & CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_MASK) >> CMIF_PMB_AVG_SLOT01_AVG_SLOT_0_BIT_LSB)

#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_LSB                        (8)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_WIDTH                      (8)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_WIDTH)-1) << CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_LSB) )
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_LSB)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_FLD_RD()                       ((M_CMIF_PMB_AVG_SLOT23_RD() & CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_MASK) >> CMIF_PMB_AVG_SLOT23_AVG_SLOT_3_BIT_LSB)

#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_LSB                        (0)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_WIDTH                      (8)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_WIDTH)-1) << CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_LSB) )
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_LSB)
#define CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_FLD_RD()                       ((M_CMIF_PMB_AVG_SLOT23_RD() & CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_MASK) >> CMIF_PMB_AVG_SLOT23_AVG_SLOT_2_BIT_LSB)

#define CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_LSB                         (0)
#define CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_WIDTH                       (8)
#define CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_MASK                        ((UINT32) (((1<<CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_WIDTH)-1) << CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_LSB) )
#define CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_FLD_WR(reg, val)                (reg |= (val) << CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_LSB)
#define CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_FLD_RD()                        ((M_CMIF_PMB_AVG_SLOT4_RD() & CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_MASK) >> CMIF_PMB_AVG_SLOT4_AVG_SLOT_4_BIT_LSB)

#define CMIF_PMB_DRC_DBG_DRC_DBG_BIT_LSB                              (0)
#define CMIF_PMB_DRC_DBG_DRC_DBG_BIT_WIDTH                            (4)
#define CMIF_PMB_DRC_DBG_DRC_DBG_BIT_MASK                             ((UINT32) (((1<<CMIF_PMB_DRC_DBG_DRC_DBG_BIT_WIDTH)-1) << CMIF_PMB_DRC_DBG_DRC_DBG_BIT_LSB) )
#define CMIF_PMB_DRC_DBG_DRC_DBG_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PMB_DRC_DBG_DRC_DBG_BIT_LSB)
#define CMIF_PMB_DRC_DBG_DRC_DBG_FLD_RD()                             ((M_CMIF_PMB_DRC_DBG_RD() & CMIF_PMB_DRC_DBG_DRC_DBG_BIT_MASK) >> CMIF_PMB_DRC_DBG_DRC_DBG_BIT_LSB)

#define CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_LSB                  (0)
#define CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_WIDTH                (16)
#define CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_MASK                 ((UINT32) (((1<<CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_WIDTH)-1) << CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_LSB) )
#define CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_FLD_WR(reg, val)         (reg |= (val) << CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_LSB)
#define CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_FLD_RD()                 ((M_CMIF_PMB_MAX_SYM_DBG_L_RD() & CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_MASK) >> CMIF_PMB_MAX_SYM_DBG_L_MAX_SYM_DBG_L_BIT_LSB)

#define CMIF_PMB_LEN_DBG_LEN_DBG_BIT_LSB                              (0)
#define CMIF_PMB_LEN_DBG_LEN_DBG_BIT_WIDTH                            (5)
#define CMIF_PMB_LEN_DBG_LEN_DBG_BIT_MASK                             ((UINT32) (((1<<CMIF_PMB_LEN_DBG_LEN_DBG_BIT_WIDTH)-1) << CMIF_PMB_LEN_DBG_LEN_DBG_BIT_LSB) )
#define CMIF_PMB_LEN_DBG_LEN_DBG_FLD_WR(reg, val)                     (reg |= (val) << CMIF_PMB_LEN_DBG_LEN_DBG_BIT_LSB)
#define CMIF_PMB_LEN_DBG_LEN_DBG_FLD_RD()                             ((M_CMIF_PMB_LEN_DBG_RD() & CMIF_PMB_LEN_DBG_LEN_DBG_BIT_MASK) >> CMIF_PMB_LEN_DBG_LEN_DBG_BIT_LSB)

#define CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_LSB                      (0)
#define CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_WIDTH                    (7)
#define CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_MASK                     ((UINT32) (((1<<CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_WIDTH)-1) << CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_LSB) )
#define CMIF_PMB_MACINDX_DBG_MACINDX_DBG_FLD_WR(reg, val)             (reg |= (val) << CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_LSB)
#define CMIF_PMB_MACINDX_DBG_MACINDX_DBG_FLD_RD()                     ((M_CMIF_PMB_MACINDX_DBG_RD() & CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_MASK) >> CMIF_PMB_MACINDX_DBG_MACINDX_DBG_BIT_LSB)

#define CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_LSB                          (0)
#define CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_WIDTH                        (16)
#define CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_MASK                         ((UINT32) (((1<<CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_WIDTH)-1) << CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_LSB) )
#define CMIF_PMB_THR_DBG_L_THR_DBG_L_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_LSB)
#define CMIF_PMB_THR_DBG_L_THR_DBG_L_FLD_RD()                         ((M_CMIF_PMB_THR_DBG_L_RD() & CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_MASK) >> CMIF_PMB_THR_DBG_L_THR_DBG_L_BIT_LSB)

#define CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_LSB                  (0)
#define CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_WIDTH                (2)
#define CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_MASK                 ((UINT32) (((1<<CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_WIDTH)-1) << CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_LSB) )
#define CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_FLD_WR(reg, val)         (reg |= (val) << CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_LSB)
#define CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_FLD_RD()                 ((M_CMIF_PMB_INTERLACE_DBG_RD() & CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_MASK) >> CMIF_PMB_INTERLACE_DBG_INTERLACE_DBG_BIT_LSB)

#define CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_LSB              (0)
#define CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_WIDTH            (7)
#define CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_MASK             ((UINT32) (((1<<CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_WIDTH)-1) << CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_LSB) )
#define CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_FLD_WR(reg, val)     (reg |= (val) << CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_LSB)
#define CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_FLD_RD()             ((M_CMIF_PMB_MACINDX_DET_DBG_RD() & CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_MASK) >> CMIF_PMB_MACINDX_DET_DBG_MACINDX_DET_DBG_BIT_LSB)

#define CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_LSB                  (0)
#define CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_WIDTH                (5)
#define CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_MASK                 ((UINT32) (((1<<CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_WIDTH)-1) << CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_LSB) )
#define CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_FLD_WR(reg, val)         (reg |= (val) << CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_LSB)
#define CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_FLD_RD()                 ((M_CMIF_PMB_MAX_SYM_DBG_H_RD() & CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_MASK) >> CMIF_PMB_MAX_SYM_DBG_H_MAX_SYM_DBG_H_BIT_LSB)

#define CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_LSB                          (0)
#define CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_WIDTH                        (4)
#define CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_MASK                         ((UINT32) (((1<<CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_WIDTH)-1) << CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_LSB) )
#define CMIF_PMB_THR_DBG_H_THR_DBG_H_FLD_WR(reg, val)                 (reg |= (val) << CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_LSB)
#define CMIF_PMB_THR_DBG_H_THR_DBG_H_FLD_RD()                         ((M_CMIF_PMB_THR_DBG_H_RD() & CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_MASK) >> CMIF_PMB_THR_DBG_H_THR_DBG_H_BIT_LSB)

#define CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_LSB                        (0)
#define CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_WIDTH                      (6)
#define CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_WIDTH)-1) << CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_LSB) )
#define CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_LSB)
#define CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_FLD_RD()                       ((M_CMIF_PMB_SYMBOL_ADJ_RD() & CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_MASK) >> CMIF_PMB_SYMBOL_ADJ_SYMBOL_ADJ_BIT_LSB)

#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_LSB                   (4)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_WIDTH                 (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_MASK                  ((UINT32) (((1<<CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_WIDTH)-1) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_LSB) )
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_FLD_WR(reg, val)          (reg |= (val) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_LSB)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_FLD_RD()                  ((M_CMIF_PMB_ENB_PAMB_M_RD() & CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_MASK) >> CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_1024_BIT_LSB)

#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_LSB                    (3)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_WIDTH                  (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_WIDTH)-1) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_LSB) )
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_LSB)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_FLD_RD()                   ((M_CMIF_PMB_ENB_PAMB_M_RD() & CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_MASK) >> CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_512_BIT_LSB)

#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_LSB                    (2)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_WIDTH                  (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_WIDTH)-1) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_LSB) )
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_LSB)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_FLD_RD()                   ((M_CMIF_PMB_ENB_PAMB_M_RD() & CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_MASK) >> CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_256_BIT_LSB)

#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_LSB                    (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_WIDTH                  (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_WIDTH)-1) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_LSB) )
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_LSB)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_FLD_RD()                   ((M_CMIF_PMB_ENB_PAMB_M_RD() & CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_MASK) >> CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_128_BIT_LSB)

#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_LSB                     (0)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_WIDTH                   (1)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_MASK                    ((UINT32) (((1<<CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_WIDTH)-1) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_LSB) )
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_FLD_WR(reg, val)            (reg |= (val) << CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_LSB)
#define CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_FLD_RD()                    ((M_CMIF_PMB_ENB_PAMB_M_RD() & CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_MASK) >> CMIF_PMB_ENB_PAMB_M_ENB_PAMB_M_64_BIT_LSB)

#define CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_LSB                    (0)
#define CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_WIDTH                  (12)
#define CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_WIDTH)-1) << CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_LSB) )
#define CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_LSB)
#define CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_FLD_RD()                   ((M_CMIF_PMB_DB_VALUE_NEW_RD() & CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_MASK) >> CMIF_PMB_DB_VALUE_NEW_DB_VALUE_NEW_BIT_LSB)

#define CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_LSB                      (0)
#define CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_WIDTH                    (16)
#define CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_MASK                     ((UINT32) (((1<<CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_WIDTH)-1) << CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_LSB) )
#define CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_FLD_WR(reg, val)             (reg |= (val) << CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_LSB)
#define CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_FLD_RD()                     ((M_CMIF_PMB_FN_PAMB_DAT_RD() & CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_MASK) >> CMIF_PMB_FN_PAMB_DAT_FN_PAMB_DAT_BIT_LSB)

#define CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_LSB                      (0)
#define CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_WIDTH                    (15)
#define CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_MASK                     ((UINT32) (((1<<CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_WIDTH)-1) << CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_LSB) )
#define CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_FLD_WR(reg, val)             (reg |= (val) << CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_LSB)
#define CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_FLD_RD()                     ((M_CMIF_PMB_FN_PAMB_ABS_RD() & CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_MASK) >> CMIF_PMB_FN_PAMB_ABS_FN_PAMB_ABS_BIT_LSB)

#define CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_LSB                       (5)
#define CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_WIDTH                     (1)
#define CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_MASK                      ((UINT32) (((1<<CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_WIDTH)-1) << CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_LSB) )
#define CMIF_PMB_TH_I_PASS_NEW_THR_PASS_FLD_WR(reg, val)              (reg |= (val) << CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_LSB)
#define CMIF_PMB_TH_I_PASS_NEW_THR_PASS_FLD_RD()                      ((M_CMIF_PMB_TH_I_PASS_RD() & CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_MASK) >> CMIF_PMB_TH_I_PASS_NEW_THR_PASS_BIT_LSB)

#define CMIF_PMB_TH_I_PASS_TH_I_BIT_LSB                               (0)
#define CMIF_PMB_TH_I_PASS_TH_I_BIT_WIDTH                             (5)
#define CMIF_PMB_TH_I_PASS_TH_I_BIT_MASK                              ((UINT32) (((1<<CMIF_PMB_TH_I_PASS_TH_I_BIT_WIDTH)-1) << CMIF_PMB_TH_I_PASS_TH_I_BIT_LSB) )
#define CMIF_PMB_TH_I_PASS_TH_I_FLD_WR(reg, val)                      (reg |= (val) << CMIF_PMB_TH_I_PASS_TH_I_BIT_LSB)
#define CMIF_PMB_TH_I_PASS_TH_I_FLD_RD()                              ((M_CMIF_PMB_TH_I_PASS_RD() & CMIF_PMB_TH_I_PASS_TH_I_BIT_MASK) >> CMIF_PMB_TH_I_PASS_TH_I_BIT_LSB)

#define CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_LSB                    (0)
#define CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_WIDTH                  (8)
#define CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_WIDTH)-1) << CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_LSB) )
#define CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_LSB)
#define CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_FLD_RD()                   ((M_CMIF_PMB_SNRBKOFF_NEW_RD() & CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_MASK) >> CMIF_PMB_SNRBKOFF_NEW_SNRBKOFF_NEW_BIT_LSB)

#define CMIF_PMB_MODE_MODE_BIT_LSB                                    (0)
#define CMIF_PMB_MODE_MODE_BIT_WIDTH                                  (2)
#define CMIF_PMB_MODE_MODE_BIT_MASK                                   ((UINT32) (((1<<CMIF_PMB_MODE_MODE_BIT_WIDTH)-1) << CMIF_PMB_MODE_MODE_BIT_LSB) )
#define CMIF_PMB_MODE_MODE_FLD_WR(reg, val)                           (reg |= (val) << CMIF_PMB_MODE_MODE_BIT_LSB)
#define CMIF_PMB_MODE_MODE_FLD_RD()                                   ((M_CMIF_PMB_MODE_RD() & CMIF_PMB_MODE_MODE_BIT_MASK) >> CMIF_PMB_MODE_MODE_BIT_LSB)

#define CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_LSB                    (0)
#define CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_WIDTH                  (8)
#define CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_MASK                   ((UINT32) (((1<<CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_WIDTH)-1) << CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_LSB) )
#define CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_FLD_WR(reg, val)           (reg |= (val) << CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_LSB)
#define CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_FLD_RD()                   ((M_CMIF_PMB_SUP_MACINDEX_RD() & CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_MASK) >> CMIF_PMB_SUP_MACINDEX_SUP_MACINDEX_BIT_LSB)

#define CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_LSB                        (0)
#define CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_WIDTH                      (8)
#define CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_MASK                       ((UINT32) (((1<<CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_WIDTH)-1) << CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_LSB) )
#define CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_FLD_WR(reg, val)               (reg |= (val) << CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_LSB)
#define CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_FLD_RD()                       ((M_CMIF_PMB_MAX_SNR_TH_RD() & CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_MASK) >> CMIF_PMB_MAX_SNR_TH_MAX_SNR_TH_BIT_LSB)

#define CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_LSB                      (8)
#define CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_WIDTH                    (8)
#define CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_MASK                     ((UINT32) (((1<<CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_WIDTH)-1) << CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_LSB) )
#define CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_FLD_WR(reg, val)             (reg |= (val) << CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_LSB)
#define CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_FLD_RD()                     ((M_CMIF_PMB_FA_REJECT_CTRL_RD() & CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_MASK) >> CMIF_PMB_FA_REJECT_CTRL_FA_COEFF_BIT_LSB)

#define CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_LSB                         (0)
#define CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_WIDTH                       (1)
#define CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_MASK                        ((UINT32) (((1<<CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_WIDTH)-1) << CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_LSB) )
#define CMIF_PMB_FA_REJECT_CTRL_FA_EN_FLD_WR(reg, val)                (reg |= (val) << CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_LSB)
#define CMIF_PMB_FA_REJECT_CTRL_FA_EN_FLD_RD()                        ((M_CMIF_PMB_FA_REJECT_CTRL_RD() & CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_MASK) >> CMIF_PMB_FA_REJECT_CTRL_FA_EN_BIT_LSB)

#endif /* __PD_CMIF_H__ */
