<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf33.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_I_L"></a><a name="subkey_I_L"></a>illegal <a href="../instruct32_hh/vc145.htm"><b>1</b></a> <a href="../instruct64_hh/6400292.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>illegal_operation_fault <a href="../instruct64_hh/6400192.htm"><b>1</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>2</b></a> <a href="../instruct64_hh/loadrs-operation.htm"><b>3</b></a> <a href="../instruct64_hh/itr-operation.htm"><b>4</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>5</b></a> <a href="../instruct64_hh/epc-operation.htm"><b>6</b></a> <a href="../instruct64_hh/cover-operation.htm"><b>7</b></a> <a href="../instruct64_hh/bsw-operation.htm"><b>8</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>9</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>10</b></a> <a href="../instruct64_hh/6400283.htm"><b>11</b></a> <a href="../instruct64_hh/6400279.htm"><b>12</b></a> <a href="../instruct64_hh/6400292.htm"><b>13</b></a> <a href="../instruct64_hh/6400377.htm"><b>14</b></a> <a href="../instruct64_hh/6400375.htm"><b>15</b></a> <a href="../instruct64_hh/6400141.htm"><b>16</b></a> <a href="../instruct64_hh/6400154.htm"><b>17</b></a> <a href="../instruct64_hh/6400164.htm"><b>18</b></a> <a href="../instruct64_hh/6400162.htm"><b>19</b></a> <a href="../instruct64_hh/6400160.htm"><b>20</b></a> <a href="../instruct64_hh/6400188.htm"><b>21</b></a> </nobr><br><nobr><a name="bms_I_M"></a><a name="subkey_I_M"></a>im <a href="../instruct32_hh/vc125.htm"><b>1</b></a> <a href="../instruct32_hh/vc90.htm"><b>2</b></a> <a href="../instruct32_hh/vc89.htm"><b>3</b></a> <a href="../instruct32_hh/vc148.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>image <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc268.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>imiss <a href="../Itanium2_HH/Events642/FE_LOST_BW.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/fe_bubble.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/ideal_be_lost_bw_due_to_fe.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>imm <a href="../instruct64_hh/brp-operation.htm"><b>1</b></a> <a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>2</b></a> <a href="../instruct64_hh/brl-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ssm_-_set_system_mask_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/rsm_-_reset_system_mask_instruction.htm"><b>5</b></a> <a href="../instruct64_hh/rsm-operation.htm"><b>6</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>7</b></a> <a href="../instruct64_hh/probe-operation.htm"><b>8</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>9</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>10</b></a> <a href="../Pentium4_HH/Lips/V_pipe.htm"><b>11</b></a> <a href="../instruct64_hh/6400297.htm"><b>12</b></a> <a href="../instruct64_hh/6400290.htm"><b>13</b></a> <a href="../instruct32_hh/vc234.htm"><b>14</b></a> <a href="../instruct32_hh/vc233.htm"><b>15</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>16</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>17</b></a> <a href="../instruct32_hh/vc258.htm"><b>18</b></a> <a href="../instruct32_hh/vc255.htm"><b>19</b></a> <a href="../instruct64_hh/6400136.htm"><b>20</b></a> <a href="../instruct64_hh/6400430.htm"><b>21</b></a> </nobr><br><nobr><a name="bm_I"></a>imm1 <a href="../instruct64_hh/6400170.htm"><b>1</b></a> <a href="../instruct64_hh/6400169.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>imm14 <a href="../instruct64_hh/6400139.htm"><b>1</b></a> <a href="../instruct64_hh/6400138.htm"><b>2</b></a> <a href="../instruct64_hh/6400137.htm"><b>3</b></a> <a href="../instruct64_hh/6400136.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>imm14_form <a href="../instruct64_hh/6400138.htm"><b>1</b></a> <a href="../instruct64_hh/6400137.htm"><b>2</b></a> <a href="../instruct64_hh/6400136.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>imm16 <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc36.htm"><b>2</b></a> <a href="../instruct32_hh/instruction.htm"><b>3</b></a> <a href="../instruct32_hh/vc6a.htm"><b>4</b></a> <a href="../instruct32_hh/vc80.htm"><b>5</b></a> <a href="../instruct32_hh/vc7a.htm"><b>6</b></a> <a href="../instruct32_hh/vc136.htm"><b>7</b></a> <a href="../instruct32_hh/vc12a.htm"><b>8</b></a> <a href="../instruct64_hh/6400302.htm"><b>9</b></a> <a href="../instruct32_hh/vc177.htm"><b>10</b></a> <a href="../instruct32_hh/vc216.htm"><b>11</b></a> <a href="../instruct32_hh/vc266.htm"><b>12</b></a> <a href="../instruct32_hh/vc284.htm"><b>13</b></a> <a href="../instruct32_hh/vc277.htm"><b>14</b></a> <a href="../instruct32_hh/vc313.htm"><b>15</b></a> <a href="../instruct32_hh/vc306.htm"><b>16</b></a> </nobr><br><nobr><a name="bm_I"></a>imm21 <a href="../instruct64_hh/brp_-_branch_predict_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/6400310.htm"><b>2</b></a> <a href="../instruct64_hh/6400157.htm"><b>3</b></a> <a href="../instruct64_hh/6400156.htm"><b>4</b></a> <a href="../instruct64_hh/6400155.htm"><b>5</b></a> <a href="../instruct64_hh/6400154.htm"><b>6</b></a> <a href="../instruct64_hh/6400146.htm"><b>7</b></a> <a href="../instruct64_hh/6400158.htm"><b>8</b></a> <a href="../instruct64_hh/6400186.htm"><b>9</b></a> <a href="../instruct64_hh/6400185.htm"><b>10</b></a> </nobr><br><nobr><a name="bm_I"></a>imm22 <a href="../instruct64_hh/6400297.htm"><b>1</b></a> <a href="../instruct64_hh/6400137.htm"><b>2</b></a> <a href="../instruct64_hh/6400136.htm"><b>3</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400136.htm"><b>imm22_form</b></a> <br><nobr><a name="bm_I"></a>imm24 <a href="../instruct64_hh/ssm_-_set_system_mask_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/rsm_-_reset_system_mask_instruction.htm"><b>2</b></a> <a href="../instruct64_hh/6400347.htm"><b>3</b></a> <a href="../instruct64_hh/6400346.htm"><b>4</b></a> <a href="../instruct64_hh/6400369.htm"><b>5</b></a> <a href="../instruct64_hh/6400368.htm"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400302.htm"><b>imm28</b></a> <br><nobr><a name="bm_I"></a>imm3 <a href="../xscinstruct_hh/TINSR.htm"><b>1</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>2</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>imm32 <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc36.htm"><b>2</b></a> <a href="../instruct32_hh/instruction.htm"><b>3</b></a> <a href="../instruct32_hh/vc6a.htm"><b>4</b></a> <a href="../instruct32_hh/vc7a.htm"><b>5</b></a> <a href="../instruct32_hh/vc136.htm"><b>6</b></a> <a href="../instruct32_hh/vc12a.htm"><b>7</b></a> <a href="../instruct32_hh/vc177.htm"><b>8</b></a> <a href="../instruct32_hh/vc216.htm"><b>9</b></a> <a href="../instruct32_hh/vc266.htm"><b>10</b></a> <a href="../instruct32_hh/vc284.htm"><b>11</b></a> <a href="../instruct32_hh/vc313.htm"><b>12</b></a> <a href="../instruct32_hh/vc306.htm"><b>13</b></a> </nobr><br><nobr><a name="bm_I"></a>imm44 <a href="../instruct64_hh/6400303.htm"><b>1</b></a> <a href="../instruct64_hh/6400302.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>imm60</b></a> <br><nobr><a name="bm_I"></a>imm62 <a href="../instruct64_hh/6400310.htm"><b>1</b></a> <a href="../instruct64_hh/6400156.htm"><b>2</b></a> <a href="../instruct64_hh/6400155.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>imm64 <a href="../instruct64_hh/6400307.htm"><b>1</b></a> <a href="../instruct64_hh/6400306.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>imm8 <a href="../instruct32_hh/vc328.htm"><b>1</b></a> <a href="../instruct32_hh/vc41.htm"><b>2</b></a> <a href="../instruct32_hh/vc40.htm"><b>3</b></a> <a href="../instruct32_hh/vc3a.htm"><b>4</b></a> <a href="../instruct32_hh/vc38.htm"><b>5</b></a> <a href="../instruct32_hh/vc37.htm"><b>6</b></a> <a href="../instruct32_hh/vc36.htm"><b>7</b></a> <a href="../instruct32_hh/instruction.htm"><b>8</b></a> <a href="../instruct32_hh/vc4a.htm"><b>9</b></a> <a href="../instruct32_hh/vc6a.htm"><b>10</b></a> <a href="../instruct32_hh/vc80.htm"><b>11</b></a> <a href="../instruct32_hh/vc7a.htm"><b>12</b></a> <a href="../instruct32_hh/vc140.htm"><b>13</b></a> <a href="../instruct32_hh/vc137.htm"><b>14</b></a> <a href="../instruct32_hh/vc136.htm"><b>15</b></a> <a href="../instruct32_hh/vc12a.htm"><b>16</b></a> <a href="../instruct64_hh/6400292.htm"><b>17</b></a> <a href="../instruct64_hh/6400291.htm"><b>18</b></a> <a href="../instruct64_hh/6400313.htm"><b>19</b></a> <a href="../instruct64_hh/6400312.htm"><b>20</b></a> <a href="../instruct32_hh/vc177.htm"><b>21</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>22</b></a> <a href="../instruct32_hh/vc216.htm"><b>23</b></a> <a href="../instruct32_hh/vc22a.htm"><b>24</b></a> <a href="../instruct32_hh/vc219.htm"><b>25</b></a> <a href="../instruct64_hh/6400367.htm"><b>26</b></a> <a href="../instruct64_hh/6400366.htm"><b>27</b></a> <a href="../instruct32_hh/vc23a.htm"><b>28</b></a> <a href="../instruct32_hh/vc234.htm"><b>29</b></a> <a href="../instruct32_hh/vc233.htm"><b>30</b></a> <a href="../instruct64_hh/6400386.htm"><b>31</b></a> <a href="../instruct64_hh/6400385.htm"><b>32</b></a> <a href="../instruct32_hh/vc259.htm"><b>33</b></a> <a href="../instruct32_hh/vc258.htm"><b>34</b></a> <a href="../instruct32_hh/vc257.htm"><b>35</b></a> <a href="../instruct32_hh/vc256.htm"><b>36</b></a> <a href="../instruct32_hh/vc255.htm"><b>37</b></a> <a href="../instruct32_hh/vc254.htm"><b>38</b></a> <a href="../instruct32_hh/vc253.htm"><b>39</b></a> <a href="../instruct32_hh/vc252.htm"><b>40</b></a> <a href="../instruct32_hh/vc251.htm"><b>41</b></a> <a href="../instruct32_hh/vc25.htm"><b>42</b></a> <a href="../instruct32_hh/vc24a.htm"><b>43</b></a> <a href="../instruct32_hh/vc270.htm"><b>44</b></a> <a href="../instruct32_hh/vc266.htm"><b>45</b></a> <a href="../instruct64_hh/6400145.htm"><b>46</b></a> <a href="../instruct64_hh/6400144.htm"><b>47</b></a> <a href="../instruct64_hh/6400143.htm"><b>48</b></a> <a href="../instruct64_hh/6400142.htm"><b>49</b></a> <a href="../instruct32_hh/vc284.htm"><b>50</b></a> <a href="../instruct32_hh/vc283.htm"><b>51</b></a> <a href="../instruct64_hh/6400170.htm"><b>52</b></a> <a href="../instruct64_hh/6400169.htm"><b>53</b></a> <a href="../instruct64_hh/6400164.htm"><b>54</b></a> <a href="../instruct64_hh/6400163.htm"><b>55</b></a> <a href="../instruct64_hh/6400162.htm"><b>56</b></a> <a href="../instruct64_hh/6400161.htm"><b>57</b></a> <a href="../instruct32_hh/vc293.htm"><b>58</b></a> <a href="../instruct32_hh/vc292.htm"><b>59</b></a> <a href="../instruct32_hh/vc291.htm"><b>60</b></a> <a href="../instruct32_hh/vc290.htm"><b>61</b></a> <a href="../instruct32_hh/vc313.htm"><b>62</b></a> <a href="../instruct32_hh/vc306.htm"><b>63</b></a> </nobr><br><nobr><a name="bm_I"></a>imm8_form <a href="../instruct64_hh/6400312.htm"><b>1</b></a> <a href="../instruct64_hh/6400366.htm"><b>2</b></a> <a href="../instruct64_hh/6400385.htm"><b>3</b></a> <a href="../instruct64_hh/6400144.htm"><b>4</b></a> <a href="../instruct64_hh/6400142.htm"><b>5</b></a> <a href="../instruct64_hh/6400164.htm"><b>6</b></a> <a href="../instruct64_hh/6400163.htm"><b>7</b></a> <a href="../instruct64_hh/6400162.htm"><b>8</b></a> <a href="../instruct64_hh/6400161.htm"><b>9</b></a> </nobr><br><nobr><a name="bm_I"></a>imm9 <a href="../instruct64_hh/6400285.htm"><b>1</b></a> <a href="../instruct64_hh/6400284.htm"><b>2</b></a> <a href="../instruct64_hh/6400281.htm"><b>3</b></a> <a href="../instruct64_hh/6400280.htm"><b>4</b></a> <a href="../instruct64_hh/6400279.htm"><b>5</b></a> <a href="../instruct64_hh/6400278.htm"><b>6</b></a> <a href="../instruct64_hh/6400365.htm"><b>7</b></a> <a href="../instruct64_hh/6400364.htm"><b>8</b></a> <a href="../instruct64_hh/6400363.htm"><b>9</b></a> <a href="../instruct64_hh/6400362.htm"><b>10</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400136.htm"><b>imm_14</b></a> <br><nobr><a name="bm_I"></a>imm_8 <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>imm_base_update <a href="../instruct64_hh/6400364.htm"><b>1</b></a> <a href="../instruct64_hh/6400362.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>imm_base_update_form <a href="../instruct64_hh/6400285.htm"><b>1</b></a> <a href="../instruct64_hh/6400284.htm"><b>2</b></a> <a href="../instruct64_hh/6400281.htm"><b>3</b></a> <a href="../instruct64_hh/6400280.htm"><b>4</b></a> <a href="../instruct64_hh/6400279.htm"><b>5</b></a> <a href="../instruct64_hh/6400278.htm"><b>6</b></a> <a href="../instruct64_hh/6400365.htm"><b>7</b></a> <a href="../instruct64_hh/6400364.htm"><b>8</b></a> <a href="../instruct64_hh/6400363.htm"><b>9</b></a> <a href="../instruct64_hh/6400362.htm"><b>10</b></a> </nobr><br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimm_disp.htm"><b>imm_disp</b></a> <br><nobr><a name="bm_I"></a>imm_form <a href="../instruct64_hh/6400170.htm"><b>1</b></a> <a href="../instruct64_hh/6400169.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>immediate <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>5</b></a> <a href="../instruct64_hh/6400137.htm"><b>6</b></a> <a href="../instruct64_hh/6400156.htm"><b>7</b></a> <a href="../instruct32_hh/vc277.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_I"></a>immediate_form <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/6400291.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>immh <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>1</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>2</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>imml <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).htm"><b>1</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).htm"><b>2</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>4</b></a> </nobr><br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimp_agi.htm"><b>imp_agi</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>imp_agi_u_pen</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>imp_agi_v_pen</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimp_flow_dep.htm"><b>imp_flow_dep</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsimp_output_dep.htm"><b>imp_output_dep</b></a> <br><nobr><a name="bm_I"></a>impl <a href="../Itanium2_HH/Events642/syll_overcount.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>impl_itir_cwi_mask</b></a> <br><a name="bm_I"></a><a href="../instruct64_hh/6400299.htm"><b>impl_maxgeneric_pmcpmd</b></a> <br><nobr><a name="bm_I"></a>implementation <a href="../instruct32_hh/vc109.htm"><b>1</b></a> <a href="../instruct32_hh/vc108.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>implementation_dependent_optimized_state</b></a> <br><nobr><a name="bm_I"></a>imul <a href="../Pentium4_HH/Lips/lipslatency.htm"><b>1</b></a> <a href="../instruct32_hh/vc136.htm"><b>2</b></a> <a href="../PentiumM_HH/LipsB/long_latency.htm"><b>3</b></a> </nobr><br><a name="bms_I_N"></a><a name="subkey_I_N"></a><a href="../instruct32_hh/vc291.htm"><b>inbits</b></a> <br><nobr><a name="bm_I"></a>inc <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsfp_doesnt_pair.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipslatency.htm"><b>4</b></a> <a href="../instruct32_hh/vc138.htm"><b>5</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>6</b></a> <a href="../Pentium4_HH/Lips/V_pipe.htm"><b>7</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc160.htm"><b>INC</b></a> <br><nobr><a name="bm_I"></a>inc3 <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400198.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>increment <a href="../xscinstruct_hh/INST_STRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>5</b></a> <a href="../instruct32_hh/vc246.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>7</b></a> </nobr><br><nobr><a name="bm_I"></a>incremented <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>3</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400201.htm"><b>increments</b></a> <br><a name="bm_I"></a><a href="../instruct64_hh/6400299.htm"><b>ind</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>independent</b></a> <br><nobr><a name="bm_I"></a>index <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct32_hh/vc149.htm"><b>3</b></a> <a href="../instruct32_hh/vc145.htm"><b>4</b></a> <a href="../instruct32_hh/vc177.htm"><b>5</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>6</b></a> <a href="../instruct32_hh/vc245.htm"><b>7</b></a> <a href="../instruct32_hh/vc26.htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>11</b></a> <a href="../instruct32_hh/vc277.htm"><b>12</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc46.htm"><b>Index</b></a> <br><a name="bm_I"></a><a href="../Reference_HH/About_Instruction_Sets.htm"><b>index_new</b></a> <br><nobr><a name="bm_I"></a>indexreg <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).htm"><b>2</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).htm"><b>3</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).htm"><b>4</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_3).htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_3).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Register_Offset_(AM_2).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>11</b></a> </nobr><br><nobr><a name="bm_I"></a>indicate <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct32_hh/vc149.htm"><b>3</b></a> <a href="../instruct32_hh/vc145.htm"><b>4</b></a> <a href="../instruct32_hh/vc26.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_I"></a>indicates <a href="../instruct32_hh/vc145.htm"><b>1</b></a> <a href="../instruct32_hh/vc26.htm"><b>2</b></a> <a href="../instruct64_hh/6400154.htm"><b>3</b></a> <a href="../instruct32_hh/vc277.htm"><b>4</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400298.htm"><b>indirect</b></a> <br><nobr><a name="bm_I"></a>indirect_form <a href="../instruct64_hh/brp_-_branch_predict_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/brp-operation.htm"><b>2</b></a> <a href="../instruct64_hh/6400154.htm"><b>3</b></a> <a href="../instruct64_hh/6400146.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>indwh <a href="../instruct64_hh/brp_-_branch_predict_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/brp-operation.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>ineax</b></a> <br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/inefficient_unaligned_load.htm"><b>inefficient_unaligned_load</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc46.htm"><b>inei</b></a> <br><nobr><a name="bm_I"></a>inequality <a href="../instruct32_hh/vc41.htm"><b>1</b></a> <a href="../instruct32_hh/vc40.htm"><b>2</b></a> <a href="../instruct32_hh/vc38.htm"><b>3</b></a> <a href="../instruct32_hh/vc37.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>infinity <a href="../instruct32_hh/vc127.htm"><b>1</b></a> <a href="../instruct32_hh/vc283.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>information <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc143.htm"><b>2</b></a> <a href="../instruct32_hh/vc140.htm"><b>3</b></a> <a href="../instruct32_hh/vc145.htm"><b>4</b></a> <a href="../instruct32_hh/vc26.htm"><b>5</b></a> <a href="../instruct32_hh/vc277.htm"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>INIT</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>init</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc46.htm"><b>Initial</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc113.htm"><b>initialize</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc46.htm"><b>input</b></a> <br><nobr><a name="bm_I"></a>ins <a href="../PentiumM_HH/EventsB/external_bus_i_o_bus_transactions.htm"><b>1</b></a> <a href="../instruct32_hh/vc139.htm"><b>2</b></a> <a href="../instruct32_hh/vc276.htm"><b>3</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc139.htm"><b>insb</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc139.htm"><b>insd</b></a> <br><a name="bm_I"></a><a href="../xscinstruct_hh/WZERO.htm"><b>insert</b></a> <br><a name="bm_I"></a><a href="../instruct64_hh/6400372.htm"><b>inst</b></a> <br><nobr><a name="bm_I"></a>inst_chka_ldc_alat <a href="../Itanium2_HH/Events642/INST_CHKA_LDC_ALAT.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/data_spec_miss_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>INST_CHKA_LDC_ALAT <a href="../ht_index.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../ht_index.htm"><b>INST_DISPERSED</b></a> <br><nobr><a name="bm_I"></a>inst_dispersed <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/about_instruction_dispersal_events.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>inst_failed_chka_ldc_alat <a href="../Itanium2_HH/Events642/INST_FAILED_CHKA_LDC_ALAT.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/data_spec_miss_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>3</b></a> </nobr><br><a name="bm_I"></a><a href="../ht_index.htm"><b>INST_FAILED_CHKA_LDC_ALAT</b></a> <br><a name="bm_I"></a><a href="../ht_index.htm"><b>INST_FAILED_CHKS_RETIRED</b></a> <br><nobr><a name="bm_I"></a>inst_failed_chks_retired <a href="../Itanium2_HH/Events642/INST_FAILED_CHKS_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/ctrl_spec_miss_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/about_instruction_execution_events.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>inst_fetch <a href="../Itanium2_HH/Events642/L3_READS.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/l3_inst_miss_ratio.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/l3_inst_hits.html"><b>3</b></a> <a href="../Itanium2_HH/ER642/l3_inst_references.html"><b>4</b></a> <a href="../Itanium2_HH/ER642/l3_inst_ratio.html"><b>5</b></a> <a href="../Itanium2_HH/ER642/l3_inst_misses.html"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../XScale_HH/XscEvents/Instruction_Executed_(0x7).htm"><b>instr_exec</b></a> <br><nobr><a name="bm_I"></a>instruction <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>2</b></a> <a href="../instruct32_hh/vc36.htm"><b>3</b></a> <a href="../instruct32_hh/operations.htm"><b>4</b></a> <a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>5</b></a> <a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.htm"><b>6</b></a> <a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.htm"><b>7</b></a> <a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.htm"><b>8</b></a> <a href="../instruct32_hh/vc105.htm"><b>9</b></a> <a href="../instruct32_hh/vc100.htm"><b>10</b></a> <a href="../instruct32_hh/vc69.htm"><b>11</b></a> <a href="../instruct32_hh/vc125.htm"><b>12</b></a> <a href="../instruct32_hh/vc123.htm"><b>13</b></a> <a href="../instruct32_hh/vc122.htm"><b>14</b></a> <a href="../instruct32_hh/vc118.htm"><b>15</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>16</b></a> <a href="../instruct32_hh/vc90.htm"><b>17</b></a> <a href="../instruct32_hh/vc89.htm"><b>18</b></a> <a href="../instruct32_hh/vc83.htm"><b>19</b></a> <a href="../instruct32_hh/vc143.htm"><b>20</b></a> <a href="../instruct32_hh/vc140.htm"><b>21</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>22</b></a> <a href="../instruct32_hh/vc96.htm"><b>23</b></a> <a href="../instruct32_hh/vc94.htm"><b>24</b></a> <a href="../instruct32_hh/vc93.htm"><b>25</b></a> <a href="../instruct32_hh/vc155.htm"><b>26</b></a> <a href="../instruct32_hh/vc147.htm"><b>27</b></a> <a href="../instruct32_hh/vc145.htm"><b>28</b></a> <a href="../instruct32_hh/vc163.htm"><b>29</b></a> <a href="../instruct32_hh/vc162.htm"><b>30</b></a> <a href="../instruct32_hh/vc187.htm"><b>31</b></a> <a href="../instruct32_hh/vc182.htm"><b>32</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>33</b></a> <a href="../instruct32_hh/vc199.htm"><b>34</b></a> <a href="../instruct32_hh/vc191.htm"><b>35</b></a> <a href="../instruct32_hh/vc190.htm"><b>36</b></a> <a href="../instruct32_hh/vc188.htm"><b>37</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>38</b></a> <a href="../instruct32_hh/vc203.htm"><b>39</b></a> <a href="../instruct32_hh/vc202.htm"><b>40</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>41</b></a> <a href="../instruct32_hh/vc230.htm"><b>42</b></a> <a href="../instruct32_hh/vc226.htm"><b>43</b></a> <a href="../instruct32_hh/vc225.htm"><b>44</b></a> <a href="../instruct32_hh/vc224.htm"><b>45</b></a> <a href="../instruct32_hh/vc223.htm"><b>46</b></a> <a href="../instruct32_hh/vc222.htm"><b>47</b></a> <a href="../instruct32_hh/vc221.htm"><b>48</b></a> <a href="../instruct64_hh/6400372.htm"><b>49</b></a> <a href="../instruct32_hh/vc244.htm"><b>50</b></a> <a href="../instruct32_hh/vc243.htm"><b>51</b></a> <a href="../instruct32_hh/vc242.htm"><b>52</b></a> <a href="../instruct32_hh/vc241.htm"><b>53</b></a> <a href="../instruct32_hh/vc240.htm"><b>54</b></a> <a href="../instruct32_hh/vc239.htm"><b>55</b></a> <a href="../instruct32_hh/vc238.htm"><b>56</b></a> <a href="../instruct32_hh/vc237.htm"><b>57</b></a> <a href="../instruct32_hh/vc236.htm"><b>58</b></a> <a href="../instruct32_hh/vc235.htm"><b>59</b></a> <a href="../instruct32_hh/vc234.htm"><b>60</b></a> <a href="../instruct32_hh/vc233.htm"><b>61</b></a> <a href="../instruct32_hh/vc232.htm"><b>62</b></a> <a href="../instruct32_hh/vc231.htm"><b>63</b></a> <a href="../instruct32_hh/vc259.htm"><b>64</b></a> <a href="../instruct32_hh/vc257.htm"><b>65</b></a> <a href="../instruct32_hh/vc256.htm"><b>66</b></a> <a href="../instruct32_hh/vc246.htm"><b>67</b></a> <a href="../instruct64_hh/6400141.htm"><b>68</b></a> <a href="../instruct32_hh/vc270.htm"><b>69</b></a> <a href="../instruct32_hh/vc27.htm"><b>70</b></a> <a href="../instruct32_hh/vc267.htm"><b>71</b></a> <a href="../instruct32_hh/vc265.htm"><b>72</b></a> <a href="../instruct32_hh/vc264.htm"><b>73</b></a> <a href="../instruct32_hh/vc263.htm"><b>74</b></a> <a href="../instruct32_hh/vc262.htm"><b>75</b></a> <a href="../instruct32_hh/vc261.htm"><b>76</b></a> <a href="../instruct32_hh/vc260.htm"><b>77</b></a> <a href="../instruct32_hh/vc26.htm"><b>78</b></a> <a href="../instruct64_hh/6400154.htm"><b>79</b></a> <a href="../instruct32_hh/vc288.htm"><b>80</b></a> <a href="../instruct32_hh/vc283.htm"><b>81</b></a> <a href="../instruct32_hh/vc277.htm"><b>82</b></a> <a href="../instruct32_hh/vc276.htm"><b>83</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400154.htm"><b>Instruction</b></a> <br><nobr><a name="bm_I"></a>instruction_form <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/itr-operation.htm"><b>2</b></a> <a href="../instruct64_hh/itc_-_insert_translation_cache_instruction.htm"><b>3</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>4</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.htm"><b>5</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>6</b></a> <a href="../instruct64_hh/6400361.htm"><b>7</b></a> <a href="../instruct64_hh/6400360.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_I"></a>instruction_serialize <a href="../instruct64_hh/6400493.htm"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>2</b></a> <a href="../instruct64_hh/6400361.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>instruction_synchronize <a href="../instruct64_hh/6400494.htm"><b>1</b></a> <a href="../instruct64_hh/6400373.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc26.htm"><b>InstructionPointer</b></a> <br><nobr><a name="bm_I"></a>instructions <a href="../calculating_cpi.htm"><b>1</b></a> <a href="../instruct64_hh/6400372.htm"><b>2</b></a> <a href="../instruct32_hh/vc250.htm"><b>3</b></a> <a href="../instruct32_hh/vc270.htm"><b>4</b></a> <a href="../PentiumM_HH/ERB/er_cycles_per_retired_instruction.html"><b>5</b></a> <a href="../instruct32_hh/vc283.htm"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>instructionsjg</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc139.htm"><b>insw</b></a> <br><nobr><a name="bm_I"></a>int <a href="../Itanium2_HH/Events642/INST_FAILED_CHKS_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKA_LDC_ALAT.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/INST_CHKA_LDC_ALAT.html"><b>3</b></a> <a href="../instruct32_hh/ra_mode_except.htm"><b>4</b></a> <a href="../instruct32_hh/vc60.htm"><b>5</b></a> <a href="../instruct32_hh/vc140.htm"><b>6</b></a> <a href="../instruct32_hh/vc148.htm"><b>7</b></a> <a href="../Pentium4_HH/Lips/possible_inefficient_conversion.htm"><b>8</b></a> <a href="../instruct32_hh/vc182.htm"><b>9</b></a> <a href="../instruct32_hh/vc195.htm"><b>10</b></a> <a href="../instruct32_hh/vc192.htm"><b>11</b></a> <a href="../instruct32_hh/vc240.htm"><b>12</b></a> <a href="../instruct32_hh/vc234.htm"><b>13</b></a> <a href="../instruct32_hh/vc233.htm"><b>14</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>15</b></a> <a href="../instruct32_hh/vc259.htm"><b>16</b></a> <a href="../instruct32_hh/vc258.htm"><b>17</b></a> <a href="../instruct32_hh/vc257.htm"><b>18</b></a> <a href="../instruct32_hh/vc256.htm"><b>19</b></a> <a href="../instruct32_hh/vc255.htm"><b>20</b></a> <a href="../instruct32_hh/vc254.htm"><b>21</b></a> <a href="../instruct32_hh/vc253.htm"><b>22</b></a> <a href="../instruct32_hh/vc252.htm"><b>23</b></a> <a href="../instruct32_hh/vc251.htm"><b>24</b></a> <a href="../instruct32_hh/vc249.htm"><b>25</b></a> <a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>26</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.htm"><b>27</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>28</b></a> <a href="../instruct32_hh/vc293.htm"><b>29</b></a> <a href="../instruct32_hh/vc292.htm"><b>30</b></a> </nobr><br><a name="bm_I"></a><a href="../Pentium4_HH/Lips/lipsint_fxch.htm"><b>int_fxch</b></a> <br><a name="bm_I"></a><a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>int_load</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comieq_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comieq_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comige_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comige_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comigt_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comigt_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comile_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comile_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comilt_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comilt_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc44.htm"><b>int_mm_comineq_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc45.htm"><b>int_mm_comineq_ss</b></a> <br><nobr><a name="bm_I"></a>int_mm_cvtsd_si32 <a href="../instruct32_hh/vc59.htm"><b>1</b></a> <a href="../instruct32_hh/vc57.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc62.htm"><b>int_mm_cvtss_si32</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc67.htm"><b>int_mm_cvttsd_si32</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc68.htm"><b>int_mm_cvttss_si32</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc233.htm"><b>int_mm_extract_pi16</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc240.htm"><b>int_mm_movemask_pi8</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc193.htm"><b>int_mm_movemask_ps</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomieq_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomieq_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomige_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomige_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomigt_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomigt_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomile_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomile_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomilt_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomilt_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc314.htm"><b>int_mm_ucomineq_sd</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc315.htm"><b>int_mm_ucomineq_ss</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc100.htm"><b>Integer</b></a> <br><nobr><a name="bm_I"></a>integer <a href="../instruct32_hh/vc109.htm"><b>1</b></a> <a href="../instruct32_hh/vc108.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>integer_form <a href="../instruct64_hh/6400283.htm"><b>1</b></a> <a href="../instruct64_hh/6400282.htm"><b>2</b></a> <a href="../instruct64_hh/6400281.htm"><b>3</b></a> <a href="../instruct64_hh/6400280.htm"><b>4</b></a> <a href="../instruct64_hh/6400365.htm"><b>5</b></a> <a href="../instruct64_hh/6400364.htm"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400194.htm"><b>integer_indefinite</b></a> <br><a name="bm_I"></a><a href="../instruct64_hh/6400233.htm"><b>integer_indefinite_32_bit</b></a> <br><nobr><a name="bm_I"></a>integers <a href="../xscinstruct_hh/INST_UMULL.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>intel <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>1</b></a> <a href="../instruct32_hh/about_em64t_instructions.htm"><b>2</b></a> <a href="../instruct32_hh/vc46.htm"><b>3</b></a> <a href="../instruct32_hh/operations.htm"><b>4</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>5</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>6</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>7</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.htm"><b>8</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.htm"><b>9</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.htm"><b>10</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.htm"><b>11</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.htm"><b>12</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.htm"><b>13</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>14</b></a> <a href="../instruct32_hh/vc159.htm"><b>15</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.htm"><b>16</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.htm"><b>17</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>18</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.htm"><b>19</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>20</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.htm"><b>21</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.htm"><b>22</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.htm"><b>23</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.htm"><b>24</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.htm"><b>25</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.htm"><b>26</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>27</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.htm"><b>28</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>29</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>30</b></a> <a href="../Reference_HH/inbma.htm"><b>31</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>32</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.htm"><b>33</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.htm"><b>34</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.htm"><b>35</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.htm"><b>36</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>37</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.htm"><b>38</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/about.htm"><b>39</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.htm"><b>40</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).htm"><b>41</b></a> <a href="../Pentium4_HH/ER4/about.htm"><b>42</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>43</b></a> <a href="../instruct64_hh/6400389.htm"><b>44</b></a> <a href="../Pentium4_HH/Events4/about.htm"><b>45</b></a> <a href="../instruct32_hh/vc270.htm"><b>46</b></a> <a href="../instruct32_hh/vc283.htm"><b>47</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct64_hh/6400150.htm"><b>Intel</b></a> <br><nobr><a name="bm_I"></a>intel287 <a href="../instruct32_hh/vc110.htm"><b>1</b></a> <a href="../instruct32_hh/vc108.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>intel386 <a href="../disclaimer.htm"><b>1</b></a> <a href="../instruct32_hh/vc159.htm"><b>2</b></a> <a href="../instruct32_hh/vc179.htm"><b>3</b></a> <a href="../instruct32_hh/vc288.htm"><b>4</b></a> <a href="../instruct32_hh/vc296.htm"><b>5</b></a> <a href="../instruct32_hh/vc295.htm"><b>6</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc99.htm"><b>intel387</b></a> <br><nobr><a name="bm_I"></a>Intel486 <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc120.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>intel486 <a href="../Pentium4_HH/Events4/self-modifying_code_clear.htm"><b>1</b></a> <a href="../instruct32_hh/vc325.htm"><b>2</b></a> <a href="../instruct32_hh/vc323.htm"><b>3</b></a> <a href="../disclaimer.htm"><b>4</b></a> <a href="../instruct32_hh/vc46.htm"><b>5</b></a> <a href="../instruct32_hh/vc42.htm"><b>6</b></a> <a href="../instruct32_hh/ra_mode_except.htm"><b>7</b></a> <a href="../instruct32_hh/vc113.htm"><b>8</b></a> <a href="../instruct32_hh/vc121.htm"><b>9</b></a> <a href="../instruct32_hh/vc119.htm"><b>10</b></a> <a href="../instruct32_hh/vc87.htm"><b>11</b></a> <a href="../instruct32_hh/vc142.htm"><b>12</b></a> <a href="../instruct32_hh/vc141.htm"><b>13</b></a> <a href="../instruct32_hh/vc99.htm"><b>14</b></a> <a href="../instruct32_hh/vc159.htm"><b>15</b></a> <a href="../instruct32_hh/vc179.htm"><b>16</b></a> <a href="../instruct32_hh/vc21a.htm"><b>17</b></a> <a href="../instruct32_hh/vc288.htm"><b>18</b></a> <a href="../instruct32_hh/vc279.htm"><b>19</b></a> <a href="../instruct32_hh/vc296.htm"><b>20</b></a> <a href="../instruct32_hh/vc295.htm"><b>21</b></a> </nobr><br><a name="bm_I"></a><a href="../disclaimer.htm"><b>intel740</b></a> <br><a name="bm_I"></a><a href="../disclaimer.htm"><b>inteldx2</b></a> <br><a name="bm_I"></a><a href="../disclaimer.htm"><b>inteldx4</b></a> <br><a name="bm_I"></a><a href="../disclaimer.htm"><b>intelsx2</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc140.htm"><b>inter</b></a> <br><a name="bm_I"></a><a href="../xscinstruct_hh/WZERO.htm"><b>intermediate</b></a> <br><nobr><a name="bm_I"></a>internalcaches <a href="../instruct32_hh/vc323.htm"><b>1</b></a> <a href="../instruct32_hh/vc141.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_I"></a>internet <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_4_processor.htm"><b>2</b></a> <a href="../Itanium2_HH/Lips642/itanium_processor.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>interrupt <a href="../instruct32_hh/vc140.htm"><b>1</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>2</b></a> <a href="../instruct32_hh/vc303.htm"><b>3</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc143.htm"><b>interrupted</b></a> <br><nobr><a name="bm_I"></a>interrupts <a href="../instruct32_hh/vc276.htm"><b>1</b></a> <a href="../instruct32_hh/vc311.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/ra_mode_except.htm"><b>intr</b></a> <br><a name="bm_I"></a><a href="../instruct32_hh/vc140.htm"><b>intra</b></a> <br><a name="bm_I"></a><a href="../Itanium2_HH/Events642/l2_l3access_cancel.html"><b>inv_l3_byp</b></a> <br><nobr><a name="bm_I"></a>invala <a href="../instruct64_hh/6400277.htm"><b>1</b></a> <a href="../instruct64_hh/6400276.htm"><b>2</b></a> <a href="../instruct64_hh/6400401.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_I"></a>invalid <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct32_hh/vc277.htm"><b>3</b></a> <a href="../instruct32_hh/vc316.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_I"></a>invd <a href="../instruct32_hh/vc323.htm"><b>1</b></a> <a href="../instruct32_hh/vc141.htm"><b>2</b></a> </nobr><br><a name="bm_I"></a><a href="../instruct32_hh/vc142.htm"><b>invlpg</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf35.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

