Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Oct 27 20:05:27 2025
| Host         : Nacho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.756        0.000                      0                  402        0.074        0.000                      0                  402        3.750        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.756        0.000                      0                  402        0.074        0.000                      0                  402        3.750        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/w_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.508ns (26.180%)  route 4.252ns (73.820%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  btn2_db_unit/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  btn2_db_unit/q_reg_reg[0]/Q
                         net (fo=5, routed)           1.107     6.777    btn2_db_unit/q_reg_reg_n_0_[0]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.152     6.929 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.815     7.743    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.326     8.069 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.801     8.870    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.152     9.022 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           1.005    10.027    uart_tx_unit/w_ptr_reg_reg[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.360    10.387 r  uart_tx_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.524    10.911    fifo_tx_unit/E[0]
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.855    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.413    14.667    fifo_tx_unit/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/w_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.508ns (26.180%)  route 4.252ns (73.820%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  btn2_db_unit/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  btn2_db_unit/q_reg_reg[0]/Q
                         net (fo=5, routed)           1.107     6.777    btn2_db_unit/q_reg_reg_n_0_[0]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.152     6.929 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.815     7.743    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.326     8.069 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.801     8.870    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.152     9.022 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           1.005    10.027    uart_tx_unit/w_ptr_reg_reg[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.360    10.387 r  uart_tx_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.524    10.911    fifo_tx_unit/E[0]
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.855    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.413    14.667    fifo_tx_unit/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/w_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.508ns (26.180%)  route 4.252ns (73.820%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  btn2_db_unit/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  btn2_db_unit/q_reg_reg[0]/Q
                         net (fo=5, routed)           1.107     6.777    btn2_db_unit/q_reg_reg_n_0_[0]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.152     6.929 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.815     7.743    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.326     8.069 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.801     8.870    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.152     9.022 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           1.005    10.027    uart_tx_unit/w_ptr_reg_reg[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.360    10.387 r  uart_tx_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.524    10.911    fifo_tx_unit/E[0]
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.855    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.413    14.667    fifo_tx_unit/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 btn2_db_unit/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/w_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.508ns (26.180%)  route 4.252ns (73.820%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.630     5.151    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  btn2_db_unit/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  btn2_db_unit/q_reg_reg[0]/Q
                         net (fo=5, routed)           1.107     6.777    btn2_db_unit/q_reg_reg_n_0_[0]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.152     6.929 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_4/O
                         net (fo=1, routed)           0.815     7.743    btn2_db_unit/array_reg_reg_0_15_0_5_i_4_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.326     8.069 f  btn2_db_unit/array_reg_reg_0_15_0_5_i_3/O
                         net (fo=1, routed)           0.801     8.870    btn2_db_unit/array_reg_reg_0_15_0_5_i_3_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.152     9.022 r  btn2_db_unit/array_reg_reg_0_15_0_5_i_2__0/O
                         net (fo=4, routed)           1.005    10.027    uart_tx_unit/w_ptr_reg_reg[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.360    10.387 r  uart_tx_unit/w_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.524    10.911    fifo_tx_unit/E[0]
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.855    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.413    14.667    fifo_tx_unit/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.354ns (23.741%)  route 4.349ns (76.259%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.661    10.842    operandoA
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.407    14.667    operandoA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.354ns (23.741%)  route 4.349ns (76.259%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.661    10.842    operandoA
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.407    14.667    operandoA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.354ns (23.741%)  route 4.349ns (76.259%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.661    10.842    operandoA
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.407    14.667    operandoA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.354ns (23.741%)  route 4.349ns (76.259%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.661    10.842    operandoA
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  operandoA_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDCE (Setup_fdce_C_CE)      -0.407    14.667    operandoA_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.354ns (24.346%)  route 4.207ns (75.654%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.519    10.701    operandoA
    SLICE_X1Y31          FDCE                                         r  operandoA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  operandoA_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.407    14.668    operandoA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operandoA_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.354ns (24.346%)  route 4.207ns (75.654%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=15, routed)          1.212     6.807    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRB0
    SLICE_X2Y25          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.959 f  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.819     7.778    fifo_rx_unit/D[2]
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.348     8.126 r  fifo_rx_unit/prev_opcode[7]_i_3/O
                         net (fo=1, routed)           0.433     8.558    fifo_rx_unit/prev_opcode[7]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.682 f  fifo_rx_unit/prev_opcode[7]_i_2/O
                         net (fo=3, routed)           0.442     9.124    fifo_rx_unit/prev_opcode[7]_i_2_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.248 r  fifo_rx_unit/operandoA[7]_i_2/O
                         net (fo=1, routed)           0.784    10.032    fifo_rx_unit/operandoA[7]_i_2_n_0
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150    10.182 r  fifo_rx_unit/operandoA[7]_i_1/O
                         net (fo=8, routed)           0.519    10.701    operandoA
    SLICE_X1Y31          FDCE                                         r  operandoA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  operandoA_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Setup_fdce_C_CE)      -0.407    14.668    operandoA_reg[7]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  3.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.378%)  route 0.258ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.258     1.873    fifo_tx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X2Y36          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y36          RAMS32                                       r  fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.799    fifo_tx_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.466    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    fifo_rx_unit/array_reg_reg_0_15_0_5/DIA0
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     1.977    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.625    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.213%)  route 0.297ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.583     1.466    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.297     1.904    fifo_rx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     1.977    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.788    fifo_rx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y30    codigoOperacion_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y30    codigoOperacion_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y29    codigoOperacion_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y29    operandoA_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 4.698ns (38.398%)  route 7.537ns (61.602%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          1.697     7.300    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.424 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.575     7.999    fifo_tx_unit/alu_output_OBUF[4]_inst_i_7_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.150     8.149 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.170     8.319    fifo_tx_unit/alu_output_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.326     8.645 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.475     9.120    alu/alu_output[4]_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.244 r  alu/alu_output_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.620    13.864    alu_output_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.382 r  alu_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.382    alu_output[4]
    P3                                                                r  alu_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.203ns  (logic 5.307ns (43.491%)  route 6.896ns (56.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  operandoB_reg[3]/Q
                         net (fo=8, routed)           1.153     6.818    alu/alu_output_OBUF[7]_inst_i_1_0[3]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  alu/temp0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.942    alu/temp0_carry_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.343 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.343    alu/temp0_carry_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.656 r  alu/temp0_carry__0/O[3]
                         net (fo=1, routed)           0.351     8.007    alu/data0[7]
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.306     8.313 r  alu/alu_output_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.444     8.757    alu/alu_output_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.124     8.881 r  alu/alu_output_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           4.949    13.829    alu_output_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.351 r  alu_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.351    alu_output[7]
    L1                                                                r  alu_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.189ns  (logic 5.282ns (43.338%)  route 6.906ns (56.662%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  operandoA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  operandoA_reg[2]/Q
                         net (fo=9, routed)           1.024     6.689    alu/Q[2]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.813 r  alu/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.813    alu/i__carry_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.193 r  alu/temp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.193    alu/temp0_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.516 r  alu/temp0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.792     8.308    alu/data1[5]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.306     8.614 r  alu/alu_output_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.454     9.068    alu/alu_output_OBUF[5]_inst_i_3_n_0
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.124     9.192 r  alu/alu_output_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.636    13.828    alu_output_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.335 r  alu_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.335    alu_output[5]
    N3                                                                r  alu_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.929ns  (logic 4.684ns (39.264%)  route 7.245ns (60.736%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  codigoOperacion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  codigoOperacion_reg[0]/Q
                         net (fo=31, routed)          1.697     7.300    fifo_tx_unit/alu_output_OBUF[3]_inst_i_1[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.424 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.575     7.999    fifo_tx_unit/alu_output_OBUF[4]_inst_i_7_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.150     8.149 f  fifo_tx_unit/alu_output_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.668     8.817    fifo_tx_unit/alu_output_OBUF[4]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.326     9.143 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.457     9.601    alu/alu_output[3]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.848    13.572    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    17.076 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.076    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.546ns  (logic 5.223ns (45.240%)  route 6.322ns (54.760%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  operandoB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  operandoB_reg[3]/Q
                         net (fo=8, routed)           1.153     6.818    alu/alu_output_OBUF[7]_inst_i_1_0[3]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  alu/temp0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.942    alu/temp0_carry_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.343 r  alu/temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.343    alu/temp0_carry_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.582 r  alu/temp0_carry__0/O[2]
                         net (fo=1, routed)           1.076     8.657    alu/data0[6]
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.302     8.959 f  alu/alu_output_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.151     9.111    alu/alu_output_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.235 r  alu/alu_output_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.943    13.178    alu_output_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.693 r  alu_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.693    alu_output[6]
    P1                                                                r  alu_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.048ns  (logic 5.001ns (45.267%)  route 6.047ns (54.733%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  operandoA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  operandoA_reg[0]/Q
                         net (fo=8, routed)           1.018     6.682    alu/Q[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.806 r  alu/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.806    alu/temp0_carry_i_4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.230 r  alu/temp0_carry/O[1]
                         net (fo=1, routed)           0.814     8.044    alu/data0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.303     8.347 f  alu/alu_output_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.551     8.898    alu/alu_output_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  alu/alu_output_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.664    12.686    alu_output_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.195 r  alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.195    alu_output[1]
    V3                                                                r  alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 5.140ns (46.580%)  route 5.895ns (53.420%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  operandoA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  operandoA_reg[0]/Q
                         net (fo=8, routed)           1.018     6.682    alu/Q[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.806 r  alu/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.806    alu/temp0_carry_i_4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.353 r  alu/temp0_carry/O[2]
                         net (fo=1, routed)           0.640     7.993    alu/data0[2]
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.302     8.295 r  alu/alu_output_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.563     8.858    alu/alu_output_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.982 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.675    12.656    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.182 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.182    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.229ns  (logic 4.816ns (47.081%)  route 5.413ns (52.919%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  operandoA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  operandoA_reg[0]/Q
                         net (fo=8, routed)           1.018     6.682    alu/Q[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124     6.806 r  alu/temp0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.806    alu/temp0_carry_i_4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.053 r  alu/temp0_carry/O[0]
                         net (fo=1, routed)           0.667     7.720    alu/data0[0]
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.019 r  alu/alu_output_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.011     9.029    alu/alu_output_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124     9.153 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.718    11.872    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.376 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.376    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.119ns (42.907%)  route 5.480ns (57.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.633     5.154    uart_tx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDSE                                         r  uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDSE (Prop_fdse_C_Q)         0.419     5.573 r  uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           5.480    11.054    tx_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.700    14.753 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.753    tx
    B15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 3.959ns (47.782%)  route 4.327ns (52.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.618     5.139    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDSE                                         r  fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.456     5.595 r  fifo_rx_unit/empty_reg_reg/Q
                         net (fo=8, routed)           4.327     9.922    rx_empty_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    13.425 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000    13.425    rx_empty
    A15                                                               r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.598ns (77.932%)  route 0.453ns (22.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.853 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.453     2.306    r_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.516 r  r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.516    r_data[3]
    V19                                                               r  r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.668ns (78.391%)  route 0.460ns (21.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.855 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/O
                         net (fo=6, routed)           0.460     2.315    r_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.278     3.593 r  r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.593    r_data[4]
    W18                                                               r  r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.669ns (78.445%)  route 0.459ns (21.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.859 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.459     2.318    r_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     3.593 r  r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.593    r_data[2]
    U19                                                               r  r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.593ns (69.329%)  route 0.705ns (30.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.851 r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/O
                         net (fo=6, routed)           0.705     2.556    r_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.763 r  r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.763    r_data[6]
    U14                                                               r  r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.660ns (70.801%)  route 0.685ns (29.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.855 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=6, routed)           0.685     2.540    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.270     3.810 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.810    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.602ns (67.096%)  route 0.785ns (32.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.851 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/O
                         net (fo=6, routed)           0.785     2.637    r_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.852 r  r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.852    r_data[5]
    U15                                                               r  r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.764ns (72.835%)  route 0.658ns (27.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.957 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           0.658     2.615    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     3.887 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.887    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.709ns (69.650%)  route 0.745ns (30.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.582     1.465    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.943 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/O
                         net (fo=6, routed)           0.745     2.688    r_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.918 r  r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.918    r_data[1]
    E19                                                               r  r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.345ns (54.799%)  route 1.110ns (45.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=5, routed)           1.110     2.726    tx_full_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.930 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.930    tx_full
    B16                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.436ns (55.970%)  route 1.130ns (44.030%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  operandoB_reg[0]/Q
                         net (fo=14, routed)          0.273     1.884    fifo_tx_unit/alu_output_OBUF[7]_inst_i_1[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.929 r  fifo_tx_unit/alu_output_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.052     1.981    alu/alu_output[0]_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045     2.026 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.805     2.831    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.036 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.036    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.713ns (24.396%)  route 5.309ns (75.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.630     6.283    btn1_db_unit/r_ptr_reg_reg[3]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  btn1_db_unit/r_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.616     7.022    fifo_rx_unit/r_ptr_reg_reg[3]_0
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.713ns (24.396%)  route 5.309ns (75.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.630     6.283    btn1_db_unit/r_ptr_reg_reg[3]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  btn1_db_unit/r_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.616     7.022    fifo_rx_unit/r_ptr_reg_reg[3]_0
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.713ns (24.396%)  route 5.309ns (75.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.630     6.283    btn1_db_unit/r_ptr_reg_reg[3]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  btn1_db_unit/r_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.616     7.022    fifo_rx_unit/r_ptr_reg_reg[3]_0
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/r_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.713ns (24.396%)  route 5.309ns (75.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.630     6.283    btn1_db_unit/r_ptr_reg_reg[3]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.407 r  btn1_db_unit/r_ptr_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.616     7.022    fifo_rx_unit/r_ptr_reg_reg[3]_0
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.533     6.822    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.533     6.822    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.533     6.822    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 1.713ns (25.113%)  route 5.109ns (74.887%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.533     6.822    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y24          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.803ns  (logic 1.713ns (25.181%)  route 5.090ns (74.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.515     6.803    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.803ns  (logic 1.713ns (25.181%)  route 5.090ns (74.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.064     5.529    uart_rx_unit/rx_IBUF
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.512     6.165    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.515     6.803    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.502     4.843    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y25          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/empty_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.210ns (24.663%)  route 0.640ns (75.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.640     0.850    fifo_rx_unit/SR[0]
    SLICE_X3Y25          FDSE                                         r  fifo_rx_unit/empty_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     1.977    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDSE                                         r  fifo_rx_unit/empty_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fifo_rx_unit/full_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.210ns (24.663%)  route 0.640ns (75.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.640     0.850    fifo_rx_unit/SR[0]
    SLICE_X3Y25          FDRE                                         r  fifo_rx_unit/full_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.850     1.977    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  fifo_rx_unit/full_reg_reg/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.267ns (31.020%)  route 0.593ns (68.980%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=4, routed)           0.593     0.815    btn1_db_unit/rd_uart_IBUF
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.045     0.860 r  btn1_db_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.860    btn1_db_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.852     1.979    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.270ns (31.260%)  route 0.593ns (68.740%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=4, routed)           0.593     0.815    btn1_db_unit/rd_uart_IBUF
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.048     0.863 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.863    btn1_db_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.852     1.979    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X3Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_unit/b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.210ns (23.015%)  route 0.701ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=132, routed)         0.701     0.910    uart_rx_unit/SR[0]
    SLICE_X3Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.851     1.978    uart_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  uart_rx_unit/b_reg_reg[5]/C





