Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ansel/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_path_
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ff_2bit
Compiling module xil_defaultlib.cond_checker
Compiling module xil_defaultlib.conditional_logic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
