<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p423" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_423{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_423{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_423{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_423{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_423{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_423{left:360px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_423{left:70px;bottom:439px;letter-spacing:0.13px;}
#t8_423{left:70px;bottom:418px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t9_423{left:70px;bottom:401px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_423{left:70px;bottom:384px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tb_423{left:70px;bottom:368px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_423{left:70px;bottom:351px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#td_423{left:70px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_423{left:70px;bottom:311px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_423{left:70px;bottom:294px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_423{left:70px;bottom:271px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#th_423{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_423{left:70px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_423{left:70px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_423{left:70px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tl_423{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_423{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tn_423{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#to_423{left:322px;bottom:1065px;letter-spacing:-0.09px;word-spacing:0.04px;}
#tp_423{left:322px;bottom:1050px;letter-spacing:-0.09px;}
#tq_423{left:368px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tr_423{left:368px;bottom:1050px;letter-spacing:-0.12px;}
#ts_423{left:368px;bottom:1034px;letter-spacing:-0.12px;}
#tt_423{left:443px;bottom:1065px;letter-spacing:-0.12px;}
#tu_423{left:443px;bottom:1050px;letter-spacing:-0.12px;}
#tv_423{left:443px;bottom:1034px;letter-spacing:-0.12px;}
#tw_423{left:522px;bottom:1065px;letter-spacing:-0.12px;}
#tx_423{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_423{left:75px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_423{left:322px;bottom:1011px;}
#t10_423{left:368px;bottom:1011px;letter-spacing:-0.14px;}
#t11_423{left:443px;bottom:1011px;letter-spacing:-0.13px;}
#t12_423{left:522px;bottom:1011px;letter-spacing:-0.11px;}
#t13_423{left:522px;bottom:995px;letter-spacing:-0.12px;}
#t14_423{left:522px;bottom:978px;letter-spacing:-0.11px;}
#t15_423{left:75px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_423{left:75px;bottom:938px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t17_423{left:322px;bottom:955px;}
#t18_423{left:368px;bottom:955px;letter-spacing:-0.11px;}
#t19_423{left:443px;bottom:955px;letter-spacing:-0.15px;}
#t1a_423{left:522px;bottom:955px;letter-spacing:-0.11px;}
#t1b_423{left:522px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_423{left:522px;bottom:921px;letter-spacing:-0.11px;}
#t1d_423{left:75px;bottom:898px;letter-spacing:-0.11px;}
#t1e_423{left:213px;bottom:905px;}
#t1f_423{left:75px;bottom:881px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_423{left:71px;bottom:666px;letter-spacing:-0.14px;}
#t1h_423{left:70px;bottom:647px;letter-spacing:-0.12px;}
#t1i_423{left:85px;bottom:630px;letter-spacing:-0.11px;}
#t1j_423{left:322px;bottom:898px;}
#t1k_423{left:368px;bottom:898px;letter-spacing:-0.11px;}
#t1l_423{left:443px;bottom:898px;letter-spacing:-0.14px;}
#t1m_423{left:522px;bottom:898px;letter-spacing:-0.11px;}
#t1n_423{left:522px;bottom:881px;letter-spacing:-0.12px;}
#t1o_423{left:522px;bottom:865px;letter-spacing:-0.11px;}
#t1p_423{left:75px;bottom:842px;letter-spacing:-0.11px;}
#t1q_423{left:213px;bottom:848px;}
#t1r_423{left:75px;bottom:825px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_423{left:322px;bottom:842px;}
#t1t_423{left:368px;bottom:842px;letter-spacing:-0.12px;}
#t1u_423{left:403px;bottom:848px;}
#t1v_423{left:443px;bottom:842px;letter-spacing:-0.14px;}
#t1w_423{left:522px;bottom:842px;letter-spacing:-0.11px;}
#t1x_423{left:522px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_423{left:522px;bottom:808px;letter-spacing:-0.11px;}
#t1z_423{left:75px;bottom:785px;letter-spacing:-0.12px;}
#t20_423{left:75px;bottom:768px;letter-spacing:-0.14px;}
#t21_423{left:322px;bottom:785px;}
#t22_423{left:368px;bottom:785px;letter-spacing:-0.11px;}
#t23_423{left:443px;bottom:785px;letter-spacing:-0.15px;}
#t24_423{left:523px;bottom:785px;letter-spacing:-0.11px;}
#t25_423{left:522px;bottom:768px;letter-spacing:-0.12px;}
#t26_423{left:522px;bottom:752px;letter-spacing:-0.11px;}
#t27_423{left:75px;bottom:729px;letter-spacing:-0.12px;}
#t28_423{left:75px;bottom:712px;letter-spacing:-0.14px;}
#t29_423{left:322px;bottom:729px;}
#t2a_423{left:368px;bottom:729px;letter-spacing:-0.12px;}
#t2b_423{left:403px;bottom:735px;}
#t2c_423{left:70px;bottom:610px;letter-spacing:-0.11px;}
#t2d_423{left:443px;bottom:729px;letter-spacing:-0.15px;}
#t2e_423{left:522px;bottom:729px;letter-spacing:-0.11px;}
#t2f_423{left:522px;bottom:712px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2g_423{left:522px;bottom:695px;letter-spacing:-0.11px;}
#t2h_423{left:91px;bottom:528px;letter-spacing:-0.15px;}
#t2i_423{left:160px;bottom:528px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2j_423{left:280px;bottom:528px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2k_423{left:434px;bottom:528px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2l_423{left:591px;bottom:528px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2m_423{left:745px;bottom:528px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2n_423{left:106px;bottom:503px;}
#t2o_423{left:183px;bottom:503px;letter-spacing:-0.12px;}
#t2p_423{left:269px;bottom:503px;letter-spacing:-0.13px;}
#t2q_423{left:425px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_423{left:612px;bottom:503px;letter-spacing:-0.12px;}
#t2s_423{left:766px;bottom:503px;letter-spacing:-0.15px;}
#t2t_423{left:106px;bottom:479px;}
#t2u_423{left:156px;bottom:479px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t2v_423{left:269px;bottom:479px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_423{left:425px;bottom:479px;letter-spacing:-0.12px;}
#t2x_423{left:612px;bottom:479px;letter-spacing:-0.11px;}
#t2y_423{left:766px;bottom:479px;letter-spacing:-0.13px;}

.s1_423{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_423{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_423{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_423{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_423{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_423{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_423{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_423{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_423{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts423" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg423Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg423" style="-webkit-user-select: none;"><object width="935" height="1210" data="423/423.svg" type="image/svg+xml" id="pdf423" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_423" class="t s1_423">CVTTSS2SI—Convert With Truncation Scalar Single Precision Floating-Point Value to Integer </span>
<span id="t2_423" class="t s2_423">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_423" class="t s1_423">Vol. 2A </span><span id="t4_423" class="t s1_423">3-313 </span>
<span id="t5_423" class="t s3_423">CVTTSS2SI—Convert With Truncation Scalar Single Precision Floating-Point Value to Integer </span>
<span id="t6_423" class="t s4_423">Instruction Operand Encoding </span>
<span id="t7_423" class="t s4_423">Description </span>
<span id="t8_423" class="t s5_423">Converts a single precision floating-point value in the source operand (the second operand) to a signed doubleword </span>
<span id="t9_423" class="t s5_423">integer (or signed quadword integer if operand size is 64 bits) in the destination operand (the first operand). The </span>
<span id="ta_423" class="t s5_423">source operand can be an XMM register or a 32-bit memory location. The destination operand is a general purpose </span>
<span id="tb_423" class="t s5_423">register. When the source operand is an XMM register, the single precision floating-point value is contained in the </span>
<span id="tc_423" class="t s5_423">low doubleword of the register. </span>
<span id="td_423" class="t s5_423">When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger </span>
<span id="te_423" class="t s5_423">than the maximum signed doubleword integer, the floating-point invalid exception is raised. If this exception is </span>
<span id="tf_423" class="t s5_423">masked, the indefinite integer value (80000000H or 80000000_00000000H if operand size is 64 bits) is returned. </span>
<span id="tg_423" class="t s5_423">Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See </span>
<span id="th_423" class="t s5_423">the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="ti_423" class="t s5_423">VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode. </span>
<span id="tj_423" class="t s5_423">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tk_423" class="t s5_423">Software should ensure VCVTTSS2SI is encoded with VEX.L=0. Encoding VCVTTSS2SI with VEX.L=1 may </span>
<span id="tl_423" class="t s5_423">encounter unpredictable behavior across different processor generations. </span>
<span id="tm_423" class="t s6_423">Opcode/ </span>
<span id="tn_423" class="t s6_423">Instruction </span>
<span id="to_423" class="t s6_423">Op / </span>
<span id="tp_423" class="t s6_423">En </span>
<span id="tq_423" class="t s6_423">64/32 bit </span>
<span id="tr_423" class="t s6_423">Mode </span>
<span id="ts_423" class="t s6_423">Support </span>
<span id="tt_423" class="t s6_423">CPUID </span>
<span id="tu_423" class="t s6_423">Feature </span>
<span id="tv_423" class="t s6_423">Flag </span>
<span id="tw_423" class="t s6_423">Description </span>
<span id="tx_423" class="t s7_423">F3 0F 2C /r </span>
<span id="ty_423" class="t s7_423">CVTTSS2SI r32, xmm1/m32 </span>
<span id="tz_423" class="t s7_423">A </span><span id="t10_423" class="t s7_423">V/V </span><span id="t11_423" class="t s7_423">SSE </span><span id="t12_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t13_423" class="t s7_423">xmm1/m32 to one signed doubleword integer in r32 </span>
<span id="t14_423" class="t s7_423">using truncation. </span>
<span id="t15_423" class="t s7_423">F3 REX.W 0F 2C /r </span>
<span id="t16_423" class="t s7_423">CVTTSS2SI r64, xmm1/m32 </span>
<span id="t17_423" class="t s7_423">A </span><span id="t18_423" class="t s7_423">V/N.E. </span><span id="t19_423" class="t s7_423">SSE </span><span id="t1a_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t1b_423" class="t s7_423">xmm1/m32 to one signed quadword integer in r64 </span>
<span id="t1c_423" class="t s7_423">using truncation. </span>
<span id="t1d_423" class="t s7_423">VEX.LIG.F3.0F.W0 2C /r </span>
<span id="t1e_423" class="t s8_423">1 </span>
<span id="t1f_423" class="t s7_423">VCVTTSS2SI r32, xmm1/m32 </span>
<span id="t1g_423" class="t s9_423">NOTES: </span>
<span id="t1h_423" class="t s7_423">1. Software should ensure VCVTTSS2SI is encoded with VEX.L=0. Encoding VCVTTSS2SI with VEX.L=1 may encounter unpredictable </span>
<span id="t1i_423" class="t s7_423">behavior across different processor generations. </span>
<span id="t1j_423" class="t s7_423">A </span><span id="t1k_423" class="t s7_423">V/V </span><span id="t1l_423" class="t s7_423">AVX </span><span id="t1m_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t1n_423" class="t s7_423">xmm1/m32 to one signed doubleword integer in r32 </span>
<span id="t1o_423" class="t s7_423">using truncation. </span>
<span id="t1p_423" class="t s7_423">VEX.LIG.F3.0F.W1 2C /r </span>
<span id="t1q_423" class="t s8_423">1 </span>
<span id="t1r_423" class="t s7_423">VCVTTSS2SI r64, xmm1/m32 </span>
<span id="t1s_423" class="t s7_423">A </span><span id="t1t_423" class="t s7_423">V/N.E. </span>
<span id="t1u_423" class="t s8_423">2 </span>
<span id="t1v_423" class="t s7_423">AVX </span><span id="t1w_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t1x_423" class="t s7_423">xmm1/m32 to one signed quadword integer in r64 </span>
<span id="t1y_423" class="t s7_423">using truncation. </span>
<span id="t1z_423" class="t s7_423">EVEX.LLIG.F3.0F.W0 2C /r </span>
<span id="t20_423" class="t s7_423">VCVTTSS2SI r32, xmm1/m32{sae} </span>
<span id="t21_423" class="t s7_423">B </span><span id="t22_423" class="t s7_423">V/V </span><span id="t23_423" class="t s7_423">AVX512F </span><span id="t24_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t25_423" class="t s7_423">xmm1/m32 to one signed doubleword integer in r32 </span>
<span id="t26_423" class="t s7_423">using truncation. </span>
<span id="t27_423" class="t s7_423">EVEX.LLIG.F3.0F.W1 2C /r </span>
<span id="t28_423" class="t s7_423">VCVTTSS2SI r64, xmm1/m32{sae} </span>
<span id="t29_423" class="t s7_423">B </span><span id="t2a_423" class="t s7_423">V/N.E. </span>
<span id="t2b_423" class="t s8_423">2 </span>
<span id="t2c_423" class="t s7_423">2. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used. </span>
<span id="t2d_423" class="t s7_423">AVX512F </span><span id="t2e_423" class="t s7_423">Convert one single precision floating-point value from </span>
<span id="t2f_423" class="t s7_423">xmm1/m32 to one signed quadword integer in r64 </span>
<span id="t2g_423" class="t s7_423">using truncation. </span>
<span id="t2h_423" class="t s6_423">Op/En </span><span id="t2i_423" class="t s6_423">Tuple Type </span><span id="t2j_423" class="t s6_423">Operand 1 </span><span id="t2k_423" class="t s6_423">Operand 2 </span><span id="t2l_423" class="t s6_423">Operand 3 </span><span id="t2m_423" class="t s6_423">Operand 4 </span>
<span id="t2n_423" class="t s7_423">A </span><span id="t2o_423" class="t s7_423">N/A </span><span id="t2p_423" class="t s7_423">ModRM:reg (w) </span><span id="t2q_423" class="t s7_423">ModRM:r/m (r) </span><span id="t2r_423" class="t s7_423">N/A </span><span id="t2s_423" class="t s7_423">N/A </span>
<span id="t2t_423" class="t s7_423">B </span><span id="t2u_423" class="t s7_423">Tuple1 Fixed </span><span id="t2v_423" class="t s7_423">ModRM:reg (w) </span><span id="t2w_423" class="t s7_423">ModRM:r/m (r) </span><span id="t2x_423" class="t s7_423">N/A </span><span id="t2y_423" class="t s7_423">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
