set_property SRC_FILE_INFO {cfile:/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc rfile:../../../../artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:/home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc rfile:../../../../artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc id:2} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_pblock Data_Processor
add_cells_to_pblock [get_pblocks Data_Processor] [get_cells -quiet [list data_processing_1]]
resize_pblock [get_pblocks Data_Processor] -add {SLICE_X136Y84:SLICE_X139Y85}
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL A5LUT [get_cells data_processing_1/inv4_inferred_i_1]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X137Y85 [get_cells data_processing_1/inv4_inferred_i_1]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL B6LUT [get_cells data_processing_1/inv1_inferred_i_1]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X137Y85 [get_cells data_processing_1/inv1_inferred_i_1]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL A6LUT [get_cells data_processing_1/inv2_inferred_i_1]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X139Y85 [get_cells data_processing_1/inv2_inferred_i_1]
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL D6LUT [get_cells data_processing_1/inv3_inferred_i_1]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X137Y85 [get_cells data_processing_1/inv3_inferred_i_1]
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL AFF [get_cells data_processing_1/normal_reg]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X136Y85 [get_cells data_processing_1/normal_reg]
set_property src_info {type:XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN R4 IOSTANDARD LVCMOS33} [get_ports clk]
set_property src_info {type:XDC file:2 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC T14 [get_cells {led_OBUF[0]_inst}]
set_property src_info {type:XDC file:2 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T14 IOSTANDARD LVCMOS25} [get_ports {led[0]}]
set_property src_info {type:XDC file:2 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC T15 [get_cells {led_OBUF[1]_inst}]
set_property src_info {type:XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T15 IOSTANDARD LVCMOS25} [get_ports {led[1]}]
set_property src_info {type:XDC file:2 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC T16 [get_cells {led_OBUF[2]_inst}]
set_property src_info {type:XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T16 IOSTANDARD LVCMOS25} [get_ports {led[2]}]
set_property src_info {type:XDC file:2 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC U16 [get_cells {led_OBUF[3]_inst}]
set_property src_info {type:XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS25} [get_ports {led[3]}]
set_property src_info {type:XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC V15 [get_cells {led_OBUF[4]_inst}]
set_property src_info {type:XDC file:2 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN V15 IOSTANDARD LVCMOS25} [get_ports {led[4]}]
set_property src_info {type:XDC file:2 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC W16 [get_cells {led_OBUF[5]_inst}]
set_property src_info {type:XDC file:2 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS25} [get_ports {led[5]}]
set_property src_info {type:XDC file:2 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC W15 [get_cells {led_OBUF[6]_inst}]
set_property src_info {type:XDC file:2 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS25} [get_ports {led[6]}]
set_property src_info {type:XDC file:2 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC Y13 [get_cells {led_OBUF[7]_inst}]
set_property src_info {type:XDC file:2 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN Y13 IOSTANDARD LVCMOS25} [get_ports {led[7]}]
set_property src_info {type:XDC file:2 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN AA19 IOSTANDARD LVCMOS33} [get_ports tx]
set_property src_info {type:XDC file:2 line:323 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_data_processing_2
resize_pblock [get_pblocks pblock_data_processing_2] -add {SLICE_X38Y0:SLICE_X39Y249}
set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_data_processing_2]
set_property src_info {type:XDC file:2 line:324 export:INPUT save:INPUT read:READ} [current_design]
add_cells_to_pblock [get_pblocks pblock_data_processing_2] [get_cells -quiet [list data_processing_2]]
set_property src_info {type:XDC file:2 line:327 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_uart_i
add_cells_to_pblock [get_pblocks pblock_uart_i] [get_cells -quiet [list uart_i]]
resize_pblock [get_pblocks pblock_uart_i] -add {SLICE_X78Y125:SLICE_X83Y127}
set_property src_info {type:XDC file:2 line:330 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_clockgen_i
add_cells_to_pblock [get_pblocks pblock_clockgen_i] [get_cells -quiet [list clockgen_i]]
resize_pblock [get_pblocks pblock_clockgen_i] -add {SLICE_X84Y125:SLICE_X87Y127}
set_property src_info {type:XDC file:2 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL A6LUT [get_cells data_processing_2/inv1_inferred_i_1]
set_property src_info {type:XDC file:2 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X154Y12 [get_cells data_processing_2/inv1_inferred_i_1]
set_property src_info {type:XDC file:2 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL B6LUT [get_cells data_processing_2/inv2_inferred_i_1]
set_property src_info {type:XDC file:2 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X154Y12 [get_cells data_processing_2/inv2_inferred_i_1]
set_property src_info {type:XDC file:2 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL C6LUT [get_cells data_processing_2/inv3_inferred_i_1]
set_property src_info {type:XDC file:2 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X154Y12 [get_cells data_processing_2/inv3_inferred_i_1]
set_property src_info {type:XDC file:2 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL D6LUT [get_cells data_processing_2/inv4_inferred_i_1]
set_property src_info {type:XDC file:2 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X154Y12 [get_cells data_processing_2/inv4_inferred_i_1]
set_property src_info {type:XDC file:2 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL A6LUT [get_cells data_processing_2/diff_i_1]
set_property src_info {type:XDC file:2 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X155Y12 [get_cells data_processing_2/diff_i_1]
set_property src_info {type:XDC file:2 line:347 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL BFF [get_cells data_processing_2/diff_reg]
set_property src_info {type:XDC file:2 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X155Y12 [get_cells data_processing_2/diff_reg]
set_property src_info {type:XDC file:2 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL A6LUT [get_cells data_inferred_i_1]
set_property src_info {type:XDC file:2 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X82Y128 [get_cells data_inferred_i_1]
set_property src_info {type:XDC file:2 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL AFF [get_cells data_processing_2/normal_reg]
set_property src_info {type:XDC file:2 line:389 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X154Y12 [get_cells data_processing_2/normal_reg]
set_property src_info {type:XDC file:2 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property BEL AFF [get_cells data_processing_2/fast_reg]
set_property src_info {type:XDC file:2 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X155Y12 [get_cells data_processing_2/fast_reg]
