<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PLL" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2024 10 27 17:48:14.095" version="5.8" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="PLL.lpc" type="lpc" modified="2024 10 27 17:48:11.173"/>
		<File name="PLL.v" type="top_level_verilog" modified="2024 10 27 17:48:11.251"/>
		<File name="PLL_tmpl.v" type="template_verilog" modified="2024 10 27 17:48:11.251"/>
  </Package>
</DiamondModule>
