ARM GAS  /tmp/ccZrksku.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.FMC_NORSRAMDeInit,"ax",%progbits
  20              		.align	1
  21              		.global	FMC_NORSRAMDeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	FMC_NORSRAMDeInit:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c"
   1:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
   2:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @file    stm32f4xx_fmc.c
   4:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @version V1.6.1
   6:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @date    21-October-2015
   7:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          functionalities of the FMC peripheral:           
   9:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with NAND memories
  11:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with 16-bit PC Card compatible memories 
  12:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interface with SDRAM memories    
  13:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           + Interrupts and flags management   
  14:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *           
  15:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  16:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @attention
  17:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  18:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
  19:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  20:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  21:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * You may not use this file except in compliance with the License.
  22:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * You may obtain a copy of the License at:
  23:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  24:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  25:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  26:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * Unless required by applicable law or agreed to in writing, software 
  27:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  28:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  29:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * See the License for the specific language governing permissions and
ARM GAS  /tmp/ccZrksku.s 			page 2


  30:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * limitations under the License.
  31:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  32:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ******************************************************************************
  33:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  34:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  35:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Includes ------------------------------------------------------------------*/
  36:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_fmc.h"
  37:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #include "stm32f4xx_rcc.h"
  38:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  39:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  40:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  41:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  42:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  43:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC 
  44:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief FMC driver modules
  45:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  46:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */ 
  47:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  48:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  49:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** const FMC_NORSRAMTimingInitTypeDef FMC_DefaultTimingStruct = {0x0F, /* FMC_AddressSetupTime */
  50:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_AddressHoldTime */
  51:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0xFF, /* FMC_DataSetupTime */
  52:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_BusTurnAroundDuration */
  53:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_CLKDivision */
  54:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               0x0F, /* FMC_DataLatency */
  55:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               FMC_AccessMode_A /* FMC_AccessMode */
  56:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                                                               };
  57:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* --------------------- FMC registers bit mask ---------------------------- */
  58:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC BCRx Mask */
  59:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_SET              ((uint32_t)0x00000001)
  60:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_MBKEN_RESET            ((uint32_t)0x000FFFFE)
  61:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define BCR_FACCEN_SET             ((uint32_t)0x00000040)
  62:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  63:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC PCRx Mask */
  64:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_SET              ((uint32_t)0x00000004)
  65:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_PBKEN_RESET            ((uint32_t)0x000FFFFB)
  66:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_SET              ((uint32_t)0x00000040)
  67:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_ECCEN_RESET            ((uint32_t)0x000FFFBF)
  68:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define PCR_MEMORYTYPE_NAND        ((uint32_t)0x00000008)
  69:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  70:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCRx write protection Mask*/
  71:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCR_WriteProtection_RESET ((uint32_t)0x00007DFF) 
  72:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  73:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* FMC SDCMR Mask*/
  74:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_RESET           ((uint32_t)0x003FFFEF)
  75:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB2_RESET           ((uint32_t)0x003FFFF7)
  76:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** #define SDCMR_CTB1_2_RESET         ((uint32_t)0x003FFFE7)
  77:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  78:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private macro -------------------------------------------------------------*/
  79:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private variables ---------------------------------------------------------*/
  80:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  81:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /* Private functions ---------------------------------------------------------*/
  82:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  83:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Private_Functions
  84:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
  85:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
  86:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZrksku.s 			page 3


  87:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group1 NOR/SRAM Controller functions
  88:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NOR/SRAM Controller functions 
  89:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
  90:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
  91:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
  92:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NOR and SRAM Controller functions #####
  93:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
  94:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
  95:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..] The following sequence should be followed to configure the FMC to interface
  96:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       with SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  97:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
  98:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Enable the clock for the FMC and associated GPIOs using the following functions:
  99:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) FMC pins configuration 
 103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
 104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
 106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Declare a FMC_NORSRAMInitTypeDef structure, for example:
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInitTypeDef  FMC_NORSRAMInitStructure;
 110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NORSRAMInitStructure variable with the allowed values of
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Initialize the NOR/SRAM Controller by calling the function
 114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMInit(&FMC_NORSRAMInitStructure); 
 115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) Then enable the NOR/SRAM Bank, for example:
 117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_NORSRAMCmd(FMC_Bank1_NORSRAM2, ENABLE);  
 118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    (#) At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NOR/SRAM Banks registers to their default 
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *   reset values.
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMDeInit(uint32_t FMC_Bank)
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  30              		.loc 1 137 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
ARM GAS  /tmp/ccZrksku.s 			page 4


 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
  35              		.loc 1 139 3 view .LVU1
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM1 */
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank1_NORSRAM1)
  36              		.loc 1 142 3 view .LVU2
  37              		.loc 1 142 5 is_stmt 0 view .LVU3
  38 0000 0346     		mov	r3, r0
  39 0002 88B9     		cbnz	r0, .L2
 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030DB;    
  40              		.loc 1 144 5 is_stmt 1 view .LVU4
  41              		.loc 1 144 31 is_stmt 0 view .LVU5
  42 0004 4FF02042 		mov	r2, #-1610612736
  43 0008 43F2DB01 		movw	r1, #12507
  44 000c 42F82010 		str	r1, [r2, r0, lsl #2]
  45              	.L3:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank1_NORSRAM2,  FMC_Bank1_NORSRAM3 or FMC_Bank1_NORSRAM4 */
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {   
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] = 0x000030D2; 
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_Bank + 1] = 0x0FFFFFFF;
  46              		.loc 1 151 3 is_stmt 1 view .LVU6
  47              		.loc 1 151 28 is_stmt 0 view .LVU7
  48 0010 581C     		adds	r0, r3, #1
  49              	.LVL1:
  50              		.loc 1 151 33 view .LVU8
  51 0012 6FF07042 		mvn	r2, #-268435456
  52 0016 4FF02041 		mov	r1, #-1610612736
  53 001a 41F82020 		str	r2, [r1, r0, lsl #2]
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1E->BWTR[FMC_Bank] = 0x0FFFFFFF;  
  54              		.loc 1 152 3 is_stmt 1 view .LVU9
  55              		.loc 1 152 30 is_stmt 0 view .LVU10
  56 001e 9B00     		lsls	r3, r3, #2
  57              	.LVL2:
  58              		.loc 1 152 30 view .LVU11
  59 0020 0B44     		add	r3, r3, r1
  60 0022 C3F80421 		str	r2, [r3, #260]
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
  61              		.loc 1 153 1 view .LVU12
  62 0026 7047     		bx	lr
  63              	.LVL3:
  64              	.L2:
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
  65              		.loc 1 149 5 is_stmt 1 view .LVU13
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
  66              		.loc 1 149 31 is_stmt 0 view .LVU14
  67 0028 4FF02042 		mov	r2, #-1610612736
  68 002c 43F2D201 		movw	r1, #12498
  69 0030 42F82010 		str	r1, [r2, r0, lsl #2]
  70 0034 ECE7     		b	.L3
  71              		.cfi_endproc
  72              	.LFE123:
  74              		.section	.text.FMC_NORSRAMInit,"ax",%progbits
  75              		.align	1
ARM GAS  /tmp/ccZrksku.s 			page 5


  76              		.global	FMC_NORSRAMInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	FMC_NORSRAMInit:
  82              	.LVL4:
  83              	.LFB124:
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NOR/SRAM Banks according to the specified
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_NORSRAMInitStruct.
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct : pointer to a FMC_NORSRAMInitTypeDef structure
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC NOR/SRAM 
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
  84              		.loc 1 164 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89              		.loc 1 164 1 is_stmt 0 view .LVU16
  90 0000 30B4     		push	{r4, r5}
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 4, -8
  93              		.cfi_offset 5, -4
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0, tmpbcr = 0, tmpbwr = 0;
  94              		.loc 1 165 3 is_stmt 1 view .LVU17
  95              	.LVL5:
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_NORSRAMInitStruct->FMC_Bank));
  96              		.loc 1 168 3 view .LVU18
 169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MUX(FMC_NORSRAMInitStruct->FMC_DataAddressMux));
  97              		.loc 1 169 3 view .LVU19
 170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MEMORY(FMC_NORSRAMInitStruct->FMC_MemoryType));
  98              		.loc 1 170 3 view .LVU20
 171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(FMC_NORSRAMInitStruct->FMC_MemoryDataWidth));
  99              		.loc 1 171 3 view .LVU21
 172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_BURSTMODE(FMC_NORSRAMInitStruct->FMC_BurstAccessMode));
 100              		.loc 1 172 3 view .LVU22
 173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity));
 101              		.loc 1 173 3 view .LVU23
 174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRAP_MODE(FMC_NORSRAMInitStruct->FMC_WrapMode));
 102              		.loc 1 174 3 view .LVU24
 175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(FMC_NORSRAMInitStruct->FMC_WaitSignalActive));
 103              		.loc 1 175 3 view .LVU25
 176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(FMC_NORSRAMInitStruct->FMC_WriteOperation));
 104              		.loc 1 176 3 view .LVU26
 177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(FMC_NORSRAMInitStruct->FMC_WaitSignal));
 105              		.loc 1 177 3 view .LVU27
 178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(FMC_NORSRAMInitStruct->FMC_ExtendedMode));
 106              		.loc 1 178 3 view .LVU28
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(FMC_NORSRAMInitStruct->FMC_AsynchronousWait));
 107              		.loc 1 179 3 view .LVU29
ARM GAS  /tmp/ccZrksku.s 			page 6


 180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(FMC_NORSRAMInitStruct->FMC_WriteBurst));
 108              		.loc 1 180 3 view .LVU30
 181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(FMC_NORSRAMInitStruct->FMC_ContinousClock));  
 109              		.loc 1 181 3 view .LVU31
 182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addr
 110              		.loc 1 182 3 view .LVU32
 183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_Addre
 111              		.loc 1 183 3 view .LVU33
 184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetu
 112              		.loc 1 184 3 view .LVU34
 185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurn
 113              		.loc 1 185 3 view .LVU35
 186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLK_DIV(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision));
 114              		.loc 1 186 3 view .LVU36
 187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatenc
 115              		.loc 1 187 3 view .LVU37
 188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode)
 116              		.loc 1 188 3 view .LVU38
 189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the BTCR register value */
 191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr = FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank];
 117              		.loc 1 191 3 view .LVU39
 118              		.loc 1 191 49 is_stmt 0 view .LVU40
 119 0002 0168     		ldr	r1, [r0]
 120              		.loc 1 191 10 view .LVU41
 121 0004 4FF02042 		mov	r2, #-1610612736
 122 0008 52F82130 		ldr	r3, [r2, r1, lsl #2]
 123              	.LVL6:
 192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
 194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr &= ((uint32_t)~(FMC_BCR1_MBKEN   | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 124              		.loc 1 195 3 is_stmt 1 view .LVU42
 125              		.loc 1 195 10 is_stmt 0 view .LVU43
 126 000c 404C     		ldr	r4, .L13
 127 000e 1C40     		ands	r4, r4, r3
 128              	.LVL7:
 196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_MWID     | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_WAITPOL  | FMC_BCR1_WRAPMOD  | FMC_BCR1_WAITCFG  | \
 198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_WREN     | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_BCR1_ASYNCWAIT| FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN));
 200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank control register configuration */ 
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpbcr |=  (uint32_t)FMC_NORSRAMInitStruct->FMC_DataAddressMux |
 129              		.loc 1 202 3 is_stmt 1 view .LVU44
 130              		.loc 1 202 45 is_stmt 0 view .LVU45
 131 0010 4368     		ldr	r3, [r0, #4]
 132              		.loc 1 202 66 view .LVU46
 133 0012 8568     		ldr	r5, [r0, #8]
 134 0014 2B43     		orrs	r3, r3, r5
 203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryType |
 135              		.loc 1 203 62 view .LVU47
 136 0016 C568     		ldr	r5, [r0, #12]
 137 0018 2B43     		orrs	r3, r3, r5
 204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryDataWidth |
 138              		.loc 1 204 67 view .LVU48
 139 001a 0569     		ldr	r5, [r0, #16]
ARM GAS  /tmp/ccZrksku.s 			page 7


 140 001c 2B43     		orrs	r3, r3, r5
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_BurstAccessMode |
 141              		.loc 1 205 67 view .LVU49
 142 001e 4569     		ldr	r5, [r0, #20]
 143 0020 2B43     		orrs	r3, r3, r5
 206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity |
 144              		.loc 1 206 70 view .LVU50
 145 0022 8569     		ldr	r5, [r0, #24]
 146 0024 2B43     		orrs	r3, r3, r5
 207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WrapMode |
 147              		.loc 1 207 60 view .LVU51
 148 0026 C569     		ldr	r5, [r0, #28]
 149 0028 2B43     		orrs	r3, r3, r5
 208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignalActive |
 150              		.loc 1 208 68 view .LVU52
 151 002a 056A     		ldr	r5, [r0, #32]
 152 002c 2B43     		orrs	r3, r3, r5
 209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WriteOperation |
 153              		.loc 1 209 66 view .LVU53
 154 002e 456A     		ldr	r5, [r0, #36]
 155 0030 2B43     		orrs	r3, r3, r5
 210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WaitSignal |
 156              		.loc 1 210 62 view .LVU54
 157 0032 856A     		ldr	r5, [r0, #40]
 158 0034 2B43     		orrs	r3, r3, r5
 211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_ExtendedMode |
 159              		.loc 1 211 64 view .LVU55
 160 0036 C56A     		ldr	r5, [r0, #44]
 161 0038 2B43     		orrs	r3, r3, r5
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_AsynchronousWait |
 162              		.loc 1 212 68 view .LVU56
 163 003a 056B     		ldr	r5, [r0, #48]
 164 003c 2B43     		orrs	r3, r3, r5
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_WriteBurst |
 165              		.loc 1 213 62 view .LVU57
 166 003e 456B     		ldr	r5, [r0, #52]
 167 0040 2B43     		orrs	r3, r3, r5
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_MemoryType |
 168              		.loc 1 202 10 view .LVU58
 169 0042 2343     		orrs	r3, r3, r4
 170              	.LVL8:
 214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_ContinousClock;
 215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] = tmpbcr;
 171              		.loc 1 216 3 is_stmt 1 view .LVU59
 172              		.loc 1 216 52 is_stmt 0 view .LVU60
 173 0044 42F82130 		str	r3, [r2, r1, lsl #2]
 217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_MemoryType == FMC_MemoryType_NOR)
 174              		.loc 1 218 3 is_stmt 1 view .LVU61
 175              		.loc 1 218 27 is_stmt 0 view .LVU62
 176 0048 8368     		ldr	r3, [r0, #8]
 177              	.LVL9:
 178              		.loc 1 218 5 view .LVU63
 179 004a 082B     		cmp	r3, #8
 180 004c 2AD0     		beq	.L10
 181              	.LVL10:
ARM GAS  /tmp/ccZrksku.s 			page 8


 182              	.L5:
 219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Configure Continuous clock feature when bank2..4 is used */
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_NORSRAMInitStruct->FMC_ContinousClock == FMC_CClock_SyncAsync) && (FMC_NORSRAMInitStruct-
 183              		.loc 1 224 3 is_stmt 1 view .LVU64
 184              		.loc 1 224 28 is_stmt 0 view .LVU65
 185 004e 436B     		ldr	r3, [r0, #52]
 186              		.loc 1 224 5 view .LVU66
 187 0050 B3F5801F 		cmp	r3, #1048576
 188 0054 2ED0     		beq	.L11
 189              	.LVL11:
 190              	.L6:
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr = (uint32_t)((FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1]) & ~(((uint32_t)0x0F) << 20));    
 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_NORSRAMInitStruct->FMC_ContinousClock;
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register configuration */
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank1->BTCR[FMC_NORSRAMInitStruct->FMC_Bank+1] =   
 191              		.loc 1 234 3 is_stmt 1 view .LVU67
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 192              		.loc 1 235 45 is_stmt 0 view .LVU68
 193 0056 826B     		ldr	r2, [r0, #56]
 194              		.loc 1 235 72 view .LVU69
 195 0058 1368     		ldr	r3, [r2]
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime << 4) 
 196              		.loc 1 236 72 view .LVU70
 197 005a 5168     		ldr	r1, [r2, #4]
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 198              		.loc 1 235 95 view .LVU71
 199 005c 43EA0113 		orr	r3, r3, r1, lsl #4
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 200              		.loc 1 237 72 view .LVU72
 201 0060 9168     		ldr	r1, [r2, #8]
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressHoldTime << 4) 
 202              		.loc 1 236 100 view .LVU73
 203 0062 43EA0123 		orr	r3, r3, r1, lsl #8
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration 
 204              		.loc 1 238 72 view .LVU74
 205 0066 D168     		ldr	r1, [r2, #12]
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataSetupTime << 8) |
 206              		.loc 1 237 98 view .LVU75
 207 0068 43EA0143 		orr	r3, r3, r1, lsl #16
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision << 20) |
 208              		.loc 1 239 72 view .LVU76
 209 006c 1169     		ldr	r1, [r2, #16]
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_BusTurnAroundDuration 
 210              		.loc 1 238 107 view .LVU77
 211 006e 43EA0153 		orr	r3, r3, r1, lsl #20
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency << 24) |
 212              		.loc 1 240 72 view .LVU78
ARM GAS  /tmp/ccZrksku.s 			page 9


 213 0072 5169     		ldr	r1, [r2, #20]
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_CLKDivision << 20) |
 214              		.loc 1 239 97 view .LVU79
 215 0074 43EA0163 		orr	r3, r3, r1, lsl #24
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AccessMode);
 216              		.loc 1 241 72 view .LVU80
 217 0078 9169     		ldr	r1, [r2, #24]
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 218              		.loc 1 234 40 view .LVU81
 219 007a 0268     		ldr	r2, [r0]
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 220              		.loc 1 234 50 view .LVU82
 221 007c 0132     		adds	r2, r2, #1
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_DataLatency << 24) |
 222              		.loc 1 240 97 view .LVU83
 223 007e 0B43     		orrs	r3, r3, r1
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             (uint32_t)(FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct->FMC_AddressSetupTime |
 224              		.loc 1 234 54 view .LVU84
 225 0080 4FF02041 		mov	r1, #-1610612736
 226 0084 41F82230 		str	r3, [r1, r2, lsl #2]
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****      
 243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* NOR/SRAM Bank timing register for write configuration, if extended mode is used */
 244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NORSRAMInitStruct->FMC_ExtendedMode == FMC_ExtendedMode_Enable)
 227              		.loc 1 244 3 is_stmt 1 view .LVU85
 228              		.loc 1 244 27 is_stmt 0 view .LVU86
 229 0088 836A     		ldr	r3, [r0, #40]
 230              		.loc 1 244 5 view .LVU87
 231 008a B3F5804F 		cmp	r3, #16384
 232 008e 27D0     		beq	.L12
 245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Addres
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Address
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupT
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAr
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode));
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the BWTR register value */
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr = FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank];
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpbwr |= (uint32_t)(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressSetupTime |
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] = tmpbwr;
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1E->BWTR[FMC_NORSRAMInitStruct->FMC_Bank] = 0x0FFFFFFF;
 233              		.loc 1 269 5 is_stmt 1 view .LVU88
 234              		.loc 1 269 43 is_stmt 0 view .LVU89
 235 0090 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccZrksku.s 			page 10


 236              		.loc 1 269 55 view .LVU90
 237 0092 9B00     		lsls	r3, r3, #2
 238 0094 03F12043 		add	r3, r3, #-1610612736
 239 0098 6FF07042 		mvn	r2, #-268435456
 240 009c C3F80421 		str	r2, [r3, #260]
 241              	.LVL12:
 242              	.L4:
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 243              		.loc 1 272 1 view .LVU91
 244 00a0 30BC     		pop	{r4, r5}
 245              		.cfi_remember_state
 246              		.cfi_restore 5
 247              		.cfi_restore 4
 248              		.cfi_def_cfa_offset 0
 249 00a2 7047     		bx	lr
 250              	.LVL13:
 251              	.L10:
 252              		.cfi_restore_state
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 253              		.loc 1 220 5 is_stmt 1 view .LVU92
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 254              		.loc 1 220 42 is_stmt 0 view .LVU93
 255 00a4 0168     		ldr	r1, [r0]
 256              	.LVL14:
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 257              		.loc 1 220 54 view .LVU94
 258 00a6 52F82130 		ldr	r3, [r2, r1, lsl #2]
 259 00aa 43F04003 		orr	r3, r3, #64
 260 00ae 42F82130 		str	r3, [r2, r1, lsl #2]
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 261              		.loc 1 220 54 view .LVU95
 262 00b2 CCE7     		b	.L5
 263              	.L11:
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 264              		.loc 1 224 99 discriminator 1 view .LVU96
 265 00b4 0268     		ldr	r2, [r0]
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 266              		.loc 1 224 74 discriminator 1 view .LVU97
 267 00b6 002A     		cmp	r2, #0
 268 00b8 CDD0     		beq	.L6
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 269              		.loc 1 226 5 is_stmt 1 view .LVU98
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 270              		.loc 1 226 39 is_stmt 0 view .LVU99
 271 00ba 4FF02042 		mov	r2, #-1610612736
 272 00be 5168     		ldr	r1, [r2, #4]
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 273              		.loc 1 226 10 view .LVU100
 274 00c0 21F47001 		bic	r1, r1, #15728640
 275              	.LVL15:
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 276              		.loc 1 228 5 is_stmt 1 view .LVU101
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1]  |= FMC_BurstAccessMode_Enable;
 277              		.loc 1 228 42 is_stmt 0 view .LVU102
 278 00c4 1468     		ldr	r4, [r2]
ARM GAS  /tmp/ccZrksku.s 			page 11


 279 00c6 2343     		orrs	r3, r3, r4
 280 00c8 1360     		str	r3, [r2]
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 281              		.loc 1 229 5 is_stmt 1 view .LVU103
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank1_NORSRAM1+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct->FMC_ReadWri
 282              		.loc 1 229 42 is_stmt 0 view .LVU104
 283 00ca 1368     		ldr	r3, [r2]
 284 00cc 43F48073 		orr	r3, r3, #256
 285 00d0 1360     		str	r3, [r2]
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 286              		.loc 1 230 5 is_stmt 1 view .LVU105
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 287              		.loc 1 230 87 is_stmt 0 view .LVU106
 288 00d2 836B     		ldr	r3, [r0, #56]
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 289              		.loc 1 230 114 view .LVU107
 290 00d4 1B69     		ldr	r3, [r3, #16]
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 291              		.loc 1 230 132 view .LVU108
 292 00d6 013B     		subs	r3, r3, #1
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 293              		.loc 1 230 45 view .LVU109
 294 00d8 41EA0353 		orr	r3, r1, r3, lsl #20
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 295              		.loc 1 230 43 view .LVU110
 296 00dc 5360     		str	r3, [r2, #4]
 297 00de BAE7     		b	.L6
 298              	.LVL16:
 299              	.L12:
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_Address
 300              		.loc 1 246 5 is_stmt 1 view .LVU111
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupT
 301              		.loc 1 247 5 view .LVU112
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAr
 302              		.loc 1 248 5 view .LVU113
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode));
 303              		.loc 1 249 5 view .LVU114
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 304              		.loc 1 250 5 view .LVU115
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 305              		.loc 1 253 5 view .LVU116
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 306              		.loc 1 253 52 is_stmt 0 view .LVU117
 307 00e0 0268     		ldr	r2, [r0]
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 308              		.loc 1 253 12 view .LVU118
 309 00e2 9200     		lsls	r2, r2, #2
 310 00e4 0A44     		add	r2, r2, r1
 311 00e6 D2F80431 		ldr	r3, [r2, #260]
 312              	.LVL17:
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 313              		.loc 1 256 5 is_stmt 1 view .LVU119
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                            FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 314              		.loc 1 256 12 is_stmt 0 view .LVU120
 315 00ea 0A4C     		ldr	r4, .L13+4
 316 00ec 1C40     		ands	r4, r4, r3
 317              	.LVL18:
ARM GAS  /tmp/ccZrksku.s 			page 12


 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 318              		.loc 1 259 5 is_stmt 1 view .LVU121
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 319              		.loc 1 259 47 is_stmt 0 view .LVU122
 320 00ee C16B     		ldr	r1, [r0, #60]
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 321              		.loc 1 259 70 view .LVU123
 322 00f0 0B68     		ldr	r3, [r1]
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 323              		.loc 1 260 70 view .LVU124
 324 00f2 4868     		ldr	r0, [r1, #4]
 325              	.LVL19:
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 326              		.loc 1 259 93 view .LVU125
 327 00f4 43EA0013 		orr	r3, r3, r0, lsl #4
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 328              		.loc 1 261 70 view .LVU126
 329 00f8 8868     		ldr	r0, [r1, #8]
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_DataSetupTime << 8) |
 330              		.loc 1 260 97 view .LVU127
 331 00fa 43EA0023 		orr	r3, r3, r0, lsl #8
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 332              		.loc 1 262 70 view .LVU128
 333 00fe C868     		ldr	r0, [r1, #12]
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_BusTurnAroundDuration <<
 334              		.loc 1 261 96 view .LVU129
 335 0100 43EA0043 		orr	r3, r3, r0, lsl #16
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 336              		.loc 1 263 70 view .LVU130
 337 0104 8969     		ldr	r1, [r1, #24]
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AccessMode);
 338              		.loc 1 262 105 view .LVU131
 339 0106 0B43     		orrs	r3, r3, r1
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         (FMC_NORSRAMInitStruct->FMC_WriteTimingStruct->FMC_AddressHoldTime << 4)|
 340              		.loc 1 259 12 view .LVU132
 341 0108 2343     		orrs	r3, r3, r4
 342              	.LVL20:
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 343              		.loc 1 265 5 is_stmt 1 view .LVU133
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 344              		.loc 1 265 55 is_stmt 0 view .LVU134
 345 010a C2F80431 		str	r3, [r2, #260]
 346 010e C7E7     		b	.L4
 347              	.L14:
 348              		.align	2
 349              	.L13:
 350 0110 8000E7FF 		.word	-1638272
 351 0114 0000F0CF 		.word	-806354944
 352              		.cfi_endproc
 353              	.LFE124:
 355              		.section	.text.FMC_NORSRAMStructInit,"ax",%progbits
 356              		.align	1
 357              		.global	FMC_NORSRAMStructInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	FMC_NORSRAMStructInit:
ARM GAS  /tmp/ccZrksku.s 			page 13


 363              	.LVL21:
 364              	.LFB125:
 273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NORSRAMInitStruct member with its default value.
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NORSRAMInitStruct: pointer to a FMC_NORSRAMInitTypeDef structure 
 277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 365              		.loc 1 281 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_Bank = FMC_Bank1_NORSRAM1;
 370              		.loc 1 283 3 view .LVU136
 371              		.loc 1 283 35 is_stmt 0 view .LVU137
 372 0000 0023     		movs	r3, #0
 373 0002 0360     		str	r3, [r0]
 284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_DataAddressMux = FMC_DataAddressMux_Enable;
 374              		.loc 1 284 3 is_stmt 1 view .LVU138
 375              		.loc 1 284 45 is_stmt 0 view .LVU139
 376 0004 0222     		movs	r2, #2
 377 0006 4260     		str	r2, [r0, #4]
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryType = FMC_MemoryType_SRAM;
 378              		.loc 1 285 3 is_stmt 1 view .LVU140
 379              		.loc 1 285 41 is_stmt 0 view .LVU141
 380 0008 8360     		str	r3, [r0, #8]
 286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_MemoryDataWidth = FMC_NORSRAM_MemoryDataWidth_16b;
 381              		.loc 1 286 3 is_stmt 1 view .LVU142
 382              		.loc 1 286 46 is_stmt 0 view .LVU143
 383 000a 1022     		movs	r2, #16
 384 000c C260     		str	r2, [r0, #12]
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;
 385              		.loc 1 287 3 is_stmt 1 view .LVU144
 386              		.loc 1 287 46 is_stmt 0 view .LVU145
 387 000e 0361     		str	r3, [r0, #16]
 288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;
 388              		.loc 1 288 3 is_stmt 1 view .LVU146
 389              		.loc 1 288 47 is_stmt 0 view .LVU147
 390 0010 C362     		str	r3, [r0, #44]
 289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;
 391              		.loc 1 289 3 is_stmt 1 view .LVU148
 392              		.loc 1 289 49 is_stmt 0 view .LVU149
 393 0012 4361     		str	r3, [r0, #20]
 290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WrapMode = FMC_WrapMode_Disable;
 394              		.loc 1 290 3 is_stmt 1 view .LVU150
 395              		.loc 1 290 39 is_stmt 0 view .LVU151
 396 0014 8361     		str	r3, [r0, #24]
 291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;
 397              		.loc 1 291 3 is_stmt 1 view .LVU152
 398              		.loc 1 291 47 is_stmt 0 view .LVU153
 399 0016 C361     		str	r3, [r0, #28]
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteOperation = FMC_WriteOperation_Enable;
ARM GAS  /tmp/ccZrksku.s 			page 14


 400              		.loc 1 292 3 is_stmt 1 view .LVU154
 401              		.loc 1 292 45 is_stmt 0 view .LVU155
 402 0018 4FF48052 		mov	r2, #4096
 403 001c 0262     		str	r2, [r0, #32]
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WaitSignal = FMC_WaitSignal_Enable;
 404              		.loc 1 293 3 is_stmt 1 view .LVU156
 405              		.loc 1 293 41 is_stmt 0 view .LVU157
 406 001e 4FF40052 		mov	r2, #8192
 407 0022 4262     		str	r2, [r0, #36]
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ExtendedMode = FMC_ExtendedMode_Disable;
 408              		.loc 1 294 3 is_stmt 1 view .LVU158
 409              		.loc 1 294 43 is_stmt 0 view .LVU159
 410 0024 8362     		str	r3, [r0, #40]
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteBurst = FMC_WriteBurst_Disable;
 411              		.loc 1 295 3 is_stmt 1 view .LVU160
 412              		.loc 1 295 41 is_stmt 0 view .LVU161
 413 0026 0363     		str	r3, [r0, #48]
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ContinousClock = FMC_CClock_SyncOnly;
 414              		.loc 1 296 3 is_stmt 1 view .LVU162
 415              		.loc 1 296 45 is_stmt 0 view .LVU163
 416 0028 4363     		str	r3, [r0, #52]
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_ReadWriteTimingStruct = (FMC_NORSRAMTimingInitTypeDef*)&FMC_DefaultTim
 417              		.loc 1 298 3 is_stmt 1 view .LVU164
 418              		.loc 1 298 52 is_stmt 0 view .LVU165
 419 002a 024B     		ldr	r3, .L16
 420 002c 8363     		str	r3, [r0, #56]
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NORSRAMInitStruct->FMC_WriteTimingStruct = (FMC_NORSRAMTimingInitTypeDef*)&FMC_DefaultTimingS
 421              		.loc 1 299 3 is_stmt 1 view .LVU166
 422              		.loc 1 299 48 is_stmt 0 view .LVU167
 423 002e C363     		str	r3, [r0, #60]
 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 424              		.loc 1 300 1 view .LVU168
 425 0030 7047     		bx	lr
 426              	.L17:
 427 0032 00BF     		.align	2
 428              	.L16:
 429 0034 00000000 		.word	.LANCHOR0
 430              		.cfi_endproc
 431              	.LFE125:
 433              		.section	.text.FMC_NORSRAMCmd,"ax",%progbits
 434              		.align	1
 435              		.global	FMC_NORSRAMCmd
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	FMC_NORSRAMCmd:
 441              	.LVL22:
 442              	.LFB126:
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 302:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 303:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 304:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 306:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM1: FMC Bank1 NOR/SRAM1  
 307:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM2: FMC Bank1 NOR/SRAM2 
 308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM3: FMC Bank1 NOR/SRAM3 
ARM GAS  /tmp/ccZrksku.s 			page 15


 309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_NORSRAM4: FMC Bank1 NOR/SRAM4 
 310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 311:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)
 314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 443              		.loc 1 314 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 315:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(FMC_Bank));
 448              		.loc 1 315 3 view .LVU170
 316:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 449              		.loc 1 316 3 view .LVU171
 317:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 450              		.loc 1 318 3 view .LVU172
 451              		.loc 1 318 6 is_stmt 0 view .LVU173
 452 0000 41B1     		cbz	r1, .L19
 319:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 321:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] |= BCR_MBKEN_SET;
 453              		.loc 1 321 5 is_stmt 1 view .LVU174
 454              		.loc 1 321 31 is_stmt 0 view .LVU175
 455 0002 4FF02042 		mov	r2, #-1610612736
 456 0006 52F82030 		ldr	r3, [r2, r0, lsl #2]
 457 000a 43F00103 		orr	r3, r3, #1
 458 000e 42F82030 		str	r3, [r2, r0, lsl #2]
 459 0012 7047     		bx	lr
 460              	.L19:
 322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 323:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 325:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank1->BTCR[FMC_Bank] &= BCR_MBKEN_RESET;
 461              		.loc 1 326 5 is_stmt 1 view .LVU176
 462              		.loc 1 326 31 is_stmt 0 view .LVU177
 463 0014 4FF02042 		mov	r2, #-1610612736
 464 0018 52F82010 		ldr	r1, [r2, r0, lsl #2]
 465              	.LVL23:
 466              		.loc 1 326 31 view .LVU178
 467 001c 024B     		ldr	r3, .L21
 468 001e 0B40     		ands	r3, r3, r1
 469 0020 42F82030 		str	r3, [r2, r0, lsl #2]
 327:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 470              		.loc 1 328 1 view .LVU179
 471 0024 7047     		bx	lr
 472              	.L22:
 473 0026 00BF     		.align	2
 474              	.L21:
 475 0028 FEFF0F00 		.word	1048574
 476              		.cfi_endproc
 477              	.LFE126:
 479              		.section	.text.FMC_NANDDeInit,"ax",%progbits
 480              		.align	1
ARM GAS  /tmp/ccZrksku.s 			page 16


 481              		.global	FMC_NANDDeInit
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	FMC_NANDDeInit:
 487              	.LVL24:
 488              	.LFB127:
 329:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 330:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 331:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 333:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group2 NAND Controller functions
 334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    NAND Controller functions 
 335:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 337:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### NAND Controller functions #####
 339:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 341:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface 
 342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 8-bit or 16-bit NAND memory connected to the NAND Bank:
 343:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 345:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 347:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 348:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 349:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 350:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 351:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 352:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 353:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 354:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_NANDInitTypeDef structure, for example:
 355:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInitTypeDef  FMC_NANDInitStructure;
 356:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_NANDInitStructure variable with the allowed values of
 357:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 359:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the NAND Controller by calling the function
 360:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDInit(&FMC_NANDInitStructure); 
 361:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the NAND Bank, for example:
 363:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDCmd(FMC_Bank3_NAND, ENABLE);  
 364:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 365:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the NAND Bank. 
 366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 367:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 368:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) To enable the Error Correction Code (ECC), you have to use the function
 369:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_NANDECCCmd(FMC_Bank3_NAND, ENABLE);  
 370:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]
 371:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (@) and to get the current ECC value you have to use the function
 372:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       ECCval = FMC_GetECC(FMC_Bank3_NAND); 
 373:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 374:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 375:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 376:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 377:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 378:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
ARM GAS  /tmp/ccZrksku.s 			page 17


 379:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC NAND Banks registers to their default reset values.
 380:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 381:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 382:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 383:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND 
 384:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 385:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 386:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDDeInit(uint32_t FMC_Bank)
 387:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 489              		.loc 1 387 1 is_stmt 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 388:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 389:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 494              		.loc 1 389 3 view .LVU181
 390:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 391:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 495              		.loc 1 391 3 view .LVU182
 496              		.loc 1 391 5 is_stmt 0 view .LVU183
 497 0000 1028     		cmp	r0, #16
 498 0002 0ED0     		beq	.L26
 392:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 393:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank2 registers to their reset values */
 394:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = 0x00000018;
 395:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 396:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 398:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 399:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank3_NAND */  
 400:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 401:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 402:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Set the FMC_Bank3 registers to their reset values */
 403:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = 0x00000018;
 499              		.loc 1 403 5 is_stmt 1 view .LVU184
 500              		.loc 1 403 21 is_stmt 0 view .LVU185
 501 0004 4FF02043 		mov	r3, #-1610612736
 502 0008 1822     		movs	r2, #24
 503 000a C3F88020 		str	r2, [r3, #128]
 404:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 = 0x00000040;
 504              		.loc 1 404 5 is_stmt 1 view .LVU186
 505              		.loc 1 404 20 is_stmt 0 view .LVU187
 506 000e 4022     		movs	r2, #64
 507 0010 C3F88420 		str	r2, [r3, #132]
 405:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = 0xFCFCFCFC;
 508              		.loc 1 405 5 is_stmt 1 view .LVU188
 509              		.loc 1 405 22 is_stmt 0 view .LVU189
 510 0014 4FF0FC32 		mov	r2, #-50529028
 511 0018 C3F88820 		str	r2, [r3, #136]
 406:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = 0xFCFCFCFC; 
 512              		.loc 1 406 5 is_stmt 1 view .LVU190
 513              		.loc 1 406 22 is_stmt 0 view .LVU191
 514 001c C3F88C20 		str	r2, [r3, #140]
 407:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 408:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 515              		.loc 1 408 1 view .LVU192
ARM GAS  /tmp/ccZrksku.s 			page 18


 516 0020 7047     		bx	lr
 517              	.L26:
 394:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 518              		.loc 1 394 5 is_stmt 1 view .LVU193
 394:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 = 0x00000040;
 519              		.loc 1 394 21 is_stmt 0 view .LVU194
 520 0022 4FF02043 		mov	r3, #-1610612736
 521 0026 1822     		movs	r2, #24
 522 0028 1A66     		str	r2, [r3, #96]
 395:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 523              		.loc 1 395 5 is_stmt 1 view .LVU195
 395:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = 0xFCFCFCFC;
 524              		.loc 1 395 20 is_stmt 0 view .LVU196
 525 002a 4022     		movs	r2, #64
 526 002c 5A66     		str	r2, [r3, #100]
 396:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 527              		.loc 1 396 5 is_stmt 1 view .LVU197
 396:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = 0xFCFCFCFC;  
 528              		.loc 1 396 22 is_stmt 0 view .LVU198
 529 002e 4FF0FC32 		mov	r2, #-50529028
 530 0032 9A66     		str	r2, [r3, #104]
 397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 531              		.loc 1 397 5 is_stmt 1 view .LVU199
 397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 532              		.loc 1 397 22 is_stmt 0 view .LVU200
 533 0034 DA66     		str	r2, [r3, #108]
 534 0036 7047     		bx	lr
 535              		.cfi_endproc
 536              	.LFE127:
 538              		.section	.text.FMC_NANDInit,"ax",%progbits
 539              		.align	1
 540              		.global	FMC_NANDInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	FMC_NANDInit:
 546              	.LVL25:
 547              	.LFB128:
 409:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 410:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 411:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC NAND Banks according to the specified parameters
 412:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_NANDInitStruct.
 413:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct : pointer to a FMC_NANDInitTypeDef structure that
 414:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         contains the configuration information for the FMC NAND specified Banks.               
 415:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 416:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 417:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
 418:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 548              		.loc 1 418 1 is_stmt 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 552              		@ link register save eliminated.
 553              		.loc 1 418 1 is_stmt 0 view .LVU202
 554 0000 30B4     		push	{r4, r5}
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 4, -8
ARM GAS  /tmp/ccZrksku.s 			page 19


 557              		.cfi_offset 5, -4
 419:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 558              		.loc 1 419 3 is_stmt 1 view .LVU203
 559              	.LVL26:
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 421:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 422:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_NANDInitStruct->FMC_Bank));
 560              		.loc 1 422 3 view .LVU204
 423:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_NANDInitStruct->FMC_Waitfeature));
 561              		.loc 1 423 3 view .LVU205
 424:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(FMC_NANDInitStruct->FMC_MemoryDataWidth));
 562              		.loc 1 424 3 view .LVU206
 425:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECC_STATE(FMC_NANDInitStruct->FMC_ECC));
 563              		.loc 1 425 3 view .LVU207
 426:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(FMC_NANDInitStruct->FMC_ECCPageSize));
 564              		.loc 1 426 3 view .LVU208
 427:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_NANDInitStruct->FMC_TCLRSetupTime));
 565              		.loc 1 427 3 view .LVU209
 428:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_NANDInitStruct->FMC_TARSetupTime));
 566              		.loc 1 428 3 view .LVU210
 429:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime));
 567              		.loc 1 429 3 view .LVU211
 430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime)
 568              		.loc 1 430 3 view .LVU212
 431:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime)
 569              		.loc 1 431 3 view .LVU213
 432:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime));
 570              		.loc 1 432 3 view .LVU214
 433:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime)
 571              		.loc 1 433 3 view .LVU215
 434:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTi
 572              		.loc 1 434 3 view .LVU216
 435:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTi
 573              		.loc 1 435 3 view .LVU217
 436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime
 574              		.loc 1 436 3 view .LVU218
 437:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 575              		.loc 1 438 3 view .LVU219
 576              		.loc 1 438 24 is_stmt 0 view .LVU220
 577 0002 0168     		ldr	r1, [r0]
 578              		.loc 1 438 5 view .LVU221
 579 0004 1029     		cmp	r1, #16
 580 0006 43D0     		beq	.L37
 439:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 440:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppcr = FMC_Bank2->PCR2;
 442:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 443:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 444:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 445:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 446:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppcr = FMC_Bank3->PCR3;
 581              		.loc 1 446 5 is_stmt 1 view .LVU222
 582              		.loc 1 446 12 is_stmt 0 view .LVU223
 583 0008 4FF02043 		mov	r3, #-1610612736
 584 000c D3F88030 		ldr	r3, [r3, #128]
 585              	.LVL27:
ARM GAS  /tmp/ccZrksku.s 			page 20


 586              	.L29:
 447:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 448:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 449:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 450:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
 587              		.loc 1 450 3 is_stmt 1 view .LVU224
 588              		.loc 1 450 10 is_stmt 0 view .LVU225
 589 0010 284A     		ldr	r2, .L41
 590 0012 1A40     		ands	r2, r2, r3
 591              	.LVL28:
 451:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
 452:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PCR2_TAR | FMC_PCR2_ECCPS)); 
 453:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 454:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the tmppcr value according to FMC_NANDInitStruct parameters */
 455:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr |= (uint32_t)FMC_NANDInitStruct->FMC_Waitfeature |
 592              		.loc 1 455 3 is_stmt 1 view .LVU226
 593              		.loc 1 455 41 is_stmt 0 view .LVU227
 594 0014 4368     		ldr	r3, [r0, #4]
 456:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 457:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_MemoryDataWidth |
 595              		.loc 1 457 41 view .LVU228
 596 0016 8468     		ldr	r4, [r0, #8]
 456:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 597              		.loc 1 456 43 view .LVU229
 598 0018 2343     		orrs	r3, r3, r4
 458:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 599              		.loc 1 458 41 view .LVU230
 600 001a C468     		ldr	r4, [r0, #12]
 457:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 601              		.loc 1 457 63 view .LVU231
 602 001c 2343     		orrs	r3, r3, r4
 459:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECCPageSize |
 603              		.loc 1 459 41 view .LVU232
 604 001e 0469     		ldr	r4, [r0, #16]
 458:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECC |
 605              		.loc 1 458 51 view .LVU233
 606 0020 2343     		orrs	r3, r3, r4
 460:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TCLRSetupTime << 9 )|
 607              		.loc 1 460 42 view .LVU234
 608 0022 4469     		ldr	r4, [r0, #20]
 459:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NANDInitStruct->FMC_ECCPageSize |
 609              		.loc 1 459 59 view .LVU235
 610 0024 43EA4423 		orr	r3, r3, r4, lsl #9
 461:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TARSetupTime << 13);
 611              		.loc 1 461 42 view .LVU236
 612 0028 8469     		ldr	r4, [r0, #24]
 460:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_TCLRSetupTime << 9 )|
 613              		.loc 1 460 68 view .LVU237
 614 002a 43EA4433 		orr	r3, r3, r4, lsl #13
 455:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       PCR_MEMORYTYPE_NAND |
 615              		.loc 1 455 10 view .LVU238
 616 002e 1343     		orrs	r3, r3, r2
 617 0030 43F00803 		orr	r3, r3, #8
 618              	.LVL29:
 462:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 463:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 619              		.loc 1 463 3 is_stmt 1 view .LVU239
ARM GAS  /tmp/ccZrksku.s 			page 21


 620              		.loc 1 463 5 is_stmt 0 view .LVU240
 621 0034 1029     		cmp	r1, #16
 622 0036 2FD0     		beq	.L38
 464:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 465:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppmem = FMC_Bank2->PMEM2;
 467:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 468:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 469:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 470:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 471:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppmem = FMC_Bank3->PMEM3;
 623              		.loc 1 471 5 is_stmt 1 view .LVU241
 624              		.loc 1 471 13 is_stmt 0 view .LVU242
 625 0038 4FF02042 		mov	r2, #-1610612736
 626 003c D2F88820 		ldr	r2, [r2, #136]
 627              	.LVL30:
 628              	.L31:
 472:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
 473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 474:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 475:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppmem &= ((uint32_t)~(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 | FMC_PMEM2_MEMHOLD2 | \
 629              		.loc 1 475 3 is_stmt 1 view .LVU243
 476:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_PMEM2_MEMHIZ2)); 
 477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 478:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppmem value according to FMC_CommonSpaceTimingStructure parameters */
 479:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppmem |= (uint32_t)FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 630              		.loc 1 479 3 view .LVU244
 631              		.loc 1 479 42 is_stmt 0 view .LVU245
 632 0040 C569     		ldr	r5, [r0, #28]
 633              		.loc 1 479 71 view .LVU246
 634 0042 2A68     		ldr	r2, [r5]
 480:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 635              		.loc 1 480 72 view .LVU247
 636 0044 6C68     		ldr	r4, [r5, #4]
 479:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 637              		.loc 1 479 87 view .LVU248
 638 0046 42EA0424 		orr	r4, r2, r4, lsl #8
 481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 639              		.loc 1 481 72 view .LVU249
 640 004a AA68     		ldr	r2, [r5, #8]
 480:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 641              		.loc 1 480 98 view .LVU250
 642 004c 44EA0244 		orr	r4, r4, r2, lsl #16
 482:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 643              		.loc 1 482 72 view .LVU251
 644 0050 EA68     		ldr	r2, [r5, #12]
 481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 645              		.loc 1 481 98 view .LVU252
 646 0052 44EA0264 		orr	r4, r4, r2, lsl #24
 647              	.LVL31:
 483:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 484:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 648              		.loc 1 484 3 is_stmt 1 view .LVU253
 649              		.loc 1 484 5 is_stmt 0 view .LVU254
 650 0056 1029     		cmp	r1, #16
 651 0058 22D0     		beq	.L39
 485:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
ARM GAS  /tmp/ccZrksku.s 			page 22


 486:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 2 register value */
 487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppatt = FMC_Bank2->PATT2;
 488:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 489:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 490:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 491:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the NAND bank 3 register value */
 492:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmppatt = FMC_Bank3->PATT3;
 652              		.loc 1 492 5 is_stmt 1 view .LVU255
 653              		.loc 1 492 13 is_stmt 0 view .LVU256
 654 005a 4FF02042 		mov	r2, #-1610612736
 655 005e D2F88C20 		ldr	r2, [r2, #140]
 656              	.LVL32:
 657              	.L33:
 493:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
 494:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 495:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 496:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt &= ((uint32_t)~(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 | FMC_PATT2_ATTHOLD2 | \
 658              		.loc 1 496 3 is_stmt 1 view .LVU257
 497:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_PATT2_ATTHIZ2)); 
 498:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 499:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set tmppatt value according to FMC_AttributeSpaceTimingStructure parameters */
 500:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt |= (uint32_t)FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime |
 659              		.loc 1 500 3 view .LVU258
 660              		.loc 1 500 42 is_stmt 0 view .LVU259
 661 0062 006A     		ldr	r0, [r0, #32]
 662              	.LVL33:
 663              		.loc 1 500 74 view .LVU260
 664 0064 0268     		ldr	r2, [r0]
 501:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 665              		.loc 1 501 74 view .LVU261
 666 0066 4568     		ldr	r5, [r0, #4]
 500:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 667              		.loc 1 500 90 view .LVU262
 668 0068 42EA0522 		orr	r2, r2, r5, lsl #8
 502:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)
 669              		.loc 1 502 74 view .LVU263
 670 006c 8568     		ldr	r5, [r0, #8]
 501:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 8) 
 671              		.loc 1 501 100 view .LVU264
 672 006e 42EA0542 		orr	r2, r2, r5, lsl #16
 503:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 24);
 673              		.loc 1 503 74 view .LVU265
 674 0072 C068     		ldr	r0, [r0, #12]
 502:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 16)
 675              		.loc 1 502 100 view .LVU266
 676 0074 42EA0062 		orr	r2, r2, r0, lsl #24
 677              	.LVL34:
 504:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 505:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_NANDInitStruct->FMC_Bank == FMC_Bank2_NAND)
 678              		.loc 1 505 3 is_stmt 1 view .LVU267
 679              		.loc 1 505 5 is_stmt 0 view .LVU268
 680 0078 1029     		cmp	r1, #16
 681 007a 15D0     		beq	.L40
 506:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 507:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank2_NAND registers configuration */
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PCR2 = tmppcr;
 509:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
ARM GAS  /tmp/ccZrksku.s 			page 23


 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 511:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 512:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 513:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 514:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* FMC_Bank3_NAND registers configuration */
 515:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PCR3 = tmppcr;
 682              		.loc 1 515 5 is_stmt 1 view .LVU269
 683              		.loc 1 515 21 is_stmt 0 view .LVU270
 684 007c 4FF02041 		mov	r1, #-1610612736
 685 0080 C1F88030 		str	r3, [r1, #128]
 516:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PMEM3 = tmppmem;
 686              		.loc 1 516 5 is_stmt 1 view .LVU271
 687              		.loc 1 516 22 is_stmt 0 view .LVU272
 688 0084 C1F88840 		str	r4, [r1, #136]
 517:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->PATT3 = tmppatt;
 689              		.loc 1 517 5 is_stmt 1 view .LVU273
 690              		.loc 1 517 22 is_stmt 0 view .LVU274
 691 0088 C1F88C20 		str	r2, [r1, #140]
 692              	.L27:
 518:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 519:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 693              		.loc 1 519 1 view .LVU275
 694 008c 30BC     		pop	{r4, r5}
 695              		.cfi_remember_state
 696              		.cfi_restore 5
 697              		.cfi_restore 4
 698              		.cfi_def_cfa_offset 0
 699              	.LVL35:
 700              		.loc 1 519 1 view .LVU276
 701 008e 7047     		bx	lr
 702              	.LVL36:
 703              	.L37:
 704              		.cfi_restore_state
 441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 705              		.loc 1 441 5 is_stmt 1 view .LVU277
 441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 706              		.loc 1 441 12 is_stmt 0 view .LVU278
 707 0090 4FF02043 		mov	r3, #-1610612736
 708 0094 1B6E     		ldr	r3, [r3, #96]
 709              	.LVL37:
 441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 710              		.loc 1 441 12 view .LVU279
 711 0096 BBE7     		b	.L29
 712              	.L38:
 466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 713              		.loc 1 466 5 is_stmt 1 view .LVU280
 466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 714              		.loc 1 466 13 is_stmt 0 view .LVU281
 715 0098 4FF02042 		mov	r2, #-1610612736
 716 009c 926E     		ldr	r2, [r2, #104]
 717              	.LVL38:
 466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 718              		.loc 1 466 13 view .LVU282
 719 009e CFE7     		b	.L31
 720              	.LVL39:
 721              	.L39:
 487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
ARM GAS  /tmp/ccZrksku.s 			page 24


 722              		.loc 1 487 5 is_stmt 1 view .LVU283
 487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 723              		.loc 1 487 13 is_stmt 0 view .LVU284
 724 00a0 4FF02042 		mov	r2, #-1610612736
 725 00a4 D26E     		ldr	r2, [r2, #108]
 726              	.LVL40:
 487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 727              		.loc 1 487 13 view .LVU285
 728 00a6 DCE7     		b	.L33
 729              	.LVL41:
 730              	.L40:
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 731              		.loc 1 508 5 is_stmt 1 view .LVU286
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PMEM2 = tmppmem;
 732              		.loc 1 508 21 is_stmt 0 view .LVU287
 733 00a8 4FF02041 		mov	r1, #-1610612736
 734 00ac 0B66     		str	r3, [r1, #96]
 509:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 735              		.loc 1 509 5 is_stmt 1 view .LVU288
 509:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->PATT2 = tmppatt;
 736              		.loc 1 509 22 is_stmt 0 view .LVU289
 737 00ae 8C66     		str	r4, [r1, #104]
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 738              		.loc 1 510 5 is_stmt 1 view .LVU290
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 739              		.loc 1 510 22 is_stmt 0 view .LVU291
 740 00b0 CA66     		str	r2, [r1, #108]
 741 00b2 EBE7     		b	.L27
 742              	.L42:
 743              		.align	2
 744              	.L41:
 745 00b4 8101F0FF 		.word	-1048191
 746              		.cfi_endproc
 747              	.LFE128:
 749              		.section	.text.FMC_NANDStructInit,"ax",%progbits
 750              		.align	1
 751              		.global	FMC_NANDStructInit
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 756              	FMC_NANDStructInit:
 757              	.LVL42:
 758              	.LFB129:
 520:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 521:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 522:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 523:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_NANDInitStruct member with its default value.
 524:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_NANDInitStruct: pointer to a FMC_NANDInitTypeDef structure which
 525:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         will be initialized.
 526:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 527:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 528:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDStructInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)
 529:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 759              		.loc 1 529 1 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccZrksku.s 			page 25


 763              		@ link register save eliminated.
 530:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset NAND Init structure parameters values */
 531:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Bank = FMC_Bank2_NAND;
 764              		.loc 1 531 3 view .LVU293
 765              		.loc 1 531 32 is_stmt 0 view .LVU294
 766 0000 1022     		movs	r2, #16
 767 0002 0260     		str	r2, [r0]
 532:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 768              		.loc 1 532 3 is_stmt 1 view .LVU295
 769              		.loc 1 532 39 is_stmt 0 view .LVU296
 770 0004 0023     		movs	r3, #0
 771 0006 4360     		str	r3, [r0, #4]
 533:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_MemoryDataWidth = FMC_NAND_MemoryDataWidth_16b;
 772              		.loc 1 533 3 is_stmt 1 view .LVU297
 773              		.loc 1 533 43 is_stmt 0 view .LVU298
 774 0008 8260     		str	r2, [r0, #8]
 534:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECC = FMC_ECC_Disable;
 775              		.loc 1 534 3 is_stmt 1 view .LVU299
 776              		.loc 1 534 31 is_stmt 0 view .LVU300
 777 000a C360     		str	r3, [r0, #12]
 535:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_ECCPageSize = FMC_ECCPageSize_256Bytes;
 778              		.loc 1 535 3 is_stmt 1 view .LVU301
 779              		.loc 1 535 39 is_stmt 0 view .LVU302
 780 000c 0361     		str	r3, [r0, #16]
 536:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TCLRSetupTime = 0x0;
 781              		.loc 1 536 3 is_stmt 1 view .LVU303
 782              		.loc 1 536 41 is_stmt 0 view .LVU304
 783 000e 4361     		str	r3, [r0, #20]
 537:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_TARSetupTime = 0x0;
 784              		.loc 1 537 3 is_stmt 1 view .LVU305
 785              		.loc 1 537 40 is_stmt 0 view .LVU306
 786 0010 8361     		str	r3, [r0, #24]
 538:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 787              		.loc 1 538 3 is_stmt 1 view .LVU307
 788              		.loc 1 538 21 is_stmt 0 view .LVU308
 789 0012 C269     		ldr	r2, [r0, #28]
 790              		.loc 1 538 66 view .LVU309
 791 0014 FC23     		movs	r3, #252
 792 0016 1360     		str	r3, [r2]
 539:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 793              		.loc 1 539 3 is_stmt 1 view .LVU310
 794              		.loc 1 539 21 is_stmt 0 view .LVU311
 795 0018 C269     		ldr	r2, [r0, #28]
 796              		.loc 1 539 70 view .LVU312
 797 001a 5360     		str	r3, [r2, #4]
 540:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 798              		.loc 1 540 3 is_stmt 1 view .LVU313
 799              		.loc 1 540 21 is_stmt 0 view .LVU314
 800 001c C269     		ldr	r2, [r0, #28]
 801              		.loc 1 540 70 view .LVU315
 802 001e 9360     		str	r3, [r2, #8]
 541:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 803              		.loc 1 541 3 is_stmt 1 view .LVU316
 804              		.loc 1 541 21 is_stmt 0 view .LVU317
 805 0020 C269     		ldr	r2, [r0, #28]
 806              		.loc 1 541 69 view .LVU318
 807 0022 D360     		str	r3, [r2, #12]
ARM GAS  /tmp/ccZrksku.s 			page 26


 542:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 808              		.loc 1 542 3 is_stmt 1 view .LVU319
 809              		.loc 1 542 21 is_stmt 0 view .LVU320
 810 0024 026A     		ldr	r2, [r0, #32]
 811              		.loc 1 542 69 view .LVU321
 812 0026 1360     		str	r3, [r2]
 543:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 813              		.loc 1 543 3 is_stmt 1 view .LVU322
 814              		.loc 1 543 21 is_stmt 0 view .LVU323
 815 0028 026A     		ldr	r2, [r0, #32]
 816              		.loc 1 543 73 view .LVU324
 817 002a 5360     		str	r3, [r2, #4]
 544:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 818              		.loc 1 544 3 is_stmt 1 view .LVU325
 819              		.loc 1 544 21 is_stmt 0 view .LVU326
 820 002c 026A     		ldr	r2, [r0, #32]
 821              		.loc 1 544 73 view .LVU327
 822 002e 9360     		str	r3, [r2, #8]
 545:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_NANDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	  
 823              		.loc 1 545 3 is_stmt 1 view .LVU328
 824              		.loc 1 545 21 is_stmt 0 view .LVU329
 825 0030 026A     		ldr	r2, [r0, #32]
 826              		.loc 1 545 72 view .LVU330
 827 0032 D360     		str	r3, [r2, #12]
 546:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 828              		.loc 1 546 1 view .LVU331
 829 0034 7047     		bx	lr
 830              		.cfi_endproc
 831              	.LFE129:
 833              		.section	.text.FMC_NANDCmd,"ax",%progbits
 834              		.align	1
 835              		.global	FMC_NANDCmd
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 840              	FMC_NANDCmd:
 841              	.LVL43:
 842              	.LFB130:
 547:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 548:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 549:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 550:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 551:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 552:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 553:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 554:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC_Bank. This parameter can be: ENABLE or DISABLE.
 555:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 556:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 557:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)
 558:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 843              		.loc 1 558 1 is_stmt 1 view -0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 0
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847              		@ link register save eliminated.
 559:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 848              		.loc 1 559 3 view .LVU333
ARM GAS  /tmp/ccZrksku.s 			page 27


 560:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 849              		.loc 1 560 3 view .LVU334
 561:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 562:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 850              		.loc 1 562 3 view .LVU335
 851              		.loc 1 562 6 is_stmt 0 view .LVU336
 852 0000 89B1     		cbz	r1, .L45
 563:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 564:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 565:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 853              		.loc 1 565 5 is_stmt 1 view .LVU337
 854              		.loc 1 565 7 is_stmt 0 view .LVU338
 855 0002 1028     		cmp	r0, #16
 856 0004 08D0     		beq	.L49
 566:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 567:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 568:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 569:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 570:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 571:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 857              		.loc 1 571 7 is_stmt 1 view .LVU339
 858              		.loc 1 571 23 is_stmt 0 view .LVU340
 859 0006 4FF02042 		mov	r2, #-1610612736
 860 000a D2F88030 		ldr	r3, [r2, #128]
 861 000e 43F00403 		orr	r3, r3, #4
 862 0012 C2F88030 		str	r3, [r2, #128]
 863 0016 7047     		bx	lr
 864              	.L49:
 567:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 865              		.loc 1 567 7 is_stmt 1 view .LVU341
 567:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 866              		.loc 1 567 23 is_stmt 0 view .LVU342
 867 0018 4FF02042 		mov	r2, #-1610612736
 868 001c 136E     		ldr	r3, [r2, #96]
 869 001e 43F00403 		orr	r3, r3, #4
 870 0022 1366     		str	r3, [r2, #96]
 871 0024 7047     		bx	lr
 872              	.L45:
 572:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 573:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 574:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 575:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 576:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 577:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 873              		.loc 1 577 5 is_stmt 1 view .LVU343
 874              		.loc 1 577 7 is_stmt 0 view .LVU344
 875 0026 1028     		cmp	r0, #16
 876 0028 08D0     		beq	.L50
 578:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 579:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 580:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 581:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 582:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 583:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 877              		.loc 1 583 7 is_stmt 1 view .LVU345
 878              		.loc 1 583 23 is_stmt 0 view .LVU346
 879 002a 4FF02042 		mov	r2, #-1610612736
ARM GAS  /tmp/ccZrksku.s 			page 28


 880 002e D2F88010 		ldr	r1, [r2, #128]
 881              	.LVL44:
 882              		.loc 1 583 23 view .LVU347
 883 0032 064B     		ldr	r3, .L51
 884 0034 0B40     		ands	r3, r3, r1
 885 0036 C2F88030 		str	r3, [r2, #128]
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 585:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 586:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 886              		.loc 1 586 1 view .LVU348
 887 003a 7047     		bx	lr
 888              	.LVL45:
 889              	.L50:
 579:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 890              		.loc 1 579 7 is_stmt 1 view .LVU349
 579:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 891              		.loc 1 579 23 is_stmt 0 view .LVU350
 892 003c 4FF02042 		mov	r2, #-1610612736
 893 0040 116E     		ldr	r1, [r2, #96]
 894              	.LVL46:
 579:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 895              		.loc 1 579 23 view .LVU351
 896 0042 024B     		ldr	r3, .L51
 897 0044 0B40     		ands	r3, r3, r1
 898 0046 1366     		str	r3, [r2, #96]
 899 0048 7047     		bx	lr
 900              	.L52:
 901 004a 00BF     		.align	2
 902              	.L51:
 903 004c FBFF0F00 		.word	1048571
 904              		.cfi_endproc
 905              	.LFE130:
 907              		.section	.text.FMC_NANDECCCmd,"ax",%progbits
 908              		.align	1
 909              		.global	FMC_NANDECCCmd
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	FMC_NANDECCCmd:
 915              	.LVL47:
 916              	.LFB131:
 587:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 588:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the FMC NAND ECC feature.
 589:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 590:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 591:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 592:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 593:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the FMC NAND ECC feature.  
 594:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 595:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 596:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 597:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)
 598:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 917              		.loc 1 598 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccZrksku.s 			page 29


 921              		@ link register save eliminated.
 599:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_NAND_BANK(FMC_Bank));
 922              		.loc 1 599 3 view .LVU353
 600:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 923              		.loc 1 600 3 view .LVU354
 601:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 924              		.loc 1 602 3 view .LVU355
 925              		.loc 1 602 6 is_stmt 0 view .LVU356
 926 0000 89B1     		cbz	r1, .L54
 603:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 604:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 605:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 927              		.loc 1 605 5 is_stmt 1 view .LVU357
 928              		.loc 1 605 7 is_stmt 0 view .LVU358
 929 0002 1028     		cmp	r0, #16
 930 0004 08D0     		beq	.L58
 606:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 607:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 608:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 609:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 610:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 611:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 931              		.loc 1 611 7 is_stmt 1 view .LVU359
 932              		.loc 1 611 23 is_stmt 0 view .LVU360
 933 0006 4FF02042 		mov	r2, #-1610612736
 934 000a D2F88030 		ldr	r3, [r2, #128]
 935 000e 43F04003 		orr	r3, r3, #64
 936 0012 C2F88030 		str	r3, [r2, #128]
 937 0016 7047     		bx	lr
 938              	.L58:
 607:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 939              		.loc 1 607 7 is_stmt 1 view .LVU361
 607:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 940              		.loc 1 607 23 is_stmt 0 view .LVU362
 941 0018 4FF02042 		mov	r2, #-1610612736
 942 001c 136E     		ldr	r3, [r2, #96]
 943 001e 43F04003 		orr	r3, r3, #64
 944 0022 1366     		str	r3, [r2, #96]
 945 0024 7047     		bx	lr
 946              	.L54:
 612:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 613:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 614:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 615:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 616:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 617:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 947              		.loc 1 617 5 is_stmt 1 view .LVU363
 948              		.loc 1 617 7 is_stmt 0 view .LVU364
 949 0026 1028     		cmp	r0, #16
 950 0028 08D0     		beq	.L59
 618:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 619:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 620:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 621:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
 622:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
 623:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
ARM GAS  /tmp/ccZrksku.s 			page 30


 951              		.loc 1 623 7 is_stmt 1 view .LVU365
 952              		.loc 1 623 23 is_stmt 0 view .LVU366
 953 002a 4FF02042 		mov	r2, #-1610612736
 954 002e D2F88010 		ldr	r1, [r2, #128]
 955              	.LVL48:
 956              		.loc 1 623 23 view .LVU367
 957 0032 064B     		ldr	r3, .L60
 958 0034 0B40     		ands	r3, r3, r1
 959 0036 C2F88030 		str	r3, [r2, #128]
 624:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 625:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 626:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 960              		.loc 1 626 1 view .LVU368
 961 003a 7047     		bx	lr
 962              	.LVL49:
 963              	.L59:
 619:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 964              		.loc 1 619 7 is_stmt 1 view .LVU369
 619:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 965              		.loc 1 619 23 is_stmt 0 view .LVU370
 966 003c 4FF02042 		mov	r2, #-1610612736
 967 0040 116E     		ldr	r1, [r2, #96]
 968              	.LVL50:
 619:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 969              		.loc 1 619 23 view .LVU371
 970 0042 024B     		ldr	r3, .L60
 971 0044 0B40     		ands	r3, r3, r1
 972 0046 1366     		str	r3, [r2, #96]
 973 0048 7047     		bx	lr
 974              	.L61:
 975 004a 00BF     		.align	2
 976              	.L60:
 977 004c BFFF0F00 		.word	1048511
 978              		.cfi_endproc
 979              	.LFE131:
 981              		.section	.text.FMC_GetECC,"ax",%progbits
 982              		.align	1
 983              		.global	FMC_GetECC
 984              		.syntax unified
 985              		.thumb
 986              		.thumb_func
 988              	FMC_GetECC:
 989              	.LVL51:
 990              	.LFB132:
 627:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 628:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 629:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the error correction code register value.
 630:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 631:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 632:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
 633:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
 634:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The Error Correction Code (ECC) value.
 635:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 636:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetECC(uint32_t FMC_Bank)
 637:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 991              		.loc 1 637 1 is_stmt 1 view -0
 992              		.cfi_startproc
ARM GAS  /tmp/ccZrksku.s 			page 31


 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995              		@ link register save eliminated.
 638:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t eccval = 0x00000000;
 996              		.loc 1 638 3 view .LVU373
 639:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 640:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 997              		.loc 1 640 3 view .LVU374
 998              		.loc 1 640 5 is_stmt 0 view .LVU375
 999 0000 1028     		cmp	r0, #16
 1000 0002 04D0     		beq	.L65
 641:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 642:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR2 register value */
 643:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank2->ECCR2;
 644:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 645:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 646:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 647:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get the ECCR3 register value */
 648:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     eccval = FMC_Bank3->ECCR3;
 1001              		.loc 1 648 5 is_stmt 1 view .LVU376
 1002              		.loc 1 648 12 is_stmt 0 view .LVU377
 1003 0004 4FF02043 		mov	r3, #-1610612736
 1004 0008 D3F89400 		ldr	r0, [r3, #148]
 1005              	.LVL52:
 649:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 650:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the error correction code value */
 651:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return(eccval);
 1006              		.loc 1 651 3 is_stmt 1 view .LVU378
 652:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1007              		.loc 1 652 1 is_stmt 0 view .LVU379
 1008 000c 7047     		bx	lr
 1009              	.LVL53:
 1010              	.L65:
 643:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1011              		.loc 1 643 5 is_stmt 1 view .LVU380
 643:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1012              		.loc 1 643 12 is_stmt 0 view .LVU381
 1013 000e 4FF02043 		mov	r3, #-1610612736
 1014 0012 586F     		ldr	r0, [r3, #116]
 1015              	.LVL54:
 643:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1016              		.loc 1 643 12 view .LVU382
 1017 0014 7047     		bx	lr
 1018              		.cfi_endproc
 1019              	.LFE132:
 1021              		.section	.text.FMC_PCCARDDeInit,"ax",%progbits
 1022              		.align	1
 1023              		.global	FMC_PCCARDDeInit
 1024              		.syntax unified
 1025              		.thumb
 1026              		.thumb_func
 1028              	FMC_PCCARDDeInit:
 1029              	.LFB133:
 653:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 654:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 655:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 656:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZrksku.s 			page 32


 657:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group3 PCCARD Controller functions
 658:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    PCCARD Controller functions 
 659:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 660:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 661:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 662:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                     ##### PCCARD Controller functions #####
 663:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 664:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 665:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  he following sequence should be followed to configure the FMC to interface 
 666:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with 16-bit PC Card compatible memory connected to the PCCARD Bank:
 667:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 668:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#)  Enable the clock for the FMC and associated GPIOs using the following functions:
 669:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 670:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++)  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 671:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 672:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 673:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Connect the involved FMC pins to AF12 using the following function 
 674:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 675:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        (++) Configure these FMC pins in alternate function mode by calling the function
 676:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             GPIO_Init();    
 677:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 678:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_PCCARDInitTypeDef structure, for example:
 679:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInitTypeDef  FMC_PCCARDInitStructure;
 680:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_PCCARDInitStructure variable with the allowed values of
 681:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.
 682:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 683:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the PCCARD Controller by calling the function
 684:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDInit(&FMC_PCCARDInitStructure); 
 685:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 686:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Then enable the PCCARD Bank:
 687:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_PCCARDCmd(ENABLE);  
 688:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 689:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 690:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 691:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 692:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 693:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 694:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 695:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 696:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC PCCARD Bank registers to their default reset values.
 697:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  None                       
 698:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 699:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 700:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDDeInit(void)
 701:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1030              		.loc 1 701 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 702:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the FMC_Bank4 registers to their reset values */
 703:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = 0x00000018; 
 1035              		.loc 1 703 3 view .LVU384
 1036              		.loc 1 703 19 is_stmt 0 view .LVU385
 1037 0000 4FF02043 		mov	r3, #-1610612736
 1038 0004 1822     		movs	r2, #24
 1039 0006 C3F8A020 		str	r2, [r3, #160]
ARM GAS  /tmp/ccZrksku.s 			page 33


 704:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->SR4 = 0x00000000;	
 1040              		.loc 1 704 3 is_stmt 1 view .LVU386
 1041              		.loc 1 704 18 is_stmt 0 view .LVU387
 1042 000a 0022     		movs	r2, #0
 1043 000c C3F8A420 		str	r2, [r3, #164]
 705:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = 0xFCFCFCFC;
 1044              		.loc 1 705 3 is_stmt 1 view .LVU388
 1045              		.loc 1 705 20 is_stmt 0 view .LVU389
 1046 0010 4FF0FC32 		mov	r2, #-50529028
 1047 0014 C3F8A820 		str	r2, [r3, #168]
 706:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = 0xFCFCFCFC;
 1048              		.loc 1 706 3 is_stmt 1 view .LVU390
 1049              		.loc 1 706 20 is_stmt 0 view .LVU391
 1050 0018 C3F8AC20 		str	r2, [r3, #172]
 707:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = 0xFCFCFCFC;
 1051              		.loc 1 707 3 is_stmt 1 view .LVU392
 1052              		.loc 1 707 19 is_stmt 0 view .LVU393
 1053 001c C3F8B020 		str	r2, [r3, #176]
 708:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1054              		.loc 1 708 1 view .LVU394
 1055 0020 7047     		bx	lr
 1056              		.cfi_endproc
 1057              	.LFE133:
 1059              		.section	.text.FMC_PCCARDInit,"ax",%progbits
 1060              		.align	1
 1061              		.global	FMC_PCCARDInit
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	FMC_PCCARDInit:
 1067              	.LVL55:
 1068              	.LFB134:
 709:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 710:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 711:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC PCCARD Bank according to the specified parameters
 712:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         in the FMC_PCCARDInitStruct.
 713:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct : pointer to a FMC_PCCARDInitTypeDef structure
 714:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC PCCARD Bank.                   
 715:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 716:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 717:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 718:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1069              		.loc 1 718 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 1074              		.loc 1 718 1 is_stmt 0 view .LVU396
 1075 0000 10B4     		push	{r4}
 1076              		.cfi_def_cfa_offset 4
 1077              		.cfi_offset 4, -4
 719:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* temporary registers */
 720:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmppcr = 0, tmpmem = 0, tmppatt = 0, tmppio = 0;
 1078              		.loc 1 720 3 is_stmt 1 view .LVU397
 1079              	.LVL56:
 721:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 722:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccZrksku.s 			page 34


 723:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(FMC_PCCARDInitStruct->FMC_Waitfeature));
 1080              		.loc 1 723 3 view .LVU398
 724:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(FMC_PCCARDInitStruct->FMC_TCLRSetupTime));
 1081              		.loc 1 724 3 view .LVU399
 725:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_TAR_TIME(FMC_PCCARDInitStruct->FMC_TARSetupTime));
 1082              		.loc 1 725 3 view .LVU400
 726:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 727:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime))
 1083              		.loc 1 727 3 view .LVU401
 728:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTim
 1084              		.loc 1 728 3 view .LVU402
 729:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTim
 1085              		.loc 1 729 3 view .LVU403
 730:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime)
 1086              		.loc 1 730 3 view .LVU404
 731:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 732:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTim
 1087              		.loc 1 732 3 view .LVU405
 733:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetup
 1088              		.loc 1 733 3 view .LVU406
 734:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetup
 1089              		.loc 1 734 3 view .LVU407
 735:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTi
 1090              		.loc 1 735 3 view .LVU408
 736:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime));
 1091              		.loc 1 736 3 view .LVU409
 737:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime));
 1092              		.loc 1 737 3 view .LVU410
 738:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime));
 1093              		.loc 1 738 3 view .LVU411
 739:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime));
 1094              		.loc 1 739 3 view .LVU412
 740:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 741:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD control register value */
 742:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr = FMC_Bank4->PCR4;
 1095              		.loc 1 742 3 view .LVU413
 1096              		.loc 1 742 10 is_stmt 0 view .LVU414
 1097 0002 4FF02042 		mov	r2, #-1610612736
 1098 0006 D2F8A010 		ldr	r1, [r2, #160]
 1099              	.LVL57:
 743:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 744:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear TAR, TCLR, PWAITEN and PWID bits */
 745:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr &= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \
 1100              		.loc 1 745 3 is_stmt 1 view .LVU415
 1101              		.loc 1 745 10 is_stmt 0 view .LVU416
 1102 000a 21F4FF31 		bic	r1, r1, #130560
 1103              	.LVL58:
 1104              		.loc 1 745 10 view .LVU417
 1105 000e 21F03201 		bic	r1, r1, #50
 1106              	.LVL59:
 746:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PCR4_PWID));
 747:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 748:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set the PCR4 register value according to FMC_PCCARDInitStruct parameters */
 749:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppcr |= (uint32_t)FMC_PCCARDInitStruct->FMC_Waitfeature |
 1107              		.loc 1 749 3 is_stmt 1 view .LVU418
 1108              		.loc 1 749 43 is_stmt 0 view .LVU419
 1109 0012 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccZrksku.s 			page 35


 750:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NAND_MemoryDataWidth_16b |  
 1110              		.loc 1 750 52 view .LVU420
 1111 0014 4468     		ldr	r4, [r0, #4]
 1112 0016 43EA4423 		orr	r3, r3, r4, lsl #9
 751:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_TCLRSetupTime << 9) |
 1113              		.loc 1 751 70 view .LVU421
 1114 001a 8468     		ldr	r4, [r0, #8]
 1115 001c 43EA4433 		orr	r3, r3, r4, lsl #13
 749:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_NAND_MemoryDataWidth_16b |  
 1116              		.loc 1 749 10 view .LVU422
 1117 0020 0B43     		orrs	r3, r3, r1
 1118 0022 43F01003 		orr	r3, r3, #16
 1119              	.LVL60:
 752:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_TARSetupTime << 13);
 753:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 754:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PCR4 = tmppcr;
 1120              		.loc 1 754 3 is_stmt 1 view .LVU423
 1121              		.loc 1 754 19 is_stmt 0 view .LVU424
 1122 0026 C2F8A030 		str	r3, [r2, #160]
 755:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 756:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD common space timing register value */
 757:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem = FMC_Bank4->PMEM4;
 1123              		.loc 1 757 3 is_stmt 1 view .LVU425
 1124              		.loc 1 757 10 is_stmt 0 view .LVU426
 1125 002a D2F8A830 		ldr	r3, [r2, #168]
 1126              	.LVL61:
 758:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 759:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 760:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem &= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \
 1127              		.loc 1 760 3 is_stmt 1 view .LVU427
 761:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PMEM4_MEMHIZ4));
 762:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 763:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PMEM4 register value according to FMC_CommonSpaceTimingStructure parameters */
 764:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpmem |= (uint32_t)FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime |
 1128              		.loc 1 764 3 view .LVU428
 1129              		.loc 1 764 43 is_stmt 0 view .LVU429
 1130 002e C168     		ldr	r1, [r0, #12]
 1131              		.loc 1 764 72 view .LVU430
 1132 0030 0B68     		ldr	r3, [r1]
 1133              		.loc 1 764 88 view .LVU431
 1134 0032 4C68     		ldr	r4, [r1, #4]
 1135 0034 43EA0423 		orr	r3, r3, r4, lsl #8
 765:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1136              		.loc 1 765 99 view .LVU432
 1137 0038 8C68     		ldr	r4, [r1, #8]
 1138 003a 43EA0443 		orr	r3, r3, r4, lsl #16
 766:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 767:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime << 24); 
 1139              		.loc 1 767 73 view .LVU433
 1140 003e C968     		ldr	r1, [r1, #12]
 766:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1141              		.loc 1 766 99 view .LVU434
 1142 0040 43EA0163 		orr	r3, r3, r1, lsl #24
 1143              	.LVL62:
 768:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 769:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PMEM4 = tmpmem; 
 1144              		.loc 1 769 3 is_stmt 1 view .LVU435
ARM GAS  /tmp/ccZrksku.s 			page 36


 1145              		.loc 1 769 20 is_stmt 0 view .LVU436
 1146 0044 C2F8A830 		str	r3, [r2, #168]
 1147              	.LVL63:
 770:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 771:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get PCCARD timing parameters */
 772:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt = FMC_Bank4->PATT4;
 1148              		.loc 1 772 3 is_stmt 1 view .LVU437
 1149              		.loc 1 772 11 is_stmt 0 view .LVU438
 1150 0048 D2F8AC30 		ldr	r3, [r2, #172]
 1151              	.LVL64:
 773:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 774:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 775:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt &= ((uint32_t)~(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 | FMC_PATT4_ATTHOLD4 | \
 1152              		.loc 1 775 3 is_stmt 1 view .LVU439
 776:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_PATT4_ATTHIZ4));
 777:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 778:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PATT4 register value according to FMC_AttributeSpaceTimingStructure parameters */
 779:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppatt |= (uint32_t)FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime |
 1153              		.loc 1 779 3 view .LVU440
 1154              		.loc 1 779 44 is_stmt 0 view .LVU441
 1155 004c 0169     		ldr	r1, [r0, #16]
 1156              		.loc 1 779 76 view .LVU442
 1157 004e 0B68     		ldr	r3, [r1]
 1158              		.loc 1 779 92 view .LVU443
 1159 0050 4C68     		ldr	r4, [r1, #4]
 1160 0052 43EA0423 		orr	r3, r3, r4, lsl #8
 780:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime << 
 1161              		.loc 1 780 103 view .LVU444
 1162 0056 8C68     		ldr	r4, [r1, #8]
 1163 0058 43EA0443 		orr	r3, r3, r4, lsl #16
 781:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 
 782:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime << 2
 1164              		.loc 1 782 77 view .LVU445
 1165 005c C968     		ldr	r1, [r1, #12]
 781:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        (FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime << 
 1166              		.loc 1 781 103 view .LVU446
 1167 005e 43EA0163 		orr	r3, r3, r1, lsl #24
 1168              	.LVL65:
 783:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 784:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PATT4 = tmppatt;
 1169              		.loc 1 784 3 is_stmt 1 view .LVU447
 1170              		.loc 1 784 20 is_stmt 0 view .LVU448
 1171 0062 C2F8AC30 		str	r3, [r2, #172]
 1172              	.LVL66:
 785:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 786:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get FMC_PCCARD device timing parameters */
 787:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio = FMC_Bank4->PIO4;
 1173              		.loc 1 787 3 is_stmt 1 view .LVU449
 1174              		.loc 1 787 10 is_stmt 0 view .LVU450
 1175 0066 D2F8B030 		ldr	r3, [r2, #176]
 1176              	.LVL67:
 788:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 789:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
 790:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio &= ((uint32_t)~(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | FMC_PIO4_IOHOLD4 | \
 1177              		.loc 1 790 3 is_stmt 1 view .LVU451
 791:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                          FMC_PIO4_IOHIZ4));
 792:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZrksku.s 			page 37


 793:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Set PIO4 register value according to FMC_IOSpaceTimingStructure parameters */
 794:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmppio |= (uint32_t)FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime |
 1178              		.loc 1 794 3 view .LVU452
 1179              		.loc 1 794 43 is_stmt 0 view .LVU453
 1180 006a 4169     		ldr	r1, [r0, #20]
 1181              		.loc 1 794 68 view .LVU454
 1182 006c 0B68     		ldr	r3, [r1]
 795:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1183              		.loc 1 795 69 view .LVU455
 1184 006e 4868     		ldr	r0, [r1, #4]
 1185              	.LVL68:
 794:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1186              		.loc 1 794 84 view .LVU456
 1187 0070 43EA0023 		orr	r3, r3, r0, lsl #8
 796:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1188              		.loc 1 796 69 view .LVU457
 1189 0074 8868     		ldr	r0, [r1, #8]
 795:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime << 8) |
 1190              		.loc 1 795 95 view .LVU458
 1191 0076 43EA0043 		orr	r3, r3, r0, lsl #16
 797:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime << 24);     
 1192              		.loc 1 797 69 view .LVU459
 1193 007a C968     		ldr	r1, [r1, #12]
 796:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       (FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime << 16)|
 1194              		.loc 1 796 95 view .LVU460
 1195 007c 43EA0163 		orr	r3, r3, r1, lsl #24
 1196              	.LVL69:
 798:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 799:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank4->PIO4 = tmppio;
 1197              		.loc 1 799 3 is_stmt 1 view .LVU461
 1198              		.loc 1 799 19 is_stmt 0 view .LVU462
 1199 0080 C2F8B030 		str	r3, [r2, #176]
 1200              	.LVL70:
 800:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1201              		.loc 1 800 1 view .LVU463
 1202 0084 5DF8044B 		ldr	r4, [sp], #4
 1203              		.cfi_restore 4
 1204              		.cfi_def_cfa_offset 0
 1205 0088 7047     		bx	lr
 1206              		.cfi_endproc
 1207              	.LFE134:
 1209              		.section	.text.FMC_PCCARDStructInit,"ax",%progbits
 1210              		.align	1
 1211              		.global	FMC_PCCARDStructInit
 1212              		.syntax unified
 1213              		.thumb
 1214              		.thumb_func
 1216              	FMC_PCCARDStructInit:
 1217              	.LVL71:
 1218              	.LFB135:
 801:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 802:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 803:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_PCCARDInitStruct member with its default value.
 804:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_PCCARDInitStruct: pointer to a FMC_PCCARDInitTypeDef structure
 805:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
 806:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 807:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
ARM GAS  /tmp/ccZrksku.s 			page 38


 808:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)
 809:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1219              		.loc 1 809 1 is_stmt 1 view -0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 810:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset PCCARD Init structure parameters values */
 811:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_Waitfeature = FMC_Waitfeature_Disable;
 1224              		.loc 1 811 3 view .LVU465
 1225              		.loc 1 811 41 is_stmt 0 view .LVU466
 1226 0000 0023     		movs	r3, #0
 1227 0002 0360     		str	r3, [r0]
 812:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TCLRSetupTime = 0;
 1228              		.loc 1 812 3 is_stmt 1 view .LVU467
 1229              		.loc 1 812 43 is_stmt 0 view .LVU468
 1230 0004 4360     		str	r3, [r0, #4]
 813:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_TARSetupTime = 0;
 1231              		.loc 1 813 3 is_stmt 1 view .LVU469
 1232              		.loc 1 813 42 is_stmt 0 view .LVU470
 1233 0006 8360     		str	r3, [r0, #8]
 814:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_SetupTime = 252;
 1234              		.loc 1 814 3 is_stmt 1 view .LVU471
 1235              		.loc 1 814 23 is_stmt 0 view .LVU472
 1236 0008 C268     		ldr	r2, [r0, #12]
 1237              		.loc 1 814 68 view .LVU473
 1238 000a FC23     		movs	r3, #252
 1239 000c 1360     		str	r3, [r2]
 815:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1240              		.loc 1 815 3 is_stmt 1 view .LVU474
 1241              		.loc 1 815 23 is_stmt 0 view .LVU475
 1242 000e C268     		ldr	r2, [r0, #12]
 1243              		.loc 1 815 72 view .LVU476
 1244 0010 5360     		str	r3, [r2, #4]
 816:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1245              		.loc 1 816 3 is_stmt 1 view .LVU477
 1246              		.loc 1 816 23 is_stmt 0 view .LVU478
 1247 0012 C268     		ldr	r2, [r0, #12]
 1248              		.loc 1 816 72 view .LVU479
 1249 0014 9360     		str	r3, [r2, #8]
 817:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_CommonSpaceTimingStruct->FMC_HiZSetupTime = 252;
 1250              		.loc 1 817 3 is_stmt 1 view .LVU480
 1251              		.loc 1 817 23 is_stmt 0 view .LVU481
 1252 0016 C268     		ldr	r2, [r0, #12]
 1253              		.loc 1 817 71 view .LVU482
 1254 0018 D360     		str	r3, [r2, #12]
 818:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_SetupTime = 252;
 1255              		.loc 1 818 3 is_stmt 1 view .LVU483
 1256              		.loc 1 818 23 is_stmt 0 view .LVU484
 1257 001a 0269     		ldr	r2, [r0, #16]
 1258              		.loc 1 818 71 view .LVU485
 1259 001c 1360     		str	r3, [r2]
 819:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1260              		.loc 1 819 3 is_stmt 1 view .LVU486
 1261              		.loc 1 819 23 is_stmt 0 view .LVU487
 1262 001e 0269     		ldr	r2, [r0, #16]
 1263              		.loc 1 819 75 view .LVU488
ARM GAS  /tmp/ccZrksku.s 			page 39


 1264 0020 5360     		str	r3, [r2, #4]
 820:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1265              		.loc 1 820 3 is_stmt 1 view .LVU489
 1266              		.loc 1 820 23 is_stmt 0 view .LVU490
 1267 0022 0269     		ldr	r2, [r0, #16]
 1268              		.loc 1 820 75 view .LVU491
 1269 0024 9360     		str	r3, [r2, #8]
 821:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_AttributeSpaceTimingStruct->FMC_HiZSetupTime = 252;	
 1270              		.loc 1 821 3 is_stmt 1 view .LVU492
 1271              		.loc 1 821 23 is_stmt 0 view .LVU493
 1272 0026 0269     		ldr	r2, [r0, #16]
 1273              		.loc 1 821 74 view .LVU494
 1274 0028 D360     		str	r3, [r2, #12]
 822:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_SetupTime = 252;
 1275              		.loc 1 822 3 is_stmt 1 view .LVU495
 1276              		.loc 1 822 23 is_stmt 0 view .LVU496
 1277 002a 4269     		ldr	r2, [r0, #20]
 1278              		.loc 1 822 64 view .LVU497
 1279 002c 1360     		str	r3, [r2]
 823:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_WaitSetupTime = 252;
 1280              		.loc 1 823 3 is_stmt 1 view .LVU498
 1281              		.loc 1 823 23 is_stmt 0 view .LVU499
 1282 002e 4269     		ldr	r2, [r0, #20]
 1283              		.loc 1 823 68 view .LVU500
 1284 0030 5360     		str	r3, [r2, #4]
 824:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HoldSetupTime = 252;
 1285              		.loc 1 824 3 is_stmt 1 view .LVU501
 1286              		.loc 1 824 23 is_stmt 0 view .LVU502
 1287 0032 4269     		ldr	r2, [r0, #20]
 1288              		.loc 1 824 68 view .LVU503
 1289 0034 9360     		str	r3, [r2, #8]
 825:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_PCCARDInitStruct->FMC_IOSpaceTimingStruct->FMC_HiZSetupTime = 252;
 1290              		.loc 1 825 3 is_stmt 1 view .LVU504
 1291              		.loc 1 825 23 is_stmt 0 view .LVU505
 1292 0036 4269     		ldr	r2, [r0, #20]
 1293              		.loc 1 825 67 view .LVU506
 1294 0038 D360     		str	r3, [r2, #12]
 826:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1295              		.loc 1 826 1 view .LVU507
 1296 003a 7047     		bx	lr
 1297              		.cfi_endproc
 1298              	.LFE135:
 1300              		.section	.text.FMC_PCCARDCmd,"ax",%progbits
 1301              		.align	1
 1302              		.global	FMC_PCCARDCmd
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1307              	FMC_PCCARDCmd:
 1308              	.LVL72:
 1309              	.LFB136:
 827:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 828:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 829:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 830:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 831:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 832:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
ARM GAS  /tmp/ccZrksku.s 			page 40


 833:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 834:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_PCCARDCmd(FunctionalState NewState)
 835:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1310              		.loc 1 835 1 is_stmt 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314              		@ link register save eliminated.
 836:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1315              		.loc 1 836 3 view .LVU509
 837:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 838:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 1316              		.loc 1 838 3 view .LVU510
 1317              		.loc 1 838 6 is_stmt 0 view .LVU511
 1318 0000 40B1     		cbz	r0, .L71
 839:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 840:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 841:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 1319              		.loc 1 841 5 is_stmt 1 view .LVU512
 1320              		.loc 1 841 21 is_stmt 0 view .LVU513
 1321 0002 4FF02042 		mov	r2, #-1610612736
 1322 0006 D2F8A030 		ldr	r3, [r2, #160]
 1323 000a 43F00403 		orr	r3, r3, #4
 1324 000e C2F8A030 		str	r3, [r2, #160]
 1325 0012 7047     		bx	lr
 1326              	.L71:
 842:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 843:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
 844:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 845:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 846:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 1327              		.loc 1 846 5 is_stmt 1 view .LVU514
 1328              		.loc 1 846 21 is_stmt 0 view .LVU515
 1329 0014 4FF02042 		mov	r2, #-1610612736
 1330 0018 D2F8A010 		ldr	r1, [r2, #160]
 1331 001c 024B     		ldr	r3, .L73
 1332 001e 0B40     		ands	r3, r3, r1
 1333 0020 C2F8A030 		str	r3, [r2, #160]
 847:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 848:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1334              		.loc 1 848 1 view .LVU516
 1335 0024 7047     		bx	lr
 1336              	.L74:
 1337 0026 00BF     		.align	2
 1338              	.L73:
 1339 0028 FBFF0F00 		.word	1048571
 1340              		.cfi_endproc
 1341              	.LFE136:
 1343              		.section	.text.FMC_SDRAMDeInit,"ax",%progbits
 1344              		.align	1
 1345              		.global	FMC_SDRAMDeInit
 1346              		.syntax unified
 1347              		.thumb
 1348              		.thumb_func
 1350              	FMC_SDRAMDeInit:
 1351              	.LVL73:
 1352              	.LFB137:
ARM GAS  /tmp/ccZrksku.s 			page 41


 849:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 850:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 851:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
 852:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 853:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 854:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group4  SDRAM Controller functions
 855:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    SDRAM Controller functions
 856:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
 857:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
 858:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
 859:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ##### SDRAM Controller functions ##### 
 860:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
 861:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 862:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  [..]  The following sequence should be followed to configure the FMC to interface
 863:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        with SDRAM memory connected to the SDRAM Bank 1 or SDRAM bank 2:
 864:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  
 865:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Enable the clock for the FMC and associated GPIOs using the following functions:
 866:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FMC, ENABLE);
 867:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 868:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 869:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) FMC pins configuration 
 870:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Connect the involved FMC pins to AF12 using the following function 
 871:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FMC); 
 872:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       (++) Configure these FMC pins in alternate function mode by calling the function
 873:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****            GPIO_Init();    
 874:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        
 875:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMInitTypeDef structure, for example:
 876:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****        FMC_SDRAMInitTypeDef  FMC_SDRAMInitStructure;
 877:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMInitStructure variable with the allowed values of
 878:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.  
 879:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
 880:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Initialize the SDRAM Controller by calling the function
 881:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           FMC_SDRAMInit(&FMC_SDRAMInitStructure);
 882:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****           
 883:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Declare a FMC_SDRAMCommandTypeDef structure, for example:
 884:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****         FMC_SDRAMCommandTypeDef  FMC_SDRAMCommandStructure;
 885:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       and fill the FMC_SDRAMCommandStructure variable with the allowed values of
 886:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the structure member.        
 887:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 888:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) Configure the SDCMR register with the desired command parameters by calling 
 889:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       the function FMC_SDRAMCmdConfig(&FMC_SDRAMCommandStructure);  
 890:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 891:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   (#) At this stage, the SDRAM memory is ready for any valid command.
 892:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
 893:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
 894:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
 895:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 896:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 897:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 898:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  De-initializes the FMC SDRAM Banks registers to their default 
 899:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         reset values.
 900:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
 901:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
 902:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
 903:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
 904:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 905:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
ARM GAS  /tmp/ccZrksku.s 			page 42


 906:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMDeInit(uint32_t FMC_Bank)
 907:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1353              		.loc 1 907 1 is_stmt 1 view -0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 1357              		@ link register save eliminated.
 908:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
 909:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_Bank));
 1358              		.loc 1 909 3 view .LVU518
 910:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 911:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCR[FMC_Bank] = 0x000002D0;
 1359              		.loc 1 911 3 view .LVU519
 1360              		.loc 1 911 31 is_stmt 0 view .LVU520
 1361 0000 084B     		ldr	r3, .L76
 1362 0002 03EB8002 		add	r2, r3, r0, lsl #2
 1363 0006 4FF43471 		mov	r1, #720
 1364 000a 1164     		str	r1, [r2, #64]
 912:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDTR[FMC_Bank] = 0x0FFFFFFF;    
 1365              		.loc 1 912 3 is_stmt 1 view .LVU521
 1366              		.loc 1 912 31 is_stmt 0 view .LVU522
 1367 000c 0230     		adds	r0, r0, #2
 1368              	.LVL74:
 1369              		.loc 1 912 31 view .LVU523
 1370 000e 03EB8000 		add	r0, r3, r0, lsl #2
 1371              	.LVL75:
 1372              		.loc 1 912 31 view .LVU524
 1373 0012 6FF07042 		mvn	r2, #-268435456
 1374 0016 0264     		str	r2, [r0, #64]
 913:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = 0x00000000;
 1375              		.loc 1 913 3 is_stmt 1 view .LVU525
 1376              		.loc 1 913 22 is_stmt 0 view .LVU526
 1377 0018 0022     		movs	r2, #0
 1378 001a 1A65     		str	r2, [r3, #80]
 914:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR = 0x00000000;
 1379              		.loc 1 914 3 is_stmt 1 view .LVU527
 1380              		.loc 1 914 22 is_stmt 0 view .LVU528
 1381 001c 5A65     		str	r2, [r3, #84]
 915:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDSR = 0x00000000; 
 1382              		.loc 1 915 3 is_stmt 1 view .LVU529
 1383              		.loc 1 915 21 is_stmt 0 view .LVU530
 1384 001e 9A65     		str	r2, [r3, #88]
 916:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }  
 1385              		.loc 1 916 1 view .LVU531
 1386 0020 7047     		bx	lr
 1387              	.L77:
 1388 0022 00BF     		.align	2
 1389              	.L76:
 1390 0024 000100A0 		.word	-1610612480
 1391              		.cfi_endproc
 1392              	.LFE137:
 1394              		.section	.text.FMC_SDRAMInit,"ax",%progbits
 1395              		.align	1
 1396              		.global	FMC_SDRAMInit
 1397              		.syntax unified
 1398              		.thumb
 1399              		.thumb_func
ARM GAS  /tmp/ccZrksku.s 			page 43


 1401              	FMC_SDRAMInit:
 1402              	.LVL76:
 1403              	.LFB138:
 917:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 918:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
 919:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Initializes the FMC SDRAM Banks according to the specified
 920:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         parameters in the FMC_SDRAMInitStruct.
 921:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct : pointer to a FMC_SDRAMInitTypeDef structure
 922:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         that contains the configuration information for the FMC SDRAM 
 923:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         specified Banks.                       
 924:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
 925:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
 926:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)
 927:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** { 
 1404              		.loc 1 927 1 is_stmt 1 view -0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 0
 1407              		@ frame_needed = 0, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409              		.loc 1 927 1 is_stmt 0 view .LVU533
 1410 0000 70B4     		push	{r4, r5, r6}
 1411              		.cfi_def_cfa_offset 12
 1412              		.cfi_offset 4, -12
 1413              		.cfi_offset 5, -8
 1414              		.cfi_offset 6, -4
 928:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* temporary registers */
 929:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr1 = 0, tmpr2 = 0, tmpr3 = 0, tmpr4 = 0;
 1415              		.loc 1 929 3 is_stmt 1 view .LVU534
 1416              	.LVL77:
 930:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 931:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
 932:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 933:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Control parameters */
 934:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(FMC_SDRAMInitStruct->FMC_Bank));
 1417              		.loc 1 934 3 view .LVU535
 935:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(FMC_SDRAMInitStruct->FMC_ColumnBitsNumber)); 
 1418              		.loc 1 935 3 view .LVU536
 936:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(FMC_SDRAMInitStruct->FMC_RowBitsNumber));
 1419              		.loc 1 936 3 view .LVU537
 937:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth));
 1420              		.loc 1 937 3 view .LVU538
 938:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(FMC_SDRAMInitStruct->FMC_InternalBankNumber)); 
 1421              		.loc 1 938 3 view .LVU539
 939:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(FMC_SDRAMInitStruct->FMC_CASLatency));
 1422              		.loc 1 939 3 view .LVU540
 940:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(FMC_SDRAMInitStruct->FMC_WriteProtection));
 1423              		.loc 1 940 3 view .LVU541
 941:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(FMC_SDRAMInitStruct->FMC_SDClockPeriod));
 1424              		.loc 1 941 3 view .LVU542
 942:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READ_BURST(FMC_SDRAMInitStruct->FMC_ReadBurst));
 1425              		.loc 1 942 3 view .LVU543
 943:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(FMC_SDRAMInitStruct->FMC_ReadPipeDelay));   
 1426              		.loc 1 943 3 view .LVU544
 944:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 945:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Timing parameters */
 946:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActi
 1427              		.loc 1 946 3 view .LVU545
ARM GAS  /tmp/ccZrksku.s 			page 44


 947:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSel
 1428              		.loc 1 947 3 view .LVU546
 948:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshT
 1429              		.loc 1 948 3 view .LVU547
 949:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)
 1430              		.loc 1 949 3 view .LVU548
 950:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteReco
 1431              		.loc 1 950 3 view .LVU549
 951:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RP_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)); 
 1432              		.loc 1 951 3 view .LVU550
 952:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay));    
 1433              		.loc 1 952 3 view .LVU551
 953:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
 954:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get SDRAM register value */
 955:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 = FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank];
 1434              		.loc 1 955 3 view .LVU552
 1435              		.loc 1 955 48 is_stmt 0 view .LVU553
 1436 0002 0268     		ldr	r2, [r0]
 1437              		.loc 1 955 9 view .LVU554
 1438 0004 9300     		lsls	r3, r2, #2
 1439 0006 03F12043 		add	r3, r3, #-1610612736
 1440 000a D3F84011 		ldr	r1, [r3, #320]
 1441              	.LVL78:
 956:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 957:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 958:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1442              		.loc 1 958 3 is_stmt 1 view .LVU555
 1443              		.loc 1 958 9 is_stmt 0 view .LVU556
 1444 000e 21F4FF41 		bic	r1, r1, #32640
 1445              	.LVL79:
 1446              		.loc 1 958 9 view .LVU557
 1447 0012 21F07F01 		bic	r1, r1, #127
 1448              	.LVL80:
 959:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 960:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 961:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 962:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank control register configuration */ 
 963:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr1 |=   (uint32_t)FMC_SDRAMInitStruct->FMC_ColumnBitsNumber |
 1449              		.loc 1 963 3 is_stmt 1 view .LVU558
 1450              		.loc 1 963 43 is_stmt 0 view .LVU559
 1451 0016 4368     		ldr	r3, [r0, #4]
 964:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1452              		.loc 1 964 43 view .LVU560
 1453 0018 8468     		ldr	r4, [r0, #8]
 963:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1454              		.loc 1 963 66 view .LVU561
 1455 001a 2343     		orrs	r3, r3, r4
 965:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
 1456              		.loc 1 965 43 view .LVU562
 1457 001c C468     		ldr	r4, [r0, #12]
 964:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1458              		.loc 1 964 63 view .LVU563
 1459 001e 2343     		orrs	r3, r3, r4
 966:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1460              		.loc 1 966 43 view .LVU564
 1461 0020 0469     		ldr	r4, [r0, #16]
 965:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth |
ARM GAS  /tmp/ccZrksku.s 			page 45


 1462              		.loc 1 965 67 view .LVU565
 1463 0022 2343     		orrs	r3, r3, r4
 967:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_CASLatency |
 1464              		.loc 1 967 43 view .LVU566
 1465 0024 4469     		ldr	r4, [r0, #20]
 966:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_InternalBankNumber |           
 1466              		.loc 1 966 68 view .LVU567
 1467 0026 2343     		orrs	r3, r3, r4
 968:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_WriteProtection |
 1468              		.loc 1 968 43 view .LVU568
 1469 0028 8469     		ldr	r4, [r0, #24]
 967:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_CASLatency |
 1470              		.loc 1 967 60 view .LVU569
 1471 002a 2343     		orrs	r3, r3, r4
 969:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 1472              		.loc 1 969 43 view .LVU570
 1473 002c C569     		ldr	r5, [r0, #28]
 968:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_WriteProtection |
 1474              		.loc 1 968 65 view .LVU571
 1475 002e 2B43     		orrs	r3, r3, r5
 970:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1476              		.loc 1 970 43 view .LVU572
 1477 0030 066A     		ldr	r6, [r0, #32]
 969:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 1478              		.loc 1 969 63 view .LVU573
 1479 0032 3343     		orrs	r3, r3, r6
 971:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 1480              		.loc 1 971 43 view .LVU574
 1481 0034 446A     		ldr	r4, [r0, #36]
 970:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1482              		.loc 1 970 59 view .LVU575
 1483 0036 2343     		orrs	r3, r3, r4
 963:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_RowBitsNumber |
 1484              		.loc 1 963 9 view .LVU576
 1485 0038 0B43     		orrs	r3, r3, r1
 1486              	.LVL81:
 972:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 973:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 1487              		.loc 1 973 3 is_stmt 1 view .LVU577
 1488              		.loc 1 973 5 is_stmt 0 view .LVU578
 1489 003a 7ABB     		cbnz	r2, .L79
 974:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 975:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1490              		.loc 1 975 5 is_stmt 1 view .LVU579
 1491              		.loc 1 975 54 is_stmt 0 view .LVU580
 1492 003c 9200     		lsls	r2, r2, #2
 1493 003e 02F12042 		add	r2, r2, #-1610612736
 1494 0042 C2F84031 		str	r3, [r2, #320]
 1495              	.LVL82:
 1496              	.L80:
 976:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 977:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDCR2 "don't care" bits configuration */
 978:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 979:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDCR register value */
 980:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 = FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM];
 981:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 982:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
ARM GAS  /tmp/ccZrksku.s 			page 46


 983:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 984:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 985:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 986:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 987:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr3 |= (uint32_t)FMC_SDRAMInitStruct->FMC_SDClockPeriod |
 988:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 989:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 990:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 991:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_Bank1_SDRAM] = tmpr3;
 992:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 993:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 994:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* SDRAM bank timing register configuration */
 995:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_SDRAMInitStruct->FMC_Bank == FMC_Bank1_SDRAM )
 1497              		.loc 1 995 3 is_stmt 1 view .LVU581
 1498              		.loc 1 995 25 is_stmt 0 view .LVU582
 1499 0046 0368     		ldr	r3, [r0]
 1500              	.LVL83:
 1501              		.loc 1 995 5 view .LVU583
 1502 0048 002B     		cmp	r3, #0
 1503 004a 36D1     		bne	.L81
 996:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
 997:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
 998:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 = FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank];
 1504              		.loc 1 998 5 is_stmt 1 view .LVU584
 1505              		.loc 1 998 11 is_stmt 0 view .LVU585
 1506 004c 9A1C     		adds	r2, r3, #2
 1507 004e 9200     		lsls	r2, r2, #2
 1508 0050 02F12042 		add	r2, r2, #-1610612736
 1509 0054 D2F84041 		ldr	r4, [r2, #320]
 1510              	.LVL84:
 999:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1000:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1001:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 1511              		.loc 1 1001 5 is_stmt 1 view .LVU586
 1512              		.loc 1 1001 11 is_stmt 0 view .LVU587
 1513 0058 04F07044 		and	r4, r4, #-268435456
 1514              	.LVL85:
1002:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1003:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
1004:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1005:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
 1515              		.loc 1 1005 5 is_stmt 1 view .LVU588
 1516              		.loc 1 1005 47 is_stmt 0 view .LVU589
 1517 005c 816A     		ldr	r1, [r0, #40]
 1518              		.loc 1 1005 70 view .LVU590
 1519 005e 0B68     		ldr	r3, [r1]
 1520              		.loc 1 1005 16 view .LVU591
 1521 0060 013B     		subs	r3, r3, #1
1006:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1522              		.loc 1 1006 72 view .LVU592
 1523 0062 4868     		ldr	r0, [r1, #4]
 1524              	.LVL86:
 1525              		.loc 1 1006 99 view .LVU593
 1526 0064 0138     		subs	r0, r0, #1
1005:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1527              		.loc 1 1005 98 view .LVU594
 1528 0066 43EA0013 		orr	r3, r3, r0, lsl #4
ARM GAS  /tmp/ccZrksku.s 			page 47


1007:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1529              		.loc 1 1007 72 view .LVU595
 1530 006a 8868     		ldr	r0, [r1, #8]
 1531              		.loc 1 1007 94 view .LVU596
 1532 006c 0138     		subs	r0, r0, #1
1006:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1533              		.loc 1 1006 109 view .LVU597
 1534 006e 43EA0023 		orr	r3, r3, r0, lsl #8
1008:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 1
 1535              		.loc 1 1008 72 view .LVU598
 1536 0072 C868     		ldr	r0, [r1, #12]
 1537              		.loc 1 1008 92 view .LVU599
 1538 0074 0138     		subs	r0, r0, #1
1007:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1539              		.loc 1 1007 104 view .LVU600
 1540 0076 43EA0033 		orr	r3, r3, r0, lsl #12
1009:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1541              		.loc 1 1009 72 view .LVU601
 1542 007a 0869     		ldr	r0, [r1, #16]
 1543              		.loc 1 1009 96 view .LVU602
 1544 007c 0138     		subs	r0, r0, #1
1008:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 1
 1545              		.loc 1 1008 103 view .LVU603
 1546 007e 43EA0043 		orr	r3, r3, r0, lsl #16
1010:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1547              		.loc 1 1010 72 view .LVU604
 1548 0082 4869     		ldr	r0, [r1, #20]
 1549              		.loc 1 1010 86 view .LVU605
 1550 0084 0138     		subs	r0, r0, #1
1009:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1551              		.loc 1 1009 107 view .LVU606
 1552 0086 43EA0053 		orr	r3, r3, r0, lsl #20
1011:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay)-1) << 24);
 1553              		.loc 1 1011 72 view .LVU607
 1554 008a 8969     		ldr	r1, [r1, #24]
 1555              		.loc 1 1011 87 view .LVU608
 1556 008c 0139     		subs	r1, r1, #1
1010:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20) |
 1557              		.loc 1 1010 97 view .LVU609
 1558 008e 43EA0163 		orr	r3, r3, r1, lsl #24
1005:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1559              		.loc 1 1005 11 view .LVU610
 1560 0092 2343     		orrs	r3, r3, r4
 1561              	.LVL87:
1012:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
1013:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1562              		.loc 1 1013 13 is_stmt 1 view .LVU611
 1563              		.loc 1 1013 62 is_stmt 0 view .LVU612
 1564 0094 C2F84031 		str	r3, [r2, #320]
 1565              	.LVL88:
 1566              	.L78:
1014:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1015:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else   /* SDTR "don't care bits configuration */
1016:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1017:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
1018:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 = FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank];
1019:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZrksku.s 			page 48


1020:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1021:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
1022:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1023:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
1024:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay)-1) |
1026:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
1027:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
1028:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
1029:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1030:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Get SDTR register value */
1031:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 = FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM];
1032:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1033:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1034:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
1035:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1036:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRCD));
1037:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpr4 |=   (uint32_t)(((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay)-1) << 12
1039:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
1040:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
1041:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_Bank1_SDRAM] = tmpr4;
1042:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
1043:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1044:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1045:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1567              		.loc 1 1045 1 view .LVU613
 1568 0098 70BC     		pop	{r4, r5, r6}
 1569              		.cfi_remember_state
 1570              		.cfi_restore 6
 1571              		.cfi_restore 5
 1572              		.cfi_restore 4
 1573              		.cfi_def_cfa_offset 0
 1574 009a 7047     		bx	lr
 1575              	.LVL89:
 1576              	.L79:
 1577              		.cfi_restore_state
 980:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1578              		.loc 1 980 5 is_stmt 1 view .LVU614
 980:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1579              		.loc 1 980 11 is_stmt 0 view .LVU615
 1580 009c 1B4A     		ldr	r2, .L84
 1581 009e 116C     		ldr	r1, [r2, #64]
 1582              	.LVL90:
 983:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1583              		.loc 1 983 5 is_stmt 1 view .LVU616
 983:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1584              		.loc 1 983 11 is_stmt 0 view .LVU617
 1585 00a0 21F4FF41 		bic	r1, r1, #32640
 1586              	.LVL91:
 983:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
 1587              		.loc 1 983 11 view .LVU618
 1588 00a4 21F07F01 		bic	r1, r1, #127
 1589              	.LVL92:
 987:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1590              		.loc 1 987 5 is_stmt 1 view .LVU619
 987:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
ARM GAS  /tmp/ccZrksku.s 			page 49


 1591              		.loc 1 987 63 is_stmt 0 view .LVU620
 1592 00a8 3543     		orrs	r5, r5, r6
 988:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadPipeDelay;
 1593              		.loc 1 988 59 view .LVU621
 1594 00aa 2C43     		orrs	r4, r4, r5
 987:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                        FMC_SDRAMInitStruct->FMC_ReadBurst | 
 1595              		.loc 1 987 11 view .LVU622
 1596 00ac 0C43     		orrs	r4, r4, r1
 1597              	.LVL93:
 991:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1598              		.loc 1 991 5 is_stmt 1 view .LVU623
 991:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr1;
 1599              		.loc 1 991 40 is_stmt 0 view .LVU624
 1600 00ae 1464     		str	r4, [r2, #64]
 992:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1601              		.loc 1 992 5 is_stmt 1 view .LVU625
 992:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1602              		.loc 1 992 42 is_stmt 0 view .LVU626
 1603 00b0 0168     		ldr	r1, [r0]
 992:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1604              		.loc 1 992 54 view .LVU627
 1605 00b2 02EB8102 		add	r2, r2, r1, lsl #2
 1606 00b6 1364     		str	r3, [r2, #64]
 1607 00b8 C5E7     		b	.L80
 1608              	.LVL94:
 1609              	.L81:
1018:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1610              		.loc 1 1018 5 is_stmt 1 view .LVU628
1018:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1611              		.loc 1 1018 11 is_stmt 0 view .LVU629
 1612 00ba 1449     		ldr	r1, .L84
 1613 00bc 0233     		adds	r3, r3, #2
 1614 00be 01EB8303 		add	r3, r1, r3, lsl #2
 1615 00c2 1D6C     		ldr	r5, [r3, #64]
 1616              	.LVL95:
1021:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1617              		.loc 1 1021 5 is_stmt 1 view .LVU630
1021:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1618              		.loc 1 1021 11 is_stmt 0 view .LVU631
 1619 00c4 05F07045 		and	r5, r5, #-268435456
 1620              	.LVL96:
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1621              		.loc 1 1025 5 is_stmt 1 view .LVU632
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1622              		.loc 1 1025 47 is_stmt 0 view .LVU633
 1623 00c8 846A     		ldr	r4, [r0, #40]
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1624              		.loc 1 1025 70 view .LVU634
 1625 00ca 2368     		ldr	r3, [r4]
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1626              		.loc 1 1025 16 view .LVU635
 1627 00cc 5A1E     		subs	r2, r3, #1
1026:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1628              		.loc 1 1026 72 view .LVU636
 1629 00ce 6368     		ldr	r3, [r4, #4]
1026:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1630              		.loc 1 1026 99 view .LVU637
ARM GAS  /tmp/ccZrksku.s 			page 50


 1631 00d0 013B     		subs	r3, r3, #1
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1632              		.loc 1 1025 98 view .LVU638
 1633 00d2 42EA0312 		orr	r2, r2, r3, lsl #4
1027:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1634              		.loc 1 1027 72 view .LVU639
 1635 00d6 A368     		ldr	r3, [r4, #8]
1027:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1636              		.loc 1 1027 94 view .LVU640
 1637 00d8 013B     		subs	r3, r3, #1
1026:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime)-1) <<
 1638              		.loc 1 1026 109 view .LVU641
 1639 00da 42EA0322 		orr	r2, r2, r3, lsl #8
1028:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 1640              		.loc 1 1028 72 view .LVU642
 1641 00de 2369     		ldr	r3, [r4, #16]
1028:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
 1642              		.loc 1 1028 96 view .LVU643
 1643 00e0 013B     		subs	r3, r3, #1
1027:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime)-1) 
 1644              		.loc 1 1027 104 view .LVU644
 1645 00e2 42EA0342 		orr	r2, r2, r3, lsl #16
1025:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay)-
 1646              		.loc 1 1025 11 view .LVU645
 1647 00e6 2A43     		orrs	r2, r2, r5
 1648              	.LVL97:
1031:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1649              		.loc 1 1031 5 is_stmt 1 view .LVU646
1031:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
 1650              		.loc 1 1031 11 is_stmt 0 view .LVU647
 1651 00e8 8D6C     		ldr	r5, [r1, #72]
 1652              	.LVL98:
1034:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1653              		.loc 1 1034 5 is_stmt 1 view .LVU648
1034:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1654              		.loc 1 1034 11 is_stmt 0 view .LVU649
 1655 00ea 05F07045 		and	r5, r5, #-268435456
 1656              	.LVL99:
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1657              		.loc 1 1038 5 is_stmt 1 view .LVU650
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1658              		.loc 1 1038 71 is_stmt 0 view .LVU651
 1659 00ee E368     		ldr	r3, [r4, #12]
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1660              		.loc 1 1038 91 view .LVU652
 1661 00f0 5E1E     		subs	r6, r3, #1
1039:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1662              		.loc 1 1039 72 view .LVU653
 1663 00f2 6369     		ldr	r3, [r4, #20]
1039:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1664              		.loc 1 1039 86 view .LVU654
 1665 00f4 013B     		subs	r3, r3, #1
1039:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             
 1666              		.loc 1 1039 90 view .LVU655
 1667 00f6 1B05     		lsls	r3, r3, #20
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1668              		.loc 1 1038 102 view .LVU656
ARM GAS  /tmp/ccZrksku.s 			page 51


 1669 00f8 43EA0633 		orr	r3, r3, r6, lsl #12
1038:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                           (((FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay)-1) << 20);
 1670              		.loc 1 1038 11 view .LVU657
 1671 00fc 2B43     		orrs	r3, r3, r5
 1672              	.LVL100:
1041:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1673              		.loc 1 1041 13 is_stmt 1 view .LVU658
1041:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****             FMC_Bank5_6->SDTR[FMC_SDRAMInitStruct->FMC_Bank] = tmpr2;
 1674              		.loc 1 1041 48 is_stmt 0 view .LVU659
 1675 00fe 8B64     		str	r3, [r1, #72]
1042:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1676              		.loc 1 1042 13 is_stmt 1 view .LVU660
1042:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1677              		.loc 1 1042 50 is_stmt 0 view .LVU661
 1678 0100 0368     		ldr	r3, [r0]
 1679              	.LVL101:
1042:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1680              		.loc 1 1042 62 view .LVU662
 1681 0102 0233     		adds	r3, r3, #2
 1682 0104 01EB8301 		add	r1, r1, r3, lsl #2
 1683              	.LVL102:
1042:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 1684              		.loc 1 1042 62 view .LVU663
 1685 0108 0A64     		str	r2, [r1, #64]
 1686              	.LVL103:
 1687              		.loc 1 1045 1 view .LVU664
 1688 010a C5E7     		b	.L78
 1689              	.L85:
 1690              		.align	2
 1691              	.L84:
 1692 010c 000100A0 		.word	-1610612480
 1693              		.cfi_endproc
 1694              	.LFE138:
 1696              		.section	.text.FMC_SDRAMStructInit,"ax",%progbits
 1697              		.align	1
 1698              		.global	FMC_SDRAMStructInit
 1699              		.syntax unified
 1700              		.thumb
 1701              		.thumb_func
 1703              	FMC_SDRAMStructInit:
 1704              	.LVL104:
 1705              	.LFB139:
1046:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1047:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1048:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Fills each FMC_SDRAMInitStruct member with its default value.
1049:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMInitStruct: pointer to a FMC_SDRAMInitTypeDef structure 
1050:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be initialized.
1051:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1052:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1053:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)  
1054:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {  
 1706              		.loc 1 1054 1 is_stmt 1 view -0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
1055:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Reset SDRAM Init structure parameters values */
ARM GAS  /tmp/ccZrksku.s 			page 52


1056:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_Bank = FMC_Bank1_SDRAM;
 1711              		.loc 1 1056 3 view .LVU666
 1712              		.loc 1 1056 33 is_stmt 0 view .LVU667
 1713 0000 0022     		movs	r2, #0
 1714 0002 0260     		str	r2, [r0]
1057:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;
 1715              		.loc 1 1057 3 is_stmt 1 view .LVU668
 1716              		.loc 1 1057 45 is_stmt 0 view .LVU669
 1717 0004 4260     		str	r2, [r0, #4]
1058:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_RowBitsNumber = FMC_RowBits_Number_11b; 
 1718              		.loc 1 1058 3 is_stmt 1 view .LVU670
 1719              		.loc 1 1058 42 is_stmt 0 view .LVU671
 1720 0006 8260     		str	r2, [r0, #8]
1059:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;
 1721              		.loc 1 1059 3 is_stmt 1 view .LVU672
 1722              		.loc 1 1059 46 is_stmt 0 view .LVU673
 1723 0008 1023     		movs	r3, #16
 1724 000a C360     		str	r3, [r0, #12]
1060:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_InternalBankNumber = FMC_InternalBank_Number_4; 
 1725              		.loc 1 1060 3 is_stmt 1 view .LVU674
 1726              		.loc 1 1060 47 is_stmt 0 view .LVU675
 1727 000c 4021     		movs	r1, #64
 1728 000e 0161     		str	r1, [r0, #16]
1061:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_CASLatency = FMC_CAS_Latency_1;  
 1729              		.loc 1 1061 3 is_stmt 1 view .LVU676
 1730              		.loc 1 1061 39 is_stmt 0 view .LVU677
 1731 0010 8021     		movs	r1, #128
 1732 0012 4161     		str	r1, [r0, #20]
1062:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_WriteProtection = FMC_Write_Protection_Enable;
 1733              		.loc 1 1062 3 is_stmt 1 view .LVU678
 1734              		.loc 1 1062 44 is_stmt 0 view .LVU679
 1735 0014 4FF40071 		mov	r1, #512
 1736 0018 8161     		str	r1, [r0, #24]
1063:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDClockPeriod = FMC_SDClock_Disable;
 1737              		.loc 1 1063 3 is_stmt 1 view .LVU680
 1738              		.loc 1 1063 42 is_stmt 0 view .LVU681
 1739 001a C261     		str	r2, [r0, #28]
1064:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadBurst = FMC_Read_Burst_Disable;
 1740              		.loc 1 1064 3 is_stmt 1 view .LVU682
 1741              		.loc 1 1064 38 is_stmt 0 view .LVU683
 1742 001c 0262     		str	r2, [r0, #32]
1065:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_ReadPipeDelay = FMC_ReadPipe_Delay_0; 
 1743              		.loc 1 1065 3 is_stmt 1 view .LVU684
 1744              		.loc 1 1065 42 is_stmt 0 view .LVU685
 1745 001e 4262     		str	r2, [r0, #36]
1066:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
1067:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_LoadToActiveDelay = 16;
 1746              		.loc 1 1067 3 is_stmt 1 view .LVU686
 1747              		.loc 1 1067 22 is_stmt 0 view .LVU687
 1748 0020 826A     		ldr	r2, [r0, #40]
 1749              		.loc 1 1067 69 view .LVU688
 1750 0022 1360     		str	r3, [r2]
1068:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_ExitSelfRefreshDelay = 16;
 1751              		.loc 1 1068 3 is_stmt 1 view .LVU689
 1752              		.loc 1 1068 22 is_stmt 0 view .LVU690
 1753 0024 826A     		ldr	r2, [r0, #40]
 1754              		.loc 1 1068 72 view .LVU691
ARM GAS  /tmp/ccZrksku.s 			page 53


 1755 0026 5360     		str	r3, [r2, #4]
1069:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_SelfRefreshTime = 16;
 1756              		.loc 1 1069 3 is_stmt 1 view .LVU692
 1757              		.loc 1 1069 22 is_stmt 0 view .LVU693
 1758 0028 826A     		ldr	r2, [r0, #40]
 1759              		.loc 1 1069 67 view .LVU694
 1760 002a 9360     		str	r3, [r2, #8]
1070:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RowCycleDelay = 16;
 1761              		.loc 1 1070 3 is_stmt 1 view .LVU695
 1762              		.loc 1 1070 22 is_stmt 0 view .LVU696
 1763 002c 826A     		ldr	r2, [r0, #40]
 1764              		.loc 1 1070 65 view .LVU697
 1765 002e D360     		str	r3, [r2, #12]
1071:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_WriteRecoveryTime = 16;
 1766              		.loc 1 1071 3 is_stmt 1 view .LVU698
 1767              		.loc 1 1071 22 is_stmt 0 view .LVU699
 1768 0030 826A     		ldr	r2, [r0, #40]
 1769              		.loc 1 1071 69 view .LVU700
 1770 0032 1361     		str	r3, [r2, #16]
1072:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RPDelay = 16;
 1771              		.loc 1 1072 3 is_stmt 1 view .LVU701
 1772              		.loc 1 1072 22 is_stmt 0 view .LVU702
 1773 0034 826A     		ldr	r2, [r0, #40]
 1774              		.loc 1 1072 59 view .LVU703
 1775 0036 5361     		str	r3, [r2, #20]
1073:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_SDRAMInitStruct->FMC_SDRAMTimingStruct->FMC_RCDDelay = 16;
 1776              		.loc 1 1073 3 is_stmt 1 view .LVU704
 1777              		.loc 1 1073 22 is_stmt 0 view .LVU705
 1778 0038 826A     		ldr	r2, [r0, #40]
 1779              		.loc 1 1073 60 view .LVU706
 1780 003a 9361     		str	r3, [r2, #24]
1074:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1075:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1781              		.loc 1 1075 1 view .LVU707
 1782 003c 7047     		bx	lr
 1783              		.cfi_endproc
 1784              	.LFE139:
 1786              		.section	.text.FMC_SDRAMCmdConfig,"ax",%progbits
 1787              		.align	1
 1788              		.global	FMC_SDRAMCmdConfig
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1793              	FMC_SDRAMCmdConfig:
 1794              	.LVL105:
 1795              	.LFB140:
1076:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1077:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1078:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Configures the SDRAM memory command issued when the device is accessed.   
1079:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_SDRAMCommandStruct: pointer to a FMC_SDRAMCommandTypeDef structure 
1080:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *         which will be configured.
1081:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1082:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1083:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)
1084:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1796              		.loc 1 1084 1 is_stmt 1 view -0
 1797              		.cfi_startproc
ARM GAS  /tmp/ccZrksku.s 			page 54


 1798              		@ args = 0, pretend = 0, frame = 0
 1799              		@ frame_needed = 0, uses_anonymous_args = 0
 1800              		@ link register save eliminated.
1085:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpr = 0x0;
 1801              		.loc 1 1085 3 view .LVU709
1086:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1087:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check parameters */
1088:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(FMC_SDRAMCommandStruct->FMC_CommandMode));
 1802              		.loc 1 1088 3 view .LVU710
1089:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(FMC_SDRAMCommandStruct->FMC_CommandTarget));
 1803              		.loc 1 1089 3 view .LVU711
1090:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber));
 1804              		.loc 1 1090 3 view .LVU712
1091:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition));
 1805              		.loc 1 1091 3 view .LVU713
1092:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1093:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   tmpr =   (uint32_t)(FMC_SDRAMCommandStruct->FMC_CommandMode |
 1806              		.loc 1 1093 3 view .LVU714
 1807              		.loc 1 1093 45 is_stmt 0 view .LVU715
 1808 0000 0368     		ldr	r3, [r0]
1094:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1809              		.loc 1 1094 45 view .LVU716
 1810 0002 4268     		ldr	r2, [r0, #4]
1093:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1811              		.loc 1 1093 63 view .LVU717
 1812 0004 1343     		orrs	r3, r3, r2
1095:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      (((FMC_SDRAMCommandStruct->FMC_AutoRefreshNumber)-1)<<5) |
 1813              		.loc 1 1095 47 view .LVU718
 1814 0006 8268     		ldr	r2, [r0, #8]
 1815              		.loc 1 1095 71 view .LVU719
 1816 0008 013A     		subs	r2, r2, #1
1094:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1817              		.loc 1 1094 65 view .LVU720
 1818 000a 43EA4213 		orr	r3, r3, r2, lsl #5
1096:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                      ((FMC_SDRAMCommandStruct->FMC_ModeRegisterDefinition)<<9));
 1819              		.loc 1 1096 46 view .LVU721
 1820 000e C268     		ldr	r2, [r0, #12]
1093:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****                       FMC_SDRAMCommandStruct->FMC_CommandTarget |
 1821              		.loc 1 1093 8 view .LVU722
 1822 0010 43EA4223 		orr	r3, r3, r2, lsl #9
 1823              	.LVL106:
1097:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1098:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR = tmpr;
 1824              		.loc 1 1098 3 is_stmt 1 view .LVU723
 1825              		.loc 1 1098 22 is_stmt 0 view .LVU724
 1826 0014 014A     		ldr	r2, .L88
 1827 0016 1365     		str	r3, [r2, #80]
1099:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1828              		.loc 1 1100 1 view .LVU725
 1829 0018 7047     		bx	lr
 1830              	.L89:
 1831 001a 00BF     		.align	2
 1832              	.L88:
 1833 001c 000100A0 		.word	-1610612480
 1834              		.cfi_endproc
 1835              	.LFE140:
ARM GAS  /tmp/ccZrksku.s 			page 55


 1837              		.section	.text.FMC_GetModeStatus,"ax",%progbits
 1838              		.align	1
 1839              		.global	FMC_GetModeStatus
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1844              	FMC_GetModeStatus:
 1845              	.LVL107:
 1846              	.LFB141:
1101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
1106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The FMC SDRAM bank mode status         
1108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)
1110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1847              		.loc 1 1110 1 is_stmt 1 view -0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851              		@ link register save eliminated.
1111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpreg = 0;
 1852              		.loc 1 1111 3 view .LVU727
1112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
1114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
 1853              		.loc 1 1114 3 view .LVU728
1115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the busy flag status */
1117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(SDRAM_Bank == FMC_Bank1_SDRAM)
 1854              		.loc 1 1117 3 view .LVU729
 1855              		.loc 1 1117 5 is_stmt 0 view .LVU730
 1856 0000 20B9     		cbnz	r0, .L91
1118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = (uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES1); 
 1857              		.loc 1 1119 5 is_stmt 1 view .LVU731
 1858              		.loc 1 1119 36 is_stmt 0 view .LVU732
 1859 0002 054B     		ldr	r3, .L93
 1860 0004 986D     		ldr	r0, [r3, #88]
 1861              	.LVL108:
 1862              		.loc 1 1119 12 view .LVU733
 1863 0006 00F00600 		and	r0, r0, #6
 1864              	.LVL109:
 1865              		.loc 1 1119 12 view .LVU734
 1866 000a 7047     		bx	lr
 1867              	.LVL110:
 1868              	.L91:
1120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpreg = ((uint32_t)(FMC_Bank5_6->SDSR & FMC_SDSR_MODES2) >> 2);
 1869              		.loc 1 1123 5 is_stmt 1 view .LVU735
 1870              		.loc 1 1123 37 is_stmt 0 view .LVU736
 1871 000c 024B     		ldr	r3, .L93
ARM GAS  /tmp/ccZrksku.s 			page 56


 1872 000e 986D     		ldr	r0, [r3, #88]
 1873              	.LVL111:
 1874              		.loc 1 1123 63 view .LVU737
 1875 0010 8008     		lsrs	r0, r0, #2
 1876              		.loc 1 1123 12 view .LVU738
 1877 0012 00F00600 		and	r0, r0, #6
 1878              	.LVL112:
1124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the mode status */
1127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return tmpreg;
 1879              		.loc 1 1127 3 is_stmt 1 view .LVU739
1128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1880              		.loc 1 1128 1 is_stmt 0 view .LVU740
 1881 0016 7047     		bx	lr
 1882              	.L94:
 1883              		.align	2
 1884              	.L93:
 1885 0018 000100A0 		.word	-1610612480
 1886              		.cfi_endproc
 1887              	.LFE141:
 1889              		.section	.text.FMC_SetRefreshCount,"ax",%progbits
 1890              		.align	1
 1891              		.global	FMC_SetRefreshCount
 1892              		.syntax unified
 1893              		.thumb
 1894              		.thumb_func
 1896              	FMC_SetRefreshCount:
 1897              	.LVL113:
 1898              	.LFB142:
1129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  defines the SDRAM Memory Refresh rate.
1132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Count: specifies the Refresh timer count.       
1133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetRefreshCount(uint32_t FMC_Count)
1136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1899              		.loc 1 1136 1 is_stmt 1 view -0
 1900              		.cfi_startproc
 1901              		@ args = 0, pretend = 0, frame = 0
 1902              		@ frame_needed = 0, uses_anonymous_args = 0
 1903              		@ link register save eliminated.
1137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_REFRESH_COUNT(FMC_Count));
 1904              		.loc 1 1138 3 view .LVU742
1139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDRTR |= (FMC_Count<<1);
 1905              		.loc 1 1140 3 view .LVU743
 1906              		.loc 1 1140 22 is_stmt 0 view .LVU744
 1907 0000 024A     		ldr	r2, .L96
 1908 0002 536D     		ldr	r3, [r2, #84]
 1909 0004 43EA4003 		orr	r3, r3, r0, lsl #1
 1910 0008 5365     		str	r3, [r2, #84]
1141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****    
1142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1911              		.loc 1 1142 1 view .LVU745
ARM GAS  /tmp/ccZrksku.s 			page 57


 1912 000a 7047     		bx	lr
 1913              	.L97:
 1914              		.align	2
 1915              	.L96:
 1916 000c 000100A0 		.word	-1610612480
 1917              		.cfi_endproc
 1918              	.LFE142:
 1920              		.section	.text.FMC_SetAutoRefresh_Number,"ax",%progbits
 1921              		.align	1
 1922              		.global	FMC_SetAutoRefresh_Number
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1927              	FMC_SetAutoRefresh_Number:
 1928              	.LVL114:
 1929              	.LFB143:
1143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Sets the Number of consecutive SDRAM Memory auto Refresh commands.
1146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Number: specifies the auto Refresh number.       
1147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)
1150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1930              		.loc 1 1150 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
1151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* check the parameters */
1152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(FMC_Number));
 1935              		.loc 1 1152 3 view .LVU747
1153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FMC_Bank5_6->SDCMR |= (FMC_Number << 5);   
 1936              		.loc 1 1154 3 view .LVU748
 1937              		.loc 1 1154 22 is_stmt 0 view .LVU749
 1938 0000 024A     		ldr	r2, .L99
 1939 0002 136D     		ldr	r3, [r2, #80]
 1940 0004 43EA4013 		orr	r3, r3, r0, lsl #5
 1941 0008 1365     		str	r3, [r2, #80]
1155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1942              		.loc 1 1155 1 view .LVU750
 1943 000a 7047     		bx	lr
 1944              	.L100:
 1945              		.align	2
 1946              	.L99:
 1947 000c 000100A0 		.word	-1610612480
 1948              		.cfi_endproc
 1949              	.LFE143:
 1951              		.section	.text.FMC_SDRAMWriteProtectionConfig,"ax",%progbits
 1952              		.align	1
 1953              		.global	FMC_SDRAMWriteProtectionConfig
 1954              		.syntax unified
 1955              		.thumb
 1956              		.thumb_func
 1958              	FMC_SDRAMWriteProtectionConfig:
 1959              	.LVL115:
ARM GAS  /tmp/ccZrksku.s 			page 58


 1960              	.LFB144:
1156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables write protection to the specified FMC SDRAM Bank.
1159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  SDRAM_Bank: Defines the FMC SDRAM bank. This parameter can be 
1160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.   
1161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the write protection flag.
1162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)
1166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 1961              		.loc 1 1166 1 is_stmt 1 view -0
 1962              		.cfi_startproc
 1963              		@ args = 0, pretend = 0, frame = 0
 1964              		@ frame_needed = 0, uses_anonymous_args = 0
 1965              		@ link register save eliminated.
1167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameter */
1168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1966              		.loc 1 1168 3 view .LVU752
1169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(SDRAM_Bank));
 1967              		.loc 1 1169 3 view .LVU753
1170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 1968              		.loc 1 1171 3 view .LVU754
 1969              		.loc 1 1171 6 is_stmt 0 view .LVU755
 1970 0000 49B1     		cbz	r1, .L102
1172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] |= FMC_Write_Protection_Enable;    
 1971              		.loc 1 1173 5 is_stmt 1 view .LVU756
 1972              		.loc 1 1173 35 is_stmt 0 view .LVU757
 1973 0002 8000     		lsls	r0, r0, #2
 1974              	.LVL116:
 1975              		.loc 1 1173 35 view .LVU758
 1976 0004 00F12040 		add	r0, r0, #-1610612736
 1977 0008 D0F84031 		ldr	r3, [r0, #320]
 1978 000c 43F40073 		orr	r3, r3, #512
 1979 0010 C0F84031 		str	r3, [r0, #320]
 1980 0014 7047     		bx	lr
 1981              	.LVL117:
 1982              	.L102:
1174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDCR[SDRAM_Bank] &= SDCR_WriteProtection_RESET;
 1983              		.loc 1 1177 5 is_stmt 1 view .LVU759
 1984              		.loc 1 1177 35 is_stmt 0 view .LVU760
 1985 0016 8000     		lsls	r0, r0, #2
 1986              	.LVL118:
 1987              		.loc 1 1177 35 view .LVU761
 1988 0018 00F12040 		add	r0, r0, #-1610612736
 1989 001c D0F84031 		ldr	r3, [r0, #320]
 1990 0020 23F40073 		bic	r3, r3, #512
 1991 0024 5B04     		lsls	r3, r3, #17
 1992 0026 5B0C     		lsrs	r3, r3, #17
 1993 0028 C0F84031 		str	r3, [r0, #320]
1178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
ARM GAS  /tmp/ccZrksku.s 			page 59


1179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 1994              		.loc 1 1180 1 view .LVU762
 1995 002c 7047     		bx	lr
 1996              		.cfi_endproc
 1997              	.LFE144:
 1999              		.section	.text.FMC_ITConfig,"ax",%progbits
 2000              		.align	1
 2001              		.global	FMC_ITConfig
 2002              		.syntax unified
 2003              		.thumb
 2004              		.thumb_func
 2006              	FMC_ITConfig:
 2007              	.LVL119:
 2008              	.LFB145:
1181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @}
1184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /** @defgroup FMC_Group5  Interrupts and flags management functions
1187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief    Interrupts and flags management functions
1188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *
1189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @verbatim   
1190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================
1191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****              ##### Interrupts and flags management functions #####
1192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  ===============================================================================  
1193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** @endverbatim
1195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @{
1196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Enables or disables the specified FMC interrupts.
1200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt sources to be enabled or disabled.
1208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  NewState: new state of the specified FMC interrupts.
1214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be: ENABLE or DISABLE.
1215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)
1218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2009              		.loc 1 1218 1 is_stmt 1 view -0
 2010              		.cfi_startproc
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccZrksku.s 			page 60


 2013              		@ link register save eliminated.
1219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2014              		.loc 1 1219 3 view .LVU764
1220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));	
 2015              		.loc 1 1220 3 view .LVU765
1221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2016              		.loc 1 1221 3 view .LVU766
1222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if (NewState != DISABLE)
 2017              		.loc 1 1223 3 view .LVU767
 2018              		.loc 1 1223 6 is_stmt 0 view .LVU768
 2019 0000 12B3     		cbz	r2, .L105
1224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank2 interrupts */
1226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 2020              		.loc 1 1226 5 is_stmt 1 view .LVU769
 2021              		.loc 1 1226 7 is_stmt 0 view .LVU770
 2022 0002 1028     		cmp	r0, #16
 2023 0004 0AD0     		beq	.L113
1227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 |= FMC_IT;
1229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank3 interrupts */
1231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 2024              		.loc 1 1231 10 is_stmt 1 view .LVU771
 2025              		.loc 1 1231 13 is_stmt 0 view .LVU772
 2026 0006 B0F5807F 		cmp	r0, #256
 2027 000a 0DD0     		beq	.L114
1232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 |= FMC_IT;
1234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank4 interrupts */
1236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank4_PCCARD)
 2028              		.loc 1 1236 10 is_stmt 1 view .LVU773
 2029              		.loc 1 1236 13 is_stmt 0 view .LVU774
 2030 000c B0F5805F 		cmp	r0, #4096
 2031 0010 12D0     		beq	.L115
1237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 |= FMC_IT;    
1239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Enable the selected FMC_Bank5_6 interrupt */
1241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Enables the interrupt if the refresh error flag is set */
1244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR |= FMC_IT; 
 2032              		.loc 1 1244 7 is_stmt 1 view .LVU775
 2033              		.loc 1 1244 26 is_stmt 0 view .LVU776
 2034 0012 214A     		ldr	r2, .L119
 2035              	.LVL120:
 2036              		.loc 1 1244 26 view .LVU777
 2037 0014 536D     		ldr	r3, [r2, #84]
 2038 0016 1943     		orrs	r1, r1, r3
 2039              	.LVL121:
 2040              		.loc 1 1244 26 view .LVU778
 2041 0018 5165     		str	r1, [r2, #84]
 2042 001a 7047     		bx	lr
 2043              	.LVL122:
ARM GAS  /tmp/ccZrksku.s 			page 61


 2044              	.L113:
1228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2045              		.loc 1 1228 7 is_stmt 1 view .LVU779
1228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2046              		.loc 1 1228 22 is_stmt 0 view .LVU780
 2047 001c 4FF02042 		mov	r2, #-1610612736
 2048              	.LVL123:
1228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2049              		.loc 1 1228 22 view .LVU781
 2050 0020 536E     		ldr	r3, [r2, #100]
 2051 0022 1943     		orrs	r1, r1, r3
 2052              	.LVL124:
1228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2053              		.loc 1 1228 22 view .LVU782
 2054 0024 5166     		str	r1, [r2, #100]
 2055 0026 7047     		bx	lr
 2056              	.LVL125:
 2057              	.L114:
1233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2058              		.loc 1 1233 7 is_stmt 1 view .LVU783
1233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2059              		.loc 1 1233 22 is_stmt 0 view .LVU784
 2060 0028 4FF02042 		mov	r2, #-1610612736
 2061              	.LVL126:
1233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2062              		.loc 1 1233 22 view .LVU785
 2063 002c D2F88430 		ldr	r3, [r2, #132]
 2064 0030 1943     		orrs	r1, r1, r3
 2065              	.LVL127:
1233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2066              		.loc 1 1233 22 view .LVU786
 2067 0032 C2F88410 		str	r1, [r2, #132]
 2068 0036 7047     		bx	lr
 2069              	.LVL128:
 2070              	.L115:
1238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2071              		.loc 1 1238 7 is_stmt 1 view .LVU787
1238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2072              		.loc 1 1238 22 is_stmt 0 view .LVU788
 2073 0038 4FF02042 		mov	r2, #-1610612736
 2074              	.LVL129:
1238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2075              		.loc 1 1238 22 view .LVU789
 2076 003c D2F8A430 		ldr	r3, [r2, #164]
 2077 0040 1943     		orrs	r1, r1, r3
 2078              	.LVL130:
1238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2079              		.loc 1 1238 22 view .LVU790
 2080 0042 C2F8A410 		str	r1, [r2, #164]
 2081 0046 7047     		bx	lr
 2082              	.LVL131:
 2083              	.L105:
1245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank2 interrupts */
ARM GAS  /tmp/ccZrksku.s 			page 62


1250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     if(FMC_Bank == FMC_Bank2_NAND)
 2084              		.loc 1 1250 5 is_stmt 1 view .LVU791
 2085              		.loc 1 1250 7 is_stmt 0 view .LVU792
 2086 0048 1028     		cmp	r0, #16
 2087 004a 0BD0     		beq	.L116
1251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       
1253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank2->SR2 &= (uint32_t)~FMC_IT;
1254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank3 interrupts */
1256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if (FMC_Bank == FMC_Bank3_NAND)
 2088              		.loc 1 1256 10 is_stmt 1 view .LVU793
 2089              		.loc 1 1256 13 is_stmt 0 view .LVU794
 2090 004c B0F5807F 		cmp	r0, #256
 2091 0050 0FD0     		beq	.L117
1257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank3->SR3 &= (uint32_t)~FMC_IT;
1259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank4 interrupts */
1261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else if(FMC_Bank == FMC_Bank4_PCCARD)
 2092              		.loc 1 1261 10 is_stmt 1 view .LVU795
 2093              		.loc 1 1261 12 is_stmt 0 view .LVU796
 2094 0052 B0F5805F 		cmp	r0, #4096
 2095 0056 15D0     		beq	.L118
1262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank4->SR4 &= (uint32_t)~FMC_IT;    
1264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     /* Disable the selected FMC_Bank5_6 interrupt */
1266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     else
1267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     {
1268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       /* Disables the interrupt if the refresh error flag is not set */
1269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****       FMC_Bank5_6->SDRTR &= (uint32_t)~FMC_IT; 
 2096              		.loc 1 1269 7 is_stmt 1 view .LVU797
 2097              		.loc 1 1269 26 is_stmt 0 view .LVU798
 2098 0058 0F4A     		ldr	r2, .L119
 2099              	.LVL132:
 2100              		.loc 1 1269 26 view .LVU799
 2101 005a 536D     		ldr	r3, [r2, #84]
 2102 005c 23EA0101 		bic	r1, r3, r1
 2103              	.LVL133:
 2104              		.loc 1 1269 26 view .LVU800
 2105 0060 5165     		str	r1, [r2, #84]
1270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
1271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2106              		.loc 1 1272 1 view .LVU801
 2107 0062 7047     		bx	lr
 2108              	.LVL134:
 2109              	.L116:
1253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2110              		.loc 1 1253 7 is_stmt 1 view .LVU802
1253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2111              		.loc 1 1253 22 is_stmt 0 view .LVU803
 2112 0064 4FF02042 		mov	r2, #-1610612736
 2113              	.LVL135:
1253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2114              		.loc 1 1253 22 view .LVU804
ARM GAS  /tmp/ccZrksku.s 			page 63


 2115 0068 536E     		ldr	r3, [r2, #100]
 2116 006a 23EA0101 		bic	r1, r3, r1
 2117              	.LVL136:
1253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2118              		.loc 1 1253 22 view .LVU805
 2119 006e 5166     		str	r1, [r2, #100]
 2120 0070 7047     		bx	lr
 2121              	.LVL137:
 2122              	.L117:
1258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2123              		.loc 1 1258 7 is_stmt 1 view .LVU806
1258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2124              		.loc 1 1258 22 is_stmt 0 view .LVU807
 2125 0072 4FF02042 		mov	r2, #-1610612736
 2126              	.LVL138:
1258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2127              		.loc 1 1258 22 view .LVU808
 2128 0076 D2F88430 		ldr	r3, [r2, #132]
 2129 007a 23EA0101 		bic	r1, r3, r1
 2130              	.LVL139:
1258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2131              		.loc 1 1258 22 view .LVU809
 2132 007e C2F88410 		str	r1, [r2, #132]
 2133 0082 7047     		bx	lr
 2134              	.LVL140:
 2135              	.L118:
1263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2136              		.loc 1 1263 7 is_stmt 1 view .LVU810
1263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2137              		.loc 1 1263 22 is_stmt 0 view .LVU811
 2138 0084 4FF02042 		mov	r2, #-1610612736
 2139              	.LVL141:
1263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2140              		.loc 1 1263 22 view .LVU812
 2141 0088 D2F8A430 		ldr	r3, [r2, #164]
 2142 008c 23EA0101 		bic	r1, r3, r1
 2143              	.LVL142:
1263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     }
 2144              		.loc 1 1263 22 view .LVU813
 2145 0090 C2F8A410 		str	r1, [r2, #164]
 2146 0094 7047     		bx	lr
 2147              	.L120:
 2148 0096 00BF     		.align	2
 2149              	.L119:
 2150 0098 000100A0 		.word	-1610612480
 2151              		.cfi_endproc
 2152              	.LFE145:
 2154              		.section	.text.FMC_GetFlagStatus,"ax",%progbits
 2155              		.align	1
 2156              		.global	FMC_GetFlagStatus
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	FMC_GetFlagStatus:
 2162              	.LVL143:
 2163              	.LFB146:
1273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
ARM GAS  /tmp/ccZrksku.s 			page 64


1274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC flag is set or not.
1276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM 
1283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM | FMC_Bank2_SDRAM: FMC Bank1 or Bank2 SDRAM    
1284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to check.
1285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FEMPT: Fifo empty Flag.
1290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.
1291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Busy: Busy status Flag.     
1292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_FLAG (SET or RESET).
1293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2164              		.loc 1 1295 1 is_stmt 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168              		@ link register save eliminated.
1296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   FlagStatus bitstatus = RESET;
 2169              		.loc 1 1296 3 view .LVU815
1297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x00000000;
 2170              		.loc 1 1297 3 view .LVU816
1298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
 2171              		.loc 1 1300 3 view .LVU817
1301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_FLAG(FMC_FLAG));
 2172              		.loc 1 1301 3 view .LVU818
1302:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1303:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2173              		.loc 1 1303 3 view .LVU819
 2174              		.loc 1 1303 5 is_stmt 0 view .LVU820
 2175 0000 1028     		cmp	r0, #16
 2176 0002 08D0     		beq	.L128
1304:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1306:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1307:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2177              		.loc 1 1307 8 is_stmt 1 view .LVU821
 2178              		.loc 1 1307 10 is_stmt 0 view .LVU822
 2179 0004 B0F5807F 		cmp	r0, #256
 2180 0008 0DD0     		beq	.L129
1308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1311:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2181              		.loc 1 1311 8 is_stmt 1 view .LVU823
 2182              		.loc 1 1311 10 is_stmt 0 view .LVU824
ARM GAS  /tmp/ccZrksku.s 			page 65


 2183 000a B0F5805F 		cmp	r0, #4096
 2184 000e 0FD0     		beq	.L130
1312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
1314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1315:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else 
1316:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1317:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDSR;
 2185              		.loc 1 1317 5 is_stmt 1 view .LVU825
 2186              		.loc 1 1317 11 is_stmt 0 view .LVU826
 2187 0010 0B4B     		ldr	r3, .L131
 2188 0012 9B6D     		ldr	r3, [r3, #88]
 2189              	.LVL144:
 2190              		.loc 1 1317 11 view .LVU827
 2191 0014 02E0     		b	.L123
 2192              	.LVL145:
 2193              	.L128:
1305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2194              		.loc 1 1305 5 is_stmt 1 view .LVU828
1305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2195              		.loc 1 1305 11 is_stmt 0 view .LVU829
 2196 0016 4FF02043 		mov	r3, #-1610612736
 2197 001a 5B6E     		ldr	r3, [r3, #100]
 2198              	.LVL146:
 2199              	.L123:
1318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1319:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Get the flag status */
1321:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((tmpsr & FMC_FLAG) != FMC_FLAG )
 2200              		.loc 1 1321 3 is_stmt 1 view .LVU830
 2201              		.loc 1 1321 6 is_stmt 0 view .LVU831
 2202 001c 31EA0303 		bics	r3, r1, r3
 2203              	.LVL147:
 2204              		.loc 1 1321 6 view .LVU832
 2205 0020 0BD0     		beq	.L127
1322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1323:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
 2206              		.loc 1 1323 15 view .LVU833
 2207 0022 0020     		movs	r0, #0
 2208              	.LVL148:
 2209              		.loc 1 1323 15 view .LVU834
 2210 0024 7047     		bx	lr
 2211              	.LVL149:
 2212              	.L129:
1309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2213              		.loc 1 1309 5 is_stmt 1 view .LVU835
1309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2214              		.loc 1 1309 11 is_stmt 0 view .LVU836
 2215 0026 4FF02043 		mov	r3, #-1610612736
 2216 002a D3F88430 		ldr	r3, [r3, #132]
 2217              	.LVL150:
1309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2218              		.loc 1 1309 11 view .LVU837
 2219 002e F5E7     		b	.L123
 2220              	.LVL151:
 2221              	.L130:
1313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
ARM GAS  /tmp/ccZrksku.s 			page 66


 2222              		.loc 1 1313 5 is_stmt 1 view .LVU838
1313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2223              		.loc 1 1313 11 is_stmt 0 view .LVU839
 2224 0030 4FF02043 		mov	r3, #-1610612736
 2225 0034 D3F8A430 		ldr	r3, [r3, #164]
 2226              	.LVL152:
1313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2227              		.loc 1 1313 11 view .LVU840
 2228 0038 F0E7     		b	.L123
 2229              	.LVL153:
 2230              	.L127:
1324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1325:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1327:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
 2231              		.loc 1 1327 15 view .LVU841
 2232 003a 0120     		movs	r0, #1
 2233              	.LVL154:
1328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1329:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Return the flag status */
1330:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus;
 2234              		.loc 1 1330 3 is_stmt 1 view .LVU842
1331:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2235              		.loc 1 1331 1 is_stmt 0 view .LVU843
 2236 003c 7047     		bx	lr
 2237              	.L132:
 2238 003e 00BF     		.align	2
 2239              	.L131:
 2240 0040 000100A0 		.word	-1610612480
 2241              		.cfi_endproc
 2242              	.LFE146:
 2244              		.section	.text.FMC_ClearFlag,"ax",%progbits
 2245              		.align	1
 2246              		.global	FMC_ClearFlag
 2247              		.syntax unified
 2248              		.thumb
 2249              		.thumb_func
 2251              	FMC_ClearFlag:
 2252              	.LVL155:
 2253              	.LFB147:
1332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1333:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's pending flags.
1335:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1337:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1339:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1341:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM  
1342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_FLAG: specifies the flag to clear.
1343:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_RisingEdge: Rising edge detection Flag.
1345:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Level: Level detection Flag.
1346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_FallingEdge: Falling edge detection Flag.
1347:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_FLAG_Refresh: Refresh error Flag.  
1348:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
ARM GAS  /tmp/ccZrksku.s 			page 67


1349:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1350:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)
1351:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2254              		.loc 1 1351 1 is_stmt 1 view -0
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 0
 2257              		@ frame_needed = 0, uses_anonymous_args = 0
 2258              		@ link register save eliminated.
1352:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****  /* Check the parameters */
1353:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GETFLAG_BANK(FMC_Bank));
 2259              		.loc 1 1353 3 view .LVU845
1354:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_CLEAR_FLAG(FMC_FLAG)) ;
 2260              		.loc 1 1354 3 view .LVU846
1355:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1356:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2261              		.loc 1 1356 3 view .LVU847
 2262              		.loc 1 1356 5 is_stmt 0 view .LVU848
 2263 0000 1028     		cmp	r0, #16
 2264 0002 0BD0     		beq	.L138
1357:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= (~FMC_FLAG); 
1359:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1360:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2265              		.loc 1 1360 8 is_stmt 1 view .LVU849
 2266              		.loc 1 1360 10 is_stmt 0 view .LVU850
 2267 0004 B0F5807F 		cmp	r0, #256
 2268 0008 0FD0     		beq	.L139
1361:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= (~FMC_FLAG);
1363:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1364:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2269              		.loc 1 1364 8 is_stmt 1 view .LVU851
 2270              		.loc 1 1364 10 is_stmt 0 view .LVU852
 2271 000a B0F5805F 		cmp	r0, #4096
 2272 000e 15D0     		beq	.L140
1365:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= (~FMC_FLAG);
1367:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1368:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1369:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1370:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1371:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR &= (~FMC_FLAG);
 2273              		.loc 1 1371 5 is_stmt 1 view .LVU853
 2274              		.loc 1 1371 24 is_stmt 0 view .LVU854
 2275 0010 0F4A     		ldr	r2, .L141
 2276 0012 536D     		ldr	r3, [r2, #84]
 2277 0014 23EA0101 		bic	r1, r3, r1
 2278              	.LVL156:
 2279              		.loc 1 1371 24 view .LVU855
 2280 0018 5165     		str	r1, [r2, #84]
1372:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1373:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1374:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2281              		.loc 1 1374 1 view .LVU856
 2282 001a 7047     		bx	lr
 2283              	.LVL157:
 2284              	.L138:
ARM GAS  /tmp/ccZrksku.s 			page 68


1358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2285              		.loc 1 1358 5 is_stmt 1 view .LVU857
1358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2286              		.loc 1 1358 20 is_stmt 0 view .LVU858
 2287 001c 4FF02042 		mov	r2, #-1610612736
 2288 0020 536E     		ldr	r3, [r2, #100]
 2289 0022 23EA0101 		bic	r1, r3, r1
 2290              	.LVL158:
1358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2291              		.loc 1 1358 20 view .LVU859
 2292 0026 5166     		str	r1, [r2, #100]
 2293 0028 7047     		bx	lr
 2294              	.LVL159:
 2295              	.L139:
1362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2296              		.loc 1 1362 5 is_stmt 1 view .LVU860
1362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2297              		.loc 1 1362 20 is_stmt 0 view .LVU861
 2298 002a 4FF02042 		mov	r2, #-1610612736
 2299 002e D2F88430 		ldr	r3, [r2, #132]
 2300 0032 23EA0101 		bic	r1, r3, r1
 2301              	.LVL160:
1362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2302              		.loc 1 1362 20 view .LVU862
 2303 0036 C2F88410 		str	r1, [r2, #132]
 2304 003a 7047     		bx	lr
 2305              	.LVL161:
 2306              	.L140:
1366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2307              		.loc 1 1366 5 is_stmt 1 view .LVU863
1366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2308              		.loc 1 1366 20 is_stmt 0 view .LVU864
 2309 003c 4FF02042 		mov	r2, #-1610612736
 2310 0040 D2F8A430 		ldr	r3, [r2, #164]
 2311 0044 23EA0101 		bic	r1, r3, r1
 2312              	.LVL162:
1366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2313              		.loc 1 1366 20 view .LVU865
 2314 0048 C2F8A410 		str	r1, [r2, #164]
 2315 004c 7047     		bx	lr
 2316              	.L142:
 2317 004e 00BF     		.align	2
 2318              	.L141:
 2319 0050 000100A0 		.word	-1610612480
 2320              		.cfi_endproc
 2321              	.LFE147:
 2323              		.section	.text.FMC_GetITStatus,"ax",%progbits
 2324              		.align	1
 2325              		.global	FMC_GetITStatus
 2326              		.syntax unified
 2327              		.thumb
 2328              		.thumb_func
 2330              	FMC_GetITStatus:
 2331              	.LVL163:
 2332              	.LFB148:
1375:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1376:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
ARM GAS  /tmp/ccZrksku.s 			page 69


1377:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Checks whether the specified FMC interrupt has occurred or not.
1378:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1379:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1380:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1381:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1382:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1383:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1384:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1385:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the FMC interrupt source to check.
1386:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
1387:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1388:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1389:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1390:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.    
1391:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval The new state of FMC_IT (SET or RESET).
1392:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1393:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)
1394:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2333              		.loc 1 1394 1 is_stmt 1 view -0
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 0
 2336              		@ frame_needed = 0, uses_anonymous_args = 0
 2337              		@ link register save eliminated.
 2338              		.loc 1 1394 1 is_stmt 0 view .LVU867
 2339 0000 10B4     		push	{r4}
 2340              		.cfi_def_cfa_offset 4
 2341              		.cfi_offset 4, -4
1395:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   ITStatus bitstatus = RESET;
 2342              		.loc 1 1395 3 is_stmt 1 view .LVU868
 2343              	.LVL164:
1396:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr = 0x0;
 2344              		.loc 1 1396 3 view .LVU869
1397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t tmpsr2 = 0x0;
 2345              		.loc 1 1397 3 view .LVU870
1398:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2346              		.loc 1 1398 3 view .LVU871
1399:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itenable = 0x0; 
 2347              		.loc 1 1399 3 view .LVU872
1400:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1401:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1402:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2348              		.loc 1 1402 3 view .LVU873
1403:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_GET_IT(FMC_IT));
 2349              		.loc 1 1403 3 view .LVU874
1404:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1405:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2350              		.loc 1 1405 3 view .LVU875
 2351              		.loc 1 1405 5 is_stmt 0 view .LVU876
 2352 0002 1028     		cmp	r0, #16
 2353 0004 09D0     		beq	.L154
1406:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1407:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank2->SR2;
1408:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1409:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2354              		.loc 1 1409 8 is_stmt 1 view .LVU877
 2355              		.loc 1 1409 10 is_stmt 0 view .LVU878
 2356 0006 B0F5807F 		cmp	r0, #256
ARM GAS  /tmp/ccZrksku.s 			page 70


 2357 000a 14D0     		beq	.L155
1410:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1411:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank3->SR3;
1412:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1413:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2358              		.loc 1 1413 8 is_stmt 1 view .LVU879
 2359              		.loc 1 1413 10 is_stmt 0 view .LVU880
 2360 000c B0F5805F 		cmp	r0, #4096
 2361 0010 17D0     		beq	.L156
1414:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1415:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank4->SR4;
1416:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1417:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1418:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1419:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr = FMC_Bank5_6->SDRTR;
 2362              		.loc 1 1420 5 is_stmt 1 view .LVU881
 2363              		.loc 1 1420 11 is_stmt 0 view .LVU882
 2364 0012 134A     		ldr	r2, .L158
 2365 0014 536D     		ldr	r3, [r2, #84]
 2366              	.LVL165:
1421:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     tmpsr2 = FMC_Bank5_6->SDSR;
 2367              		.loc 1 1421 5 is_stmt 1 view .LVU883
 2368              		.loc 1 1421 12 is_stmt 0 view .LVU884
 2369 0016 946D     		ldr	r4, [r2, #88]
 2370              	.LVL166:
 2371              		.loc 1 1421 12 view .LVU885
 2372 0018 03E0     		b	.L145
 2373              	.LVL167:
 2374              	.L154:
1407:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2375              		.loc 1 1407 5 is_stmt 1 view .LVU886
1407:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2376              		.loc 1 1407 11 is_stmt 0 view .LVU887
 2377 001a 4FF02043 		mov	r3, #-1610612736
 2378 001e 5B6E     		ldr	r3, [r3, #100]
 2379              	.LVL168:
1397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2380              		.loc 1 1397 12 view .LVU888
 2381 0020 0024     		movs	r4, #0
 2382              	.LVL169:
 2383              	.L145:
1422:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   } 
1423:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1424:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the IT enable bit status*/
1425:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   itenable = tmpsr & FMC_IT;
 2384              		.loc 1 1425 3 is_stmt 1 view .LVU889
 2385              		.loc 1 1425 12 is_stmt 0 view .LVU890
 2386 0022 03EA0102 		and	r2, r3, r1
 2387              	.LVL170:
1426:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1427:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* get the corresponding IT Flag status*/
1428:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if((FMC_Bank == FMC_Bank1_SDRAM) || (FMC_Bank == FMC_Bank2_SDRAM))
 2388              		.loc 1 1428 3 is_stmt 1 view .LVU891
 2389              		.loc 1 1428 5 is_stmt 0 view .LVU892
 2390 0026 0128     		cmp	r0, #1
 2391 0028 11D9     		bls	.L157
ARM GAS  /tmp/ccZrksku.s 			page 71


1429:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr2 & FMC_SDSR_RE;  
1431:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
1432:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1433:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1434:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     itstatus = tmpsr & (FMC_IT >> 3);  
 2392              		.loc 1 1434 5 is_stmt 1 view .LVU893
 2393              		.loc 1 1434 14 is_stmt 0 view .LVU894
 2394 002a 03EAD101 		and	r1, r3, r1, lsr #3
 2395              	.LVL171:
 2396              	.L149:
1435:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   
1437:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 2397              		.loc 1 1437 3 is_stmt 1 view .LVU895
 2398              		.loc 1 1437 6 is_stmt 0 view .LVU896
 2399 002e 89B1     		cbz	r1, .L151
 2400              		.loc 1 1437 38 discriminator 1 view .LVU897
 2401 0030 A2B9     		cbnz	r2, .L152
1438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1439:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = SET;
1440:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1442:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1443:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     bitstatus = RESET;
 2402              		.loc 1 1443 15 view .LVU898
 2403 0032 0020     		movs	r0, #0
 2404              	.LVL172:
 2405              		.loc 1 1443 15 view .LVU899
 2406 0034 0FE0     		b	.L150
 2407              	.LVL173:
 2408              	.L155:
1411:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2409              		.loc 1 1411 5 is_stmt 1 view .LVU900
1411:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2410              		.loc 1 1411 11 is_stmt 0 view .LVU901
 2411 0036 4FF02043 		mov	r3, #-1610612736
 2412 003a D3F88430 		ldr	r3, [r3, #132]
 2413              	.LVL174:
1397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2414              		.loc 1 1397 12 view .LVU902
 2415 003e 0024     		movs	r4, #0
 2416 0040 EFE7     		b	.L145
 2417              	.LVL175:
 2418              	.L156:
1415:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2419              		.loc 1 1415 5 is_stmt 1 view .LVU903
1415:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2420              		.loc 1 1415 11 is_stmt 0 view .LVU904
 2421 0042 4FF02043 		mov	r3, #-1610612736
 2422 0046 D3F8A430 		ldr	r3, [r3, #164]
 2423              	.LVL176:
1397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   uint32_t itstatus = 0x0;
 2424              		.loc 1 1397 12 view .LVU905
 2425 004a 0024     		movs	r4, #0
 2426 004c E9E7     		b	.L145
 2427              	.LVL177:
ARM GAS  /tmp/ccZrksku.s 			page 72


 2428              	.L157:
1430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2429              		.loc 1 1430 5 is_stmt 1 view .LVU906
1430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2430              		.loc 1 1430 14 is_stmt 0 view .LVU907
 2431 004e 04F00101 		and	r1, r4, #1
 2432              	.LVL178:
1430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }           
 2433              		.loc 1 1430 14 view .LVU908
 2434 0052 ECE7     		b	.L149
 2435              	.L151:
 2436              		.loc 1 1443 15 view .LVU909
 2437 0054 0020     		movs	r0, #0
 2438              	.LVL179:
 2439              	.L150:
1444:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1445:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   return bitstatus; 
 2440              		.loc 1 1445 3 is_stmt 1 view .LVU910
1446:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2441              		.loc 1 1446 1 is_stmt 0 view .LVU911
 2442 0056 5DF8044B 		ldr	r4, [sp], #4
 2443              		.cfi_remember_state
 2444              		.cfi_restore 4
 2445              		.cfi_def_cfa_offset 0
 2446              	.LVL180:
 2447              		.loc 1 1446 1 view .LVU912
 2448 005a 7047     		bx	lr
 2449              	.LVL181:
 2450              	.L152:
 2451              		.cfi_restore_state
1439:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2452              		.loc 1 1439 15 view .LVU913
 2453 005c 0120     		movs	r0, #1
 2454              	.LVL182:
1439:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2455              		.loc 1 1439 15 view .LVU914
 2456 005e FAE7     		b	.L150
 2457              	.L159:
 2458              		.align	2
 2459              	.L158:
 2460 0060 000100A0 		.word	-1610612480
 2461              		.cfi_endproc
 2462              	.LFE148:
 2464              		.section	.text.FMC_ClearITPendingBit,"ax",%progbits
 2465              		.align	1
 2466              		.global	FMC_ClearITPendingBit
 2467              		.syntax unified
 2468              		.thumb
 2469              		.thumb_func
 2471              	FMC_ClearITPendingBit:
 2472              	.LVL183:
 2473              	.LFB149:
1447:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** 
1448:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** /**
1449:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @brief  Clears the FMC's interrupt pending bits.
1450:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_Bank: specifies the FMC Bank to be used
1451:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/ccZrksku.s 			page 73


1452:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_NAND: FMC Bank2 NAND 
1453:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank3_NAND: FMC Bank3 NAND
1454:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank4_PCCARD: FMC Bank4 PCCARD
1455:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank1_SDRAM: FMC Bank1 SDRAM 
1456:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_Bank2_SDRAM: FMC Bank2 SDRAM   
1457:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @param  FMC_IT: specifies the interrupt pending bit to clear.
1458:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *          This parameter can be any combination of the following values:
1459:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_RisingEdge: Rising edge detection interrupt. 
1460:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Level: Level edge detection interrupt.
1461:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_FallingEdge: Falling edge detection interrupt.
1462:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   *            @arg FMC_IT_Refresh: Refresh error detection interrupt.  
1463:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   * @retval None
1464:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   */
1465:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)
1466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** {
 2474              		.loc 1 1466 1 is_stmt 1 view -0
 2475              		.cfi_startproc
 2476              		@ args = 0, pretend = 0, frame = 0
 2477              		@ frame_needed = 0, uses_anonymous_args = 0
 2478              		@ link register save eliminated.
1467:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* Check the parameters */
1468:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT_BANK(FMC_Bank));
 2479              		.loc 1 1468 3 view .LVU916
1469:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   assert_param(IS_FMC_IT(FMC_IT));
 2480              		.loc 1 1469 3 view .LVU917
1470:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     
1471:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   if(FMC_Bank == FMC_Bank2_NAND)
 2481              		.loc 1 1471 3 view .LVU918
 2482              		.loc 1 1471 5 is_stmt 0 view .LVU919
 2483 0000 1028     		cmp	r0, #16
 2484 0002 0BD0     		beq	.L165
1472:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank2->SR2 &= ~(FMC_IT >> 3); 
1474:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
1475:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank3_NAND)
 2485              		.loc 1 1475 8 is_stmt 1 view .LVU920
 2486              		.loc 1 1475 10 is_stmt 0 view .LVU921
 2487 0004 B0F5807F 		cmp	r0, #256
 2488 0008 0FD0     		beq	.L166
1476:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank3->SR3 &= ~(FMC_IT >> 3);
1478:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1479:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else if(FMC_Bank == FMC_Bank4_PCCARD)
 2489              		.loc 1 1479 8 is_stmt 1 view .LVU922
 2490              		.loc 1 1479 10 is_stmt 0 view .LVU923
 2491 000a B0F5805F 		cmp	r0, #4096
 2492 000e 15D0     		beq	.L167
1480:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank4->SR4 &= ~(FMC_IT >> 3);
1482:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1483:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   /* FMC_Bank5_6 SDRAM*/
1484:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   else
1485:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   {
1486:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****     FMC_Bank5_6->SDRTR |= FMC_SDRTR_CRE;
 2493              		.loc 1 1486 5 is_stmt 1 view .LVU924
 2494              		.loc 1 1486 24 is_stmt 0 view .LVU925
 2495 0010 0F4A     		ldr	r2, .L168
ARM GAS  /tmp/ccZrksku.s 			page 74


 2496 0012 536D     		ldr	r3, [r2, #84]
 2497 0014 43F00103 		orr	r3, r3, #1
 2498 0018 5365     		str	r3, [r2, #84]
1487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
1488:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c **** }
 2499              		.loc 1 1488 1 view .LVU926
 2500 001a 7047     		bx	lr
 2501              	.L165:
1473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2502              		.loc 1 1473 5 is_stmt 1 view .LVU927
1473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2503              		.loc 1 1473 20 is_stmt 0 view .LVU928
 2504 001c 4FF02042 		mov	r2, #-1610612736
 2505 0020 536E     		ldr	r3, [r2, #100]
 2506 0022 23EAD101 		bic	r1, r3, r1, lsr #3
 2507              	.LVL184:
1473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }  
 2508              		.loc 1 1473 20 view .LVU929
 2509 0026 5166     		str	r1, [r2, #100]
 2510 0028 7047     		bx	lr
 2511              	.LVL185:
 2512              	.L166:
1477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2513              		.loc 1 1477 5 is_stmt 1 view .LVU930
1477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2514              		.loc 1 1477 20 is_stmt 0 view .LVU931
 2515 002a 4FF02042 		mov	r2, #-1610612736
 2516 002e D2F88430 		ldr	r3, [r2, #132]
 2517 0032 23EAD101 		bic	r1, r3, r1, lsr #3
 2518              	.LVL186:
1477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2519              		.loc 1 1477 20 view .LVU932
 2520 0036 C2F88410 		str	r1, [r2, #132]
 2521 003a 7047     		bx	lr
 2522              	.LVL187:
 2523              	.L167:
1481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2524              		.loc 1 1481 5 is_stmt 1 view .LVU933
1481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2525              		.loc 1 1481 20 is_stmt 0 view .LVU934
 2526 003c 4FF02042 		mov	r2, #-1610612736
 2527 0040 D2F8A430 		ldr	r3, [r2, #164]
 2528 0044 23EAD101 		bic	r1, r3, r1, lsr #3
 2529              	.LVL188:
1481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c ****   }
 2530              		.loc 1 1481 20 view .LVU935
 2531 0048 C2F8A410 		str	r1, [r2, #164]
 2532 004c 7047     		bx	lr
 2533              	.L169:
 2534 004e 00BF     		.align	2
 2535              	.L168:
 2536 0050 000100A0 		.word	-1610612480
 2537              		.cfi_endproc
 2538              	.LFE149:
 2540              		.global	FMC_DefaultTimingStruct
 2541              		.section	.rodata.FMC_DefaultTimingStruct,"a"
 2542              		.align	2
ARM GAS  /tmp/ccZrksku.s 			page 75


 2543              		.set	.LANCHOR0,. + 0
 2546              	FMC_DefaultTimingStruct:
 2547 0000 0F000000 		.word	15
 2548 0004 0F000000 		.word	15
 2549 0008 FF000000 		.word	255
 2550 000c 0F000000 		.word	15
 2551 0010 0F000000 		.word	15
 2552 0014 0F000000 		.word	15
 2553 0018 00000000 		.word	0
 2554              		.text
 2555              	.Letext0:
 2556              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 2557              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 2558              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2559              		.file 5 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h"
ARM GAS  /tmp/ccZrksku.s 			page 76


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_fmc.c
     /tmp/ccZrksku.s:20     .text.FMC_NORSRAMDeInit:0000000000000000 $t
     /tmp/ccZrksku.s:26     .text.FMC_NORSRAMDeInit:0000000000000000 FMC_NORSRAMDeInit
     /tmp/ccZrksku.s:75     .text.FMC_NORSRAMInit:0000000000000000 $t
     /tmp/ccZrksku.s:81     .text.FMC_NORSRAMInit:0000000000000000 FMC_NORSRAMInit
     /tmp/ccZrksku.s:350    .text.FMC_NORSRAMInit:0000000000000110 $d
     /tmp/ccZrksku.s:356    .text.FMC_NORSRAMStructInit:0000000000000000 $t
     /tmp/ccZrksku.s:362    .text.FMC_NORSRAMStructInit:0000000000000000 FMC_NORSRAMStructInit
     /tmp/ccZrksku.s:429    .text.FMC_NORSRAMStructInit:0000000000000034 $d
     /tmp/ccZrksku.s:434    .text.FMC_NORSRAMCmd:0000000000000000 $t
     /tmp/ccZrksku.s:440    .text.FMC_NORSRAMCmd:0000000000000000 FMC_NORSRAMCmd
     /tmp/ccZrksku.s:475    .text.FMC_NORSRAMCmd:0000000000000028 $d
     /tmp/ccZrksku.s:480    .text.FMC_NANDDeInit:0000000000000000 $t
     /tmp/ccZrksku.s:486    .text.FMC_NANDDeInit:0000000000000000 FMC_NANDDeInit
     /tmp/ccZrksku.s:539    .text.FMC_NANDInit:0000000000000000 $t
     /tmp/ccZrksku.s:545    .text.FMC_NANDInit:0000000000000000 FMC_NANDInit
     /tmp/ccZrksku.s:745    .text.FMC_NANDInit:00000000000000b4 $d
     /tmp/ccZrksku.s:750    .text.FMC_NANDStructInit:0000000000000000 $t
     /tmp/ccZrksku.s:756    .text.FMC_NANDStructInit:0000000000000000 FMC_NANDStructInit
     /tmp/ccZrksku.s:834    .text.FMC_NANDCmd:0000000000000000 $t
     /tmp/ccZrksku.s:840    .text.FMC_NANDCmd:0000000000000000 FMC_NANDCmd
     /tmp/ccZrksku.s:903    .text.FMC_NANDCmd:000000000000004c $d
     /tmp/ccZrksku.s:908    .text.FMC_NANDECCCmd:0000000000000000 $t
     /tmp/ccZrksku.s:914    .text.FMC_NANDECCCmd:0000000000000000 FMC_NANDECCCmd
     /tmp/ccZrksku.s:977    .text.FMC_NANDECCCmd:000000000000004c $d
     /tmp/ccZrksku.s:982    .text.FMC_GetECC:0000000000000000 $t
     /tmp/ccZrksku.s:988    .text.FMC_GetECC:0000000000000000 FMC_GetECC
     /tmp/ccZrksku.s:1022   .text.FMC_PCCARDDeInit:0000000000000000 $t
     /tmp/ccZrksku.s:1028   .text.FMC_PCCARDDeInit:0000000000000000 FMC_PCCARDDeInit
     /tmp/ccZrksku.s:1060   .text.FMC_PCCARDInit:0000000000000000 $t
     /tmp/ccZrksku.s:1066   .text.FMC_PCCARDInit:0000000000000000 FMC_PCCARDInit
     /tmp/ccZrksku.s:1210   .text.FMC_PCCARDStructInit:0000000000000000 $t
     /tmp/ccZrksku.s:1216   .text.FMC_PCCARDStructInit:0000000000000000 FMC_PCCARDStructInit
     /tmp/ccZrksku.s:1301   .text.FMC_PCCARDCmd:0000000000000000 $t
     /tmp/ccZrksku.s:1307   .text.FMC_PCCARDCmd:0000000000000000 FMC_PCCARDCmd
     /tmp/ccZrksku.s:1339   .text.FMC_PCCARDCmd:0000000000000028 $d
     /tmp/ccZrksku.s:1344   .text.FMC_SDRAMDeInit:0000000000000000 $t
     /tmp/ccZrksku.s:1350   .text.FMC_SDRAMDeInit:0000000000000000 FMC_SDRAMDeInit
     /tmp/ccZrksku.s:1390   .text.FMC_SDRAMDeInit:0000000000000024 $d
     /tmp/ccZrksku.s:1395   .text.FMC_SDRAMInit:0000000000000000 $t
     /tmp/ccZrksku.s:1401   .text.FMC_SDRAMInit:0000000000000000 FMC_SDRAMInit
     /tmp/ccZrksku.s:1692   .text.FMC_SDRAMInit:000000000000010c $d
     /tmp/ccZrksku.s:1697   .text.FMC_SDRAMStructInit:0000000000000000 $t
     /tmp/ccZrksku.s:1703   .text.FMC_SDRAMStructInit:0000000000000000 FMC_SDRAMStructInit
     /tmp/ccZrksku.s:1787   .text.FMC_SDRAMCmdConfig:0000000000000000 $t
     /tmp/ccZrksku.s:1793   .text.FMC_SDRAMCmdConfig:0000000000000000 FMC_SDRAMCmdConfig
     /tmp/ccZrksku.s:1833   .text.FMC_SDRAMCmdConfig:000000000000001c $d
     /tmp/ccZrksku.s:1838   .text.FMC_GetModeStatus:0000000000000000 $t
     /tmp/ccZrksku.s:1844   .text.FMC_GetModeStatus:0000000000000000 FMC_GetModeStatus
     /tmp/ccZrksku.s:1885   .text.FMC_GetModeStatus:0000000000000018 $d
     /tmp/ccZrksku.s:1890   .text.FMC_SetRefreshCount:0000000000000000 $t
     /tmp/ccZrksku.s:1896   .text.FMC_SetRefreshCount:0000000000000000 FMC_SetRefreshCount
     /tmp/ccZrksku.s:1916   .text.FMC_SetRefreshCount:000000000000000c $d
     /tmp/ccZrksku.s:1921   .text.FMC_SetAutoRefresh_Number:0000000000000000 $t
     /tmp/ccZrksku.s:1927   .text.FMC_SetAutoRefresh_Number:0000000000000000 FMC_SetAutoRefresh_Number
     /tmp/ccZrksku.s:1947   .text.FMC_SetAutoRefresh_Number:000000000000000c $d
ARM GAS  /tmp/ccZrksku.s 			page 77


     /tmp/ccZrksku.s:1952   .text.FMC_SDRAMWriteProtectionConfig:0000000000000000 $t
     /tmp/ccZrksku.s:1958   .text.FMC_SDRAMWriteProtectionConfig:0000000000000000 FMC_SDRAMWriteProtectionConfig
     /tmp/ccZrksku.s:2000   .text.FMC_ITConfig:0000000000000000 $t
     /tmp/ccZrksku.s:2006   .text.FMC_ITConfig:0000000000000000 FMC_ITConfig
     /tmp/ccZrksku.s:2150   .text.FMC_ITConfig:0000000000000098 $d
     /tmp/ccZrksku.s:2155   .text.FMC_GetFlagStatus:0000000000000000 $t
     /tmp/ccZrksku.s:2161   .text.FMC_GetFlagStatus:0000000000000000 FMC_GetFlagStatus
     /tmp/ccZrksku.s:2240   .text.FMC_GetFlagStatus:0000000000000040 $d
     /tmp/ccZrksku.s:2245   .text.FMC_ClearFlag:0000000000000000 $t
     /tmp/ccZrksku.s:2251   .text.FMC_ClearFlag:0000000000000000 FMC_ClearFlag
     /tmp/ccZrksku.s:2319   .text.FMC_ClearFlag:0000000000000050 $d
     /tmp/ccZrksku.s:2324   .text.FMC_GetITStatus:0000000000000000 $t
     /tmp/ccZrksku.s:2330   .text.FMC_GetITStatus:0000000000000000 FMC_GetITStatus
     /tmp/ccZrksku.s:2460   .text.FMC_GetITStatus:0000000000000060 $d
     /tmp/ccZrksku.s:2465   .text.FMC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccZrksku.s:2471   .text.FMC_ClearITPendingBit:0000000000000000 FMC_ClearITPendingBit
     /tmp/ccZrksku.s:2536   .text.FMC_ClearITPendingBit:0000000000000050 $d
     /tmp/ccZrksku.s:2546   .rodata.FMC_DefaultTimingStruct:0000000000000000 FMC_DefaultTimingStruct
     /tmp/ccZrksku.s:2542   .rodata.FMC_DefaultTimingStruct:0000000000000000 $d

NO UNDEFINED SYMBOLS
