;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @12, @10
	ADD 271, 60
	SUB -7, <-120
	SUB @-127, 100
	MOV -17, <-20
	SLT 12, @10
	ADD 271, 60
	ADD #10, 6
	SLT 12, @10
	SLT 12, @10
	SUB #12, @1
	SUB #12, @1
	SLT 30, 909
	SUB @121, 103
	SLT 121, 220
	DAT #-861, #-20
	DAT #-861, #-20
	JMP -861, @-20
	SUB -7, <-120
	ADD #270, 0
	ADD 30, 9
	JMN 100, 60
	DAT #-127, #100
	ADD 271, 60
	SLT 30, 9
	SUB @121, 103
	SUB -7, <-120
	ADD 30, 9
	SPL 0, <402
	ADD 30, 9
	SPL @0, <402
	SPL 0, <402
	DJN <121, 103
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <402
	SLT #10, 6
	SUB @1, @2
	SPL <12, @30
	SPL <12, @30
	SPL <12, @30
	CMP @121, 103
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
