--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml tri_mode_eth_mac_v5_5_example_design.twx
tri_mode_eth_mac_v5_5_example_design.ncd -o
tri_mode_eth_mac_v5_5_example_design.twr
tri_mode_eth_mac_v5_5_example_design.pcf

Design file:              tri_mode_eth_mac_v5_5_example_design.ncd
Physical constraint file: tri_mode_eth_mac_v5_5_example_design.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X112Y244.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.193ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.158ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X111Y245.A1    net (fanout=2)        0.579   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X111Y245.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X111Y245.B5    net (fanout=1)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X111Y245.B     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X112Y244.C5    net (fanout=1)        0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X112Y244.C     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X112Y244.D4    net (fanout=1)        0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X112Y244.CLK   Tas                   0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (0.515ns logic, 1.643ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X106Y242.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.963ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X106Y242.AX    net (fanout=2)        0.116   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X106Y242.CLK   Tdick                 0.002   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.379ns logic, 0.549ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X107Y242.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.811ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.CLK   Tas                   0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.343ns logic, 0.433ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X107Y242.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.303ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.338ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.CLK   Tah         (-Th)     0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.116ns logic, 0.222ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X106Y242.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.386ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.A     Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X106Y242.AX    net (fanout=2)        0.060   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X106Y242.CLK   Tckdi       (-Th)     0.037   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.139ns logic, 0.282ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X112Y244.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.042ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.077ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y243.AQ    Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X107Y242.A2    net (fanout=1)        0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X107Y242.A     Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X111Y245.A1    net (fanout=2)        0.307   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X111Y245.A     Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X111Y245.B5    net (fanout=1)        0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X111Y245.B     Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X112Y244.C5    net (fanout=1)        0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X112Y244.C     Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X112Y244.D4    net (fanout=1)        0.115   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X112Y244.CLK   Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.227ns logic, 0.850ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.324ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.324ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X107Y241.D1    net (fanout=10)       1.459   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X107Y241.D     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X106Y243.CLK   net (fanout=4)        0.397   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.473ns logic, 2.851ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.374ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.374ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X107Y241.D4    net (fanout=10)       1.050   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X107Y241.D     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X106Y243.CLK   net (fanout=4)        0.397   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.345ns logic, 2.029ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.326ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y230.CQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X102Y240.A2    net (fanout=8)        0.938   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X102Y240.AMUX  Tilo                  0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X107Y241.D2    net (fanout=1)        0.587   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X107Y241.D     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X106Y243.CLK   net (fanout=4)        0.397   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.404ns logic, 1.922ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.308ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      -1.298ns (1.384 - 2.682)
  Source Clock:         gt0_rxusrclk2_i rising
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y241.AQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X106Y243.SR    net (fanout=9)        0.601   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X106Y243.CLK   Trck                  0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.374ns logic, 0.601ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X106Y243.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.367ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.810ns (2.114 - 1.304)
  Source Clock:         gt0_rxusrclk2_i rising
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y241.AQ    Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X106Y243.SR    net (fanout=9)        0.299   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X106Y243.CLK   Tremck      (-Th)    -0.044   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.144ns logic, 0.299ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4857 paths analyzed, 763 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.362ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X91Y221.A3), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.327ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y52.DOADO4  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X101Y261.A1    net (fanout=1)        0.710   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<58>
    SLICE_X101Y261.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X116Y261.B2    net (fanout=1)        0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X116Y261.B     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.D4    net (fanout=1)        0.618   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.CMUX  Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X113Y250.A2    net (fanout=1)        0.943   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X113Y250.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X91Y221.A3     net (fanout=1)        1.079   icon_control0<3>
    SLICE_X91Y221.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.327ns (2.175ns logic, 4.152ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y52.DOADO5  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X101Y261.A2    net (fanout=1)        0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<59>
    SLICE_X101Y261.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X116Y261.B2    net (fanout=1)        0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X116Y261.B     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.D4    net (fanout=1)        0.618   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.CMUX  Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X113Y250.A2    net (fanout=1)        0.943   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X113Y250.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X91Y221.A3     net (fanout=1)        1.079   icon_control0<3>
    SLICE_X91Y221.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (2.175ns logic, 4.147ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y52.DOADO7  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/RAMB36_EXP
    SLICE_X101Y261.B1    net (fanout=1)        0.716   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<61>
    SLICE_X101Y261.B     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X116Y261.B4    net (fanout=1)        0.613   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X116Y261.B     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.D4    net (fanout=1)        0.618   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X118Y265.CMUX  Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X113Y250.A2    net (fanout=1)        0.943   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X113Y250.A     Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X91Y221.A3     net (fanout=1)        1.079   icon_control0<3>
    SLICE_X91Y221.CLK    Tas                   0.009   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (2.175ns logic, 3.969ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA (SLICE_X130Y281.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X113Y250.B4    net (fanout=10)       1.805   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X113Y250.BMUX  Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.855ns logic, 4.182ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.726ns logic, 3.474ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.DQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X93Y222.C1     net (fanout=4)        0.475   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.726ns logic, 3.367ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (SLICE_X130Y281.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X113Y250.B4    net (fanout=10)       1.805   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X113Y250.BMUX  Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.855ns logic, 4.182ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.726ns logic, 3.474ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.DQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X93Y222.C1     net (fanout=4)        0.475   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X130Y281.CE    net (fanout=17)       1.382   icon_control0<22>
    SLICE_X130Y281.CLK   Tceck                 0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.726ns logic, 3.367ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X90Y222.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y222.CQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X90Y222.A6     net (fanout=2)        0.065   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<2>
    SLICE_X90Y222.CLK    Tah         (-Th)     0.059   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.041ns logic, 0.065ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X90Y222.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y222.AQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE
    SLICE_X90Y222.A5     net (fanout=2)        0.090   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<0>
    SLICE_X90Y222.CLK    Tah         (-Th)     0.059   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X119Y249.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y249.BMUX  Tshcko                0.127   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    SLICE_X119Y249.C5    net (fanout=1)        0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
    SLICE_X119Y249.CLK   Tah         (-Th)     0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.082ns logic, 0.076ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Location pin: RAMB36_X4Y54.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKU
  Location pin: RAMB36_X4Y54.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP/CLKARDCLKL
  Location pin: RAMB36_X4Y51.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.884ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.D2     net (fanout=3)        1.386   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X74Y245.SR     net (fanout=2)        0.916   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X74Y245.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.547ns logic, 2.302ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.D2     net (fanout=3)        1.386   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X74Y245.SR     net (fanout=2)        0.916   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X74Y245.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.547ns logic, 2.302ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X74Y245.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.D2     net (fanout=3)        1.386   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X74Y245.SR     net (fanout=2)        0.916   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X74Y245.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.547ns logic, 2.302ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.A6     net (fanout=3)        0.590   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X90Y221.CE     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y221.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.098ns logic, 0.965ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.A6     net (fanout=3)        0.590   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X90Y221.CE     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y221.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.098ns logic, 0.965ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X90Y221.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y215.A6     net (fanout=3)        0.590   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X69Y215.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X90Y221.CE     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y221.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.098ns logic, 0.965ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.626ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y171.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y171.B2     net (fanout=3)        0.358   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y171.CLK    Tas                   0.010   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.233ns logic, 0.358ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X55Y171.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y171.BQ     Tcko                  0.100   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y171.B2     net (fanout=3)        0.187   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X55Y171.CLK    Tah         (-Th)     0.032   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.068ns logic, 0.187ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 5059 paths analyzed, 518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X113Y250.B4    net (fanout=10)       1.805   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X113Y250.BMUX  Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.766ns logic, 4.332ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.296ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.637ns logic, 3.624ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.189ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.DQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X93Y222.C1     net (fanout=4)        0.475   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (0.637ns logic, 3.517ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X113Y250.B4    net (fanout=10)       1.805   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X113Y250.BMUX  Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.766ns logic, 4.332ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.296ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.637ns logic, 3.624ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.189ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.DQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X93Y222.C1     net (fanout=4)        0.475   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (0.637ns logic, 3.517ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X132Y281.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y244.DMUX   Tshcko                0.286   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X75Y222.A2     net (fanout=1)        0.995   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X75Y222.AMUX   Tilo                  0.144   U_icon_pro/U0/U_ICON/U_STAT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X113Y250.B4    net (fanout=10)       1.805   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X113Y250.BMUX  Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.766ns logic, 4.332ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.296ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X93Y222.C2     net (fanout=4)        0.582   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.637ns logic, 3.624ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.189ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.154ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y221.DQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X93Y222.C1     net (fanout=4)        0.475   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X93Y222.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X113Y250.B3    net (fanout=10)       1.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X113Y250.BMUX  Tilo                  0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X132Y281.SR    net (fanout=17)       1.532   icon_control0<22>
    SLICE_X132Y281.CLK   Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (0.637ns logic, 3.517ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X106Y245.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.134ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y244.DQ    Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X106Y245.BX    net (fanout=1)        0.107   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X106Y245.CLK   Tckdi       (-Th)     0.038   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.062ns logic, 0.107ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X118Y253.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.128ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y254.AQ    Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X118Y253.A6    net (fanout=2)        0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X118Y253.CLK   Tah         (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.059ns logic, 0.104ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X107Y240.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.162ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    gt0_rxusrclk2_i rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y241.DQ    Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X107Y240.AX    net (fanout=1)        0.137   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X107Y240.CLK   Tckdi       (-Th)     0.040   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.197ns (0.060ns logic, 0.137ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 727 paths analyzed, 632 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X94Y248.A2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.474ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.474ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.BQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X95Y249.A1     net (fanout=18)       1.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X95Y249.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X95Y249.B5     net (fanout=1)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X95Y249.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X94Y248.A2     net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.309ns logic, 2.165ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.080ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.DQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X95Y249.B1     net (fanout=18)       1.380   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
    SLICE_X95Y249.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X94Y248.A2     net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.266ns logic, 1.814ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.077ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.077ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y253.DQ    Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X95Y249.A3     net (fanout=18)       1.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X95Y249.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X95Y249.B5     net (fanout=1)        0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X95Y249.B      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X94Y248.A2     net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.345ns logic, 1.732ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X98Y248.A2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.472ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y253.DQ    Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X97Y247.C1     net (fanout=18)       1.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X97Y247.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X97Y247.D1     net (fanout=1)        0.452   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X97Y247.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X98Y248.A2     net (fanout=1)        0.437   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.345ns logic, 2.127ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.441ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.441ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.BQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X97Y247.C3     net (fanout=18)       1.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X97Y247.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X97Y247.D1     net (fanout=1)        0.452   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X97Y247.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X98Y248.A2     net (fanout=1)        0.437   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (0.309ns logic, 2.132ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.328ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.AQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X97Y247.C2     net (fanout=34)       1.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X97Y247.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X97Y247.D1     net (fanout=1)        0.452   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X97Y247.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X98Y248.A2     net (fanout=1)        0.437   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (0.309ns logic, 2.019ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X90Y248.A2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.401ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.401ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.BQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X91Y249.C1     net (fanout=18)       1.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X91Y249.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X91Y249.D4     net (fanout=1)        0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X91Y249.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X90Y248.A2     net (fanout=1)        0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.401ns (0.309ns logic, 2.092ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.203ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.203ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y253.DQ    Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X91Y249.C5     net (fanout=18)       1.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X91Y249.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X91Y249.D4     net (fanout=1)        0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X91Y249.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X90Y248.A2     net (fanout=1)        0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.345ns logic, 1.858ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.124ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.124ns (Levels of Logic = 2)
  Source Clock:         gt0_rxusrclk2_i rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y259.AQ    Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X91Y249.C3     net (fanout=34)       1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X91Y249.C      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O11
    SLICE_X91Y249.D4     net (fanout=1)        0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O1
    SLICE_X91Y249.D      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I3.U_MUX8/Mmux_O12
    SLICE_X90Y248.A2     net (fanout=1)        0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.309ns logic, 1.815ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_clk = PERIOD TIMEGRP "clk_rx" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6157 paths analyzed, 3149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.444ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4 (SLICE_X36Y140.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/rx_enable (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.593 - 0.581)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/rx_enable to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y144.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/rx_enable
                                                       trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B2     net (fanout=138)      1.444   trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.648ns logic, 2.773ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AMUX   Tshcko                0.287   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A6     net (fanout=4)        1.010   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.669ns logic, 2.107ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B5     net (fanout=7)        0.610   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.648ns logic, 1.939ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0 (SLICE_X36Y140.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/rx_enable (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.593 - 0.581)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/rx_enable to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y144.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/rx_enable
                                                       trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B2     net (fanout=138)      1.444   trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.648ns logic, 2.773ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AMUX   Tshcko                0.287   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A6     net (fanout=4)        1.010   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.669ns logic, 2.107ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B5     net (fanout=7)        0.610   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.648ns logic, 1.939ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5 (SLICE_X36Y140.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/rx_enable (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.593 - 0.581)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/rx_enable to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y144.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/rx_enable
                                                       trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B2     net (fanout=138)      1.444   trimac_fifo_block/trimac_block/rx_enable
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (0.648ns logic, 2.773ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AMUX   Tshcko                0.287   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A6     net (fanout=4)        1.010   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.669ns logic, 2.107ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.593 - 0.635)
  Source Clock:         rx_mac_aclk rising at 0.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.AQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B5     net (fanout=7)        0.610   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X37Y135.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811_SW0
    SLICE_X37Y135.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/trimac_core/N210
    SLICE_X37Y135.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N210
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.A5     net (fanout=2)        0.508   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811
    SLICE_X20Y133.AMUX   Tilo                  0.138   rx_statistics_vector<24>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1
    SLICE_X36Y140.CE     net (fanout=1)        0.589   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv
    SLICE_X36Y140.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.648ns logic, 1.939ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx_clk = PERIOD TIMEGRP "clk_rx" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y52.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.153 - 0.103)
  Source Clock:         rx_mac_aclk rising at 8.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.BQ     Tcko                  0.206   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0
    RAMB18_X1Y52.DIADI0  net (fanout=2)        0.384   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0
    RAMB18_X1Y52.RDCLK   Trckd_DIA   (-Th)     0.527   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.321ns logic, 0.384ns route)
                                                       (-509.5% logic, 609.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y53.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.153 - 0.103)
  Source Clock:         rx_mac_aclk rising at 8.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X22Y136.BQ       Tcko                  0.206   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2
                                                         trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0
    RAMB18_X1Y53.DIADI0    net (fanout=2)        0.390   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0
    RAMB18_X1Y53.CLKARDCLK Trckd_DIA   (-Th)     0.527   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                         trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    ---------------------------------------------------  ---------------------------
    Total                                        0.069ns (-0.321ns logic, 0.390ns route)
                                                         (-465.2% logic, 565.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X1Y52.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.153 - 0.103)
  Source Clock:         rx_mac_aclk rising at 8.000ns
  Destination Clock:    rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.DQ     Tcko                  0.206   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2
    RAMB18_X1Y52.DIADI2  net (fanout=2)        0.391   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2
    RAMB18_X1Y52.RDCLK   Trckd_DIA   (-Th)     0.527   trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.070ns (-0.321ns logic, 0.391ns route)
                                                       (-458.6% logic, 558.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_clk = PERIOD TIMEGRP "clk_rx" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.149ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Logical resource: trimac_fifo_block/trimac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Location pin: BUFR_X0Y8.I
  Clock network: rgmii_rxc_IBUF
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X1Y52.RDCLK
  Clock network: rx_mac_aclk
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X1Y53.CLKARDCLK
  Clock network: rx_mac_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clock_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "clk_gtx" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.839ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "clk_gtx" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X2Y17.CLKARDCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X2Y17.CLKBWRCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X2Y16.RDCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_glbl_rst_path" TIG;

 162 paths analyzed, 162 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1 (SLICE_X65Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.199ns (data path - clock path skew + uncertainty)
  Source:               glbl_reset_gen/reset_sync2 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1 (FF)
  Data Path Delay:      2.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.466ns (3.347 - 3.813)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: glbl_reset_gen/reset_sync2 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y96.BQ     Tcko                  0.259   glbl_rst_int
                                                       glbl_reset_gen/reset_sync2
    SLICE_X62Y109.A5     net (fanout=3)        1.252   glbl_rst_int
    SLICE_X62Y109.A      Tilo                  0.043   glbl_rst_intn
                                                       glbl_rst_intn1_INV_0
    SLICE_X62Y107.A2     net (fanout=4)        0.453   glbl_rst_intn
    SLICE_X62Y107.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1
    SLICE_X65Y107.SR     net (fanout=1)        0.319   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT
    SLICE_X65Y107.CLK    Trck                  0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.523ns logic, 2.024ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2 (SLICE_X65Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.199ns (data path - clock path skew + uncertainty)
  Source:               glbl_reset_gen/reset_sync2 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2 (FF)
  Data Path Delay:      2.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.466ns (3.347 - 3.813)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: glbl_reset_gen/reset_sync2 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y96.BQ     Tcko                  0.259   glbl_rst_int
                                                       glbl_reset_gen/reset_sync2
    SLICE_X62Y109.A5     net (fanout=3)        1.252   glbl_rst_int
    SLICE_X62Y109.A      Tilo                  0.043   glbl_rst_intn
                                                       glbl_rst_intn1_INV_0
    SLICE_X62Y107.A2     net (fanout=4)        0.453   glbl_rst_intn
    SLICE_X62Y107.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1
    SLICE_X65Y107.SR     net (fanout=1)        0.319   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT
    SLICE_X65Y107.CLK    Trck                  0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.523ns logic, 2.024ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17 (SLICE_X50Y88.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.711ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17 (FF)
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (3.515 - 3.848)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y90.BQ      Tcko                  0.259   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<71>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71
    SLICE_X50Y88.B2      net (fanout=32)       0.955   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<71>
    SLICE_X50Y88.CLK     Tas                  -0.022   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<19>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT91
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.237ns logic, 0.955ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_glbl_rst_path" TIG;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30 (SLICE_X50Y91.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.359ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30 (FF)
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.310ns (1.923 - 1.613)
  Source Clock:         gtx_clk_bufg rising at 16.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.BQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<70>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69
    SLICE_X50Y91.C6      net (fanout=1)        0.096   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<69>
    SLICE_X50Y91.CLK     Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<31>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT241
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29 (SLICE_X50Y91.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.331ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29 (FF)
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.310ns (1.923 - 1.613)
  Source Clock:         gtx_clk_bufg rising at 16.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AQ      Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<70>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68
    SLICE_X50Y91.B5      net (fanout=1)        0.124   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<68>
    SLICE_X50Y91.CLK     Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<31>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT221
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.041ns logic, 0.124ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27 (SLICE_X51Y88.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.285ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27 (FF)
  Data Path Delay:      0.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.310ns (1.922 - 1.612)
  Source Clock:         gtx_clk_bufg rising at 16.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.CMUX    Tshcko                0.143   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<63>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66
    SLICE_X51Y88.D6      net (fanout=1)        0.101   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<66>
    SLICE_X51Y88.CLK     Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<27>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_data_ref[38]_mux_45_OUT201
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.110ns logic, 0.101ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "clk_gtx" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.721ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.223   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X50Y49.A1      net (fanout=1)        0.537   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X50Y49.CLK     Tas                  -0.039   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<1>12
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.184ns logic, 0.537ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X46Y52.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.AQ      Tcko                  0.259   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X46Y52.A3      net (fanout=2)        0.285   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X46Y52.CLK     Tas                  -0.021   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.238ns logic, 0.285ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X51Y43.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.DQ      Tcko                  0.223   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X51Y43.D3      net (fanout=2)        0.276   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X51Y43.CLK     Tas                   0.009   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.232ns logic, 0.276ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP         "clk_gtx" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X46Y52.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X46Y52.A3      net (fanout=2)        0.146   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X46Y52.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_rstpot
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X51Y43.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.DQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X51Y43.D3      net (fanout=2)        0.139   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X51Y43.CLK     Tah         (-Th)     0.033   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_INV_174_o1_INV_0
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.067ns logic, 0.139ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X50Y49.A1      net (fanout=1)        0.275   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X50Y49.CLK     Tah         (-Th)     0.070   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<1>12
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.030ns logic, 0.275ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "clk_gtx" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.148ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X53Y55.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          7.800ns
  Data Path Delay:      1.148ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y51.AQ      Tcko                  0.259   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X53Y55.D1      net (fanout=3)        0.639   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X53Y55.DMUX    Tilo                  0.143   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1
    SLICE_X53Y55.C6      net (fanout=1)        0.098   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N91
    SLICE_X53Y55.CLK     Tas                   0.009   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.411ns logic, 0.737ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X52Y49.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.795ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y51.AQ      Tcko                  0.259   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X52Y49.B5      net (fanout=3)        0.270   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X52Y49.B       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X52Y49.A4      net (fanout=1)        0.244   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N6
    SLICE_X52Y49.CLK     Tas                  -0.021   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.281ns logic, 0.514ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP         "clk_gtx" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X52Y49.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y51.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X52Y49.B5      net (fanout=3)        0.145   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X52Y49.B       Tilo                  0.028   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X52Y49.A4      net (fanout=1)        0.120   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N6
    SLICE_X52Y49.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.087ns logic, 0.265ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X53Y55.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y51.AQ      Tcko                  0.118   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X53Y55.D1      net (fanout=3)        0.332   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X53Y55.DMUX    Tilo                  0.074   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set_SW1
    SLICE_X53Y55.C6      net (fanout=1)        0.049   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N91
    SLICE_X53Y55.CLK     Tah         (-Th)     0.033   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy_glue_set
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.159ns logic, 0.381ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.628ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AMUX    Tshcko                0.316   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X50Y49.A5      net (fanout=1)        0.269   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X50Y49.CLK     Tas                  -0.021   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<0>11
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.295ns logic, 0.269ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AMUX    Tshcko                0.316   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X50Y49.A5      net (fanout=1)        0.269   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X50Y49.CLK     Tas                  -0.039   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<1>12
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.277ns logic, 0.269ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X50Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AMUX    Tshcko                0.143   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X50Y49.A5      net (fanout=1)        0.131   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X50Y49.CLK     Tah         (-Th)     0.066   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<1>12
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.077ns logic, 0.131ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X50Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AMUX    Tshcko                0.143   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X50Y49.A5      net (fanout=1)        0.131   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X50Y49.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<1>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_col_window_pipe[0]_GND_32_o_mux_349_OUT<0>11
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.084ns logic, 0.131ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.082ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X51Y42.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.546 - 0.652)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.BQ      Tcko                  0.223   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6
    SLICE_X51Y42.C1      net (fanout=1)        0.680   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X51Y42.CLK     Tas                   0.009   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT91
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.232ns logic, 0.680ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (SLICE_X51Y42.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.546 - 0.652)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.AQ      Tcko                  0.223   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<4>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7
    SLICE_X51Y42.D2      net (fanout=1)        0.564   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X51Y42.CLK     Tas                   0.009   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT101
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.232ns logic, 0.564ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X50Y44.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.547 - 0.653)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.223   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11
    SLICE_X50Y44.D2      net (fanout=1)        0.593   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X50Y44.CLK     Tas                  -0.023   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT31
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.200ns logic, 0.593ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X50Y44.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.001ns (0.322 - 0.323)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.AQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X50Y44.A5      net (fanout=1)        0.174   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X50Y44.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT111
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.041ns logic, 0.174ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X50Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.001ns (0.322 - 0.323)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.BQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X50Y44.B6      net (fanout=1)        0.186   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X50Y44.CLK     Tah         (-Th)     0.059   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT121
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.041ns logic, 0.186ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X51Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.001ns (0.321 - 0.322)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.100   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X51Y41.D6      net (fanout=1)        0.187   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X51Y41.CLK     Tah         (-Th)     0.033   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_32_o_mux_330_OUT61
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.067ns logic, 0.187ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "clk_gtx" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "clk_rx" 7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.649ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X20Y135.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.DQ     Tcko                  0.223   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11
    SLICE_X20Y135.B1     net (fanout=3)        0.461   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
    SLICE_X20Y135.CLK    Tas                  -0.035   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>_rt
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.188ns logic, 0.461ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X20Y135.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.610ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y133.CQ     Tcko                  0.223   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    SLICE_X20Y135.AX     net (fanout=5)        0.385   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<6>
    SLICE_X20Y135.CLK    Tdick                 0.002   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.225ns logic, 0.385ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X20Y135.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          7.800ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.CQ     Tcko                  0.223   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10
    SLICE_X20Y135.A3     net (fanout=5)        0.385   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>
    SLICE_X20Y135.CLK    Tas                  -0.035   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>_rt
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.188ns logic, 0.385ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "clk_rx" 7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X20Y135.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.AQ     Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8
    SLICE_X20Y135.CX     net (fanout=5)        0.155   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<8>
    SLICE_X20Y135.CLK    Tckdi       (-Th)     0.040   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.060ns logic, 0.155ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X20Y135.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.CQ     Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10
    SLICE_X20Y135.A3     net (fanout=5)        0.206   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>
    SLICE_X20Y135.CLK    Tah         (-Th)     0.069   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>_rt
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.031ns logic, 0.206ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X20Y135.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gtx_clk_bufg rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 to trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y134.BQ     Tcko                  0.100   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9
    SLICE_X20Y135.DX     net (fanout=5)        0.179   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<9>
    SLICE_X20Y135.CLK    Tckdi       (-Th)     0.040   trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.060ns logic, 0.179ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP "flow_rx_to_tx" TO 
TIMEGRP "clk_gtx"         7.8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 321 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.643ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12 (SLICE_X40Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y135.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C4     net (fanout=17)       0.484   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121
    SLICE_X36Y115.B4     net (fanout=3)        0.719   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12
    SLICE_X36Y115.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CE     net (fanout=4)        0.930   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.510ns logic, 2.133ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13 (SLICE_X40Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y135.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C4     net (fanout=17)       0.484   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121
    SLICE_X36Y115.B4     net (fanout=3)        0.719   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12
    SLICE_X36Y115.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CE     net (fanout=4)        0.930   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.510ns logic, 2.133ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14 (SLICE_X40Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y135.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C4     net (fanout=17)       0.484   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
    SLICE_X39Y129.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o121
    SLICE_X36Y115.B4     net (fanout=3)        0.719   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o12
    SLICE_X36Y115.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CE     net (fanout=4)        0.930   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv
    SLICE_X40Y132.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.510ns logic, 2.133ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP "flow_rx_to_tx" TO TIMEGRP "clk_gtx"         7.8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (SLICE_X39Y132.B5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y134.CQ     Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10
    SLICE_X39Y132.A6     net (fanout=2)        0.103   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<10>
    SLICE_X39Y132.A      Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.B5     net (fanout=1)        0.076   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.CLK    Tah         (-Th)     0.032   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.114ns logic, 0.179ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y133.AQ     Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0
    SLICE_X39Y132.A3     net (fanout=2)        0.225   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<0>
    SLICE_X39Y132.A      Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.B5     net (fanout=1)        0.076   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.CLK    Tah         (-Th)     0.032   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.096ns logic, 0.301ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y134.DQ     Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11
    SLICE_X39Y132.A5     net (fanout=2)        0.242   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
    SLICE_X39Y132.A      Tilo                  0.028   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.B5     net (fanout=1)        0.076   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_246_o13
    SLICE_X39Y132.CLK    Tah         (-Th)     0.032   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.114ns logic, 0.318ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (SLICE_X40Y131.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y134.AQ     Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8
    SLICE_X40Y131.A5     net (fanout=2)        0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<8>
    SLICE_X40Y131.CLK    Tah         (-Th)    -0.012   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<8>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.130ns logic, 0.178ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (SLICE_X40Y132.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y135.DMUX   Tshcko                0.151   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15
    SLICE_X40Y132.D6     net (fanout=2)        0.155   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<15>
    SLICE_X40Y132.CLK    Tah         (-Th)    -0.006   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.157ns logic, 0.155ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_config_to_all_path" TIG;

 859 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (SLICE_X5Y132.C1), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.733ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Data Path Delay:      3.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (3.471 - 3.671)
  Source Clock:         s_axi_aclk rising at 30.000ns
  Destination Clock:    gtx_clk_bufg rising at 32.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y115.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1
    SLICE_X8Y125.A3      net (fanout=40)       1.195   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
    SLICE_X8Y125.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91
    SLICE_X7Y126.A2      net (fanout=7)        0.614   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN
    SLICE_X7Y126.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N325
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o
    SLICE_X4Y128.A2      net (fanout=12)       0.559   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o
    SLICE_X4Y128.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N266
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1
    SLICE_X5Y132.C1      net (fanout=1)        0.618   trimac_fifo_block/trimac_block/trimac_core/N322
    SLICE_X5Y132.CLK     Tas                   0.009   trimac_fifo_block/trimac_block/gmii_txd_int<2>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.361ns logic, 2.986ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.785ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Data Path Delay:      2.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (3.471 - 3.671)
  Source Clock:         s_axi_aclk rising at 30.000ns
  Destination Clock:    gtx_clk_bufg rising at 32.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y115.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1
    SLICE_X4Y128.A3      net (fanout=40)       1.506   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
    SLICE_X4Y128.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N266
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT2_SW1
    SLICE_X5Y132.C1      net (fanout=1)        0.618   trimac_fifo_block/trimac_block/trimac_core/N322
    SLICE_X5Y132.CLK     Tas                   0.009   trimac_fifo_block/trimac_block/gmii_txd_int<2>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1_glue_set
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.275ns logic, 2.124ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (OLOGIC_X0Y170.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.696ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100 (FF)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (FF)
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (3.365 - 3.677)
  Source Clock:         s_axi_aclk rising at 30.000ns
  Destination Clock:    gtx_clk_bufg rising at 32.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100 to trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y126.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/speedis10100
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100
    SLICE_X0Y149.D3      net (fanout=6)        1.559   trimac_fifo_block/trimac_block/speedis10100
    SLICE_X0Y149.DMUX    Tilo                  0.145   trimac_fifo_block/trimac_block/rgmii_interface/gmii_txd_falling<3>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/Mmux_gmii_txd_falling31
    OLOGIC_X0Y170.D2     net (fanout=1)        0.798   trimac_fifo_block/trimac_block/rgmii_interface/gmii_txd_falling<2>
    OLOGIC_X0Y170.CLK    Todck                 0.473   rgmii_txd_2_OBUF
                                                       trimac_fifo_block/trimac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.841ns logic, 2.357ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (SLICE_X5Y132.D4), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.637ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Data Path Delay:      3.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (3.471 - 3.671)
  Source Clock:         s_axi_aclk rising at 30.000ns
  Destination Clock:    gtx_clk_bufg rising at 32.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y115.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1
    SLICE_X8Y125.A3      net (fanout=40)       1.195   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
    SLICE_X8Y125.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN91
    SLICE_X7Y126.A2      net (fanout=7)        0.614   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN
    SLICE_X7Y126.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/N325
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o
    SLICE_X5Y130.A2      net (fanout=12)       0.668   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_PREAMBLE_AND_432_o
    SLICE_X5Y130.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT3_SW1
    SLICE_X5Y132.D4      net (fanout=1)        0.413   trimac_fifo_block/trimac_block/trimac_core/N319
    SLICE_X5Y132.CLK     Tas                   0.009   trimac_fifo_block/trimac_block/gmii_txd_int<2>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2_glue_set
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.361ns logic, 2.890ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.652ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (3.471 - 3.671)
  Source Clock:         s_axi_aclk rising at 30.000ns
  Destination Clock:    gtx_clk_bufg rising at 32.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y115.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1
    SLICE_X5Y130.A4      net (fanout=40)       1.578   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED<1>
    SLICE_X5Y130.A       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TXD[7]_GND_43_o_mux_9_OUT3_SW1
    SLICE_X5Y132.D4      net (fanout=1)        0.413   trimac_fifo_block/trimac_block/trimac_core/N319
    SLICE_X5Y132.CLK     Tas                   0.009   trimac_fifo_block/trimac_block/gmii_txd_int<2>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2_glue_set
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.275ns logic, 1.991ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_config_to_all_path" TIG;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X51Y111.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.162ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (FF)
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      4.445ns (2.693 - -1.752)
  Source Clock:         s_axi_aclk rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.156ns

  Clock Uncertainty:          0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y112.BQ     Tcko                  0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<26>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23
    SLICE_X51Y111.D4     net (fanout=4)        0.294   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<23>
    SLICE_X51Y111.CLK    Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.145ns logic, 0.294ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8 (SLICE_X45Y114.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.230ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8 (FF)
  Data Path Delay:      0.260ns (Levels of Logic = 1)
  Clock Path Skew:      4.334ns (2.643 - -1.691)
  Source Clock:         s_axi_aclk rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.156ns

  Clock Uncertainty:          0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y113.AQ     Tcko                  0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH<11>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8
    SLICE_X45Y114.A5     net (fanout=2)        0.202   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH<8>
    SLICE_X45Y114.CLK    Tah         (-Th)     0.120   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD<10>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_MAX_FRAME_LENGTH_HELD[14]_GND_44_o_mux_5_OUT141
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.058ns logic, 0.202ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (SLICE_X51Y111.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.129ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7 (FF)
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      4.444ns (2.693 - -1.751)
  Source Clock:         s_axi_aclk rising
  Destination Clock:    rx_mac_aclk rising
  Clock Uncertainty:    0.156ns

  Clock Uncertainty:          0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y111.AQ     Tcko                  0.178   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<20>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15
    SLICE_X51Y111.D3     net (fanout=4)        0.326   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD<15>
    SLICE_X51Y111.CLK    Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.145ns logic, 0.326ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_rxstats_sync_path" TIG;

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_25 (SLICE_X17Y114.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.273ns (data path - clock path skew + uncertainty)
  Source:               rx_stats_24 (FF)
  Destination:          rx_stats_shift_25 (FF)
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Clock Path Skew:      -4.311ns (-1.678 - 2.633)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: rx_stats_24 to rx_stats_shift_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.259   rx_stats<27>
                                                       rx_stats_24
    SLICE_X17Y114.D1     net (fanout=1)        0.540   rx_stats<24>
    SLICE_X17Y114.CLK    Tas                   0.009   rx_stats_shift<25>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT181
                                                       rx_stats_shift_25
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.268ns logic, 0.540ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_5 (SLICE_X15Y111.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.236ns (data path - clock path skew + uncertainty)
  Source:               rx_stats_4 (FF)
  Destination:          rx_stats_shift_5 (FF)
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      -4.310ns (-1.677 - 2.633)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: rx_stats_4 to rx_stats_shift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AMUX   Tshcko                0.316   rx_stats<27>
                                                       rx_stats_4
    SLICE_X15Y111.B1     net (fanout=1)        0.446   rx_stats<4>
    SLICE_X15Y111.CLK    Tas                   0.010   rx_stats_shift<7>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT261
                                                       rx_stats_shift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.326ns logic, 0.446ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_12 (SLICE_X17Y112.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.224ns (data path - clock path skew + uncertainty)
  Source:               rx_stats_11 (FF)
  Destination:          rx_stats_shift_12 (FF)
  Data Path Delay:      0.760ns (Levels of Logic = 1)
  Clock Path Skew:      -4.310ns (-1.677 - 2.633)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: rx_stats_11 to rx_stats_shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y112.DMUX   Tshcko                0.321   rx_stats<15>
                                                       rx_stats_11
    SLICE_X17Y112.C2     net (fanout=1)        0.430   rx_stats<11>
    SLICE_X17Y112.CLK    Tas                   0.009   rx_stats_shift<13>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT41
                                                       rx_stats_shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.330ns logic, 0.430ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_rxstats_sync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_22 (SLICE_X17Y114.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.887ns (datapath - clock path skew - uncertainty)
  Source:               rx_stats_21 (FF)
  Destination:          rx_stats_shift_22 (FF)
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      -1.881ns (-0.628 - 1.253)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Fast Process Corner: rx_stats_21 to rx_stats_shift_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y114.BQ     Tcko                  0.100   rx_stats<23>
                                                       rx_stats_21
    SLICE_X17Y114.A6     net (fanout=1)        0.092   rx_stats<21>
    SLICE_X17Y114.CLK    Tah         (-Th)     0.032   rx_stats_shift<25>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT151
                                                       rx_stats_shift_22
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.068ns logic, 0.092ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_1 (SLICE_X17Y113.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.891ns (datapath - clock path skew - uncertainty)
  Source:               rx_stats_0 (FF)
  Destination:          rx_stats_shift_1 (FF)
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      -1.881ns (-0.628 - 1.253)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Fast Process Corner: rx_stats_0 to rx_stats_shift_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y113.AQ     Tcko                  0.118   rx_stats<3>
                                                       rx_stats_0
    SLICE_X17Y113.B5     net (fanout=1)        0.078   rx_stats<0>
    SLICE_X17Y113.CLK    Tah         (-Th)     0.032   rx_stats_shift<3>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT121
                                                       rx_stats_shift_1
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.086ns logic, 0.078ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point rx_stats_shift_19 (SLICE_X16Y114.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.865ns (datapath - clock path skew - uncertainty)
  Source:               rx_stats_18 (FF)
  Destination:          rx_stats_shift_19 (FF)
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      -1.881ns (-0.628 - 1.253)
  Source Clock:         rx_mac_aclk rising
  Destination Clock:    gtx_clk_bufg rising
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Fast Process Corner: rx_stats_18 to rx_stats_shift_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.CQ     Tcko                  0.100   rx_stats<19>
                                                       rx_stats_18
    SLICE_X16Y114.B6     net (fanout=1)        0.097   rx_stats<18>
    SLICE_X16Y114.CLK    Tah         (-Th)     0.059   rx_stats_shift<21>
                                                       Mmux_rx_stats_shift[28]_PWR_1_o_mux_18_OUT111
                                                       rx_stats_shift_19
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_pause_dsr_path" TIG;

 35 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point pause_shift_0 (SLICE_X59Y98.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.018ns (data path)
  Source:               pause_req_s (PAD)
  Destination:          pause_shift_0 (FF)
  Data Path Delay:      3.018ns (Levels of Logic = 1)
  Destination Clock:    gtx_clk_bufg rising at 0.000ns

  Maximum Data Path at Slow Process Corner: pause_req_s to pause_shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.683   pause_req_s
                                                       pause_req_s
                                                       pause_req_s_IBUF
    SLICE_X59Y98.AX      net (fanout=2)        2.313   pause_req_s_IBUF
    SLICE_X59Y98.CLK     Tdick                 0.022   pause_shift<3>
                                                       pause_shift_0
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.705ns logic, 2.313ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/serial_command_shift_0 (SLICE_X70Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.696ns (data path)
  Source:               pause_req_s (PAD)
  Destination:          axi_lite_controller/serial_command_shift_0 (FF)
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Destination Clock:    s_axi_aclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: pause_req_s to axi_lite_controller/serial_command_shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.683   pause_req_s
                                                       pause_req_s
                                                       pause_req_s_IBUF
    SLICE_X70Y100.AX     net (fanout=2)        2.011   pause_req_s_IBUF
    SLICE_X70Y100.CLK    Tdick                 0.002   axi_lite_controller/serial_command_shift<7>
                                                       axi_lite_controller/serial_command_shift_0
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.685ns logic, 2.011ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X49Y100.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.296ns (data path - clock path skew + uncertainty)
  Source:               pause_req (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (FF)
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.045 - 1.337)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pause_req to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y99.AQ      Tcko                  0.223   pause_req
                                                       pause_req
    SLICE_X36Y105.A1     net (fanout=2)        0.850   pause_req
    SLICE_X36Y105.AMUX   Tilo                  0.142   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n01561
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv1
    SLICE_X49Y100.CE     net (fanout=4)        0.524   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv
    SLICE_X49Y100.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.566ns logic, 1.374ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_pause_dsr_path" TIG;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2 (SLICE_X49Y100.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.022ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_2 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2 (FF)
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.708 - 0.569)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_2 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.CQ      Tcko                  0.100   pause_val<3>
                                                       pause_val_2
    SLICE_X49Y100.CX     net (fanout=1)        0.102   pause_val<2>
    SLICE_X49Y100.CLK    Tckdi       (-Th)     0.041   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.059ns logic, 0.102ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (SLICE_X49Y100.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.025ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_0 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0 (FF)
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.708 - 0.569)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_0 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.AQ      Tcko                  0.100   pause_val<3>
                                                       pause_val_0
    SLICE_X49Y100.AX     net (fanout=1)        0.104   pause_val<0>
    SLICE_X49Y100.CLK    Tckdi       (-Th)     0.040   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.060ns logic, 0.104ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14 (SLICE_X47Y101.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.060ns (datapath - clock path skew - uncertainty)
  Source:               pause_val_14 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14 (FF)
  Data Path Delay:      0.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.708 - 0.569)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_val_14 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y99.CQ      Tcko                  0.100   pause_val<15>
                                                       pause_val_14
    SLICE_X47Y101.CX     net (fanout=1)        0.140   pause_val<14>
    SLICE_X47Y101.CLK    Tckdi       (-Th)     0.041   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.059ns logic, 0.140ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP 
"stats_host_to_ref" TO TIMEGRP         "clk_gtx" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_stats_ref_to_host = MAXDELAY FROM TIMEGRP 
"stats_ref_to_host" TO TIMEGRP         "clock_generator_clkout1" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_stats_addr = MAXDELAY FROM TIMEGRP 
"clock_generator_clkout1" TO TIMEGRP         "stats_addr" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "ts_resync_flops_path" TIG;

 497 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync (SLICE_X135Y313.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.719ns (data path - clock path skew + uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i (HSIO)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync (FF)
  Data Path Delay:      1.747ns (Levels of Logic = 0)
  Clock Path Skew:      -4.822ns (-1.603 - 3.219)
  Source Clock:         gt1_rxusrclk2_i rising
  Destination Clock:    SYSCLK_IN rising at 0.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y13.RXRESETDONE Tgtxcko_RXRSTDONE     1.009   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i
    SLICE_X135Y313.AX               net (fanout=1)        0.716   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT1_RXRESETDONE_OUT
    SLICE_X135Y313.CLK              Tdick                 0.022   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/rxresetdone_s2
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync
    ------------------------------------------------------------  ---------------------------
    Total                                                 1.747ns (1.031ns logic, 0.716ns route)
                                                                  (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync (SLICE_X132Y330.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.704ns (data path - clock path skew + uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i (HSIO)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync (FF)
  Data Path Delay:      1.723ns (Levels of Logic = 0)
  Clock Path Skew:      -4.831ns (-1.608 - 3.223)
  Source Clock:         gt2_rxusrclk2_i rising
  Destination Clock:    SYSCLK_IN rising at 0.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y14.RXRESETDONE Tgtxcko_RXRSTDONE     1.009   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i
    SLICE_X132Y330.BX               net (fanout=1)        0.718   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT2_RXRESETDONE_OUT
    SLICE_X132Y330.CLK              Tdick                -0.004   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/rxresetdone_s2
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_RXRESETDONE/data_sync
    ------------------------------------------------------------  ---------------------------
    Total                                                 1.723ns (1.005ns logic, 0.718ns route)
                                                                  (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync (SLICE_X140Y330.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.503ns (data path - clock path skew + uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i (HSIO)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync (FF)
  Data Path Delay:      1.525ns (Levels of Logic = 0)
  Clock Path Skew:      -4.828ns (-1.607 - 3.221)
  Source Clock:         gt0_txusrclk2_i rising
  Destination Clock:    SYSCLK_IN rising at 0.000ns
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y14.TXRESETDONE Tgtxcko_TXRSTDONE     0.944   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i
    SLICE_X140Y330.AX               net (fanout=1)        0.559   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GT2_TXRESETDONE_OUT
    SLICE_X140Y330.CLK              Tdick                 0.022   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/txresetdone_s2
                                                                  GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_TXRESETDONE/data_sync
    ------------------------------------------------------------  ---------------------------
    Total                                                 1.525ns (0.966ns logic, 0.559ns route)
                                                                  (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "ts_resync_flops_path" TIG;
--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X112Y327.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.470ns (datapath - clock path skew - uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (FF)
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      4.648ns (2.989 - -1.659)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    gt2_rxusrclk2_i rising
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y330.AQ    Tcko                  0.178   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int
    SLICE_X112Y327.AX    net (fanout=4)        0.258   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_rx_phalignment_i
    SLICE_X112Y327.CLK   Tckdi       (-Th)     0.108   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/run_phase_alignment_int_s2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.070ns logic, 0.258ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X118Y307.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.486ns (datapath - clock path skew - uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync (FF)
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      4.656ns (3.005 - -1.651)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    gt1_rxusrclk2_i rising
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y309.AQ    Tcko                  0.206   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int
    SLICE_X118Y307.AX    net (fanout=4)        0.249   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_run_rx_phalignment_i
    SLICE_X118Y307.CLK   Tckdi       (-Th)     0.135   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.071ns logic, 0.249ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync (SLICE_X134Y324.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.484ns (datapath - clock path skew - uncertainty)
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync (FF)
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      4.652ns (3.039 - -1.613)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    gt0_txusrclk2_i rising
  Clock Uncertainty:    0.150ns

  Clock Uncertainty:          0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.089ns

  Minimum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y326.BQ    Tcko                  0.178   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_tx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int
    SLICE_X134Y324.AX    net (fanout=2)        0.275   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_run_tx_phalignment_i
    SLICE_X134Y324.CLK   Tckdi       (-Th)     0.135   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.043ns logic, 0.275ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "ts_col_crs_in_path" TIG;

 32 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2 (SLICE_X11Y124.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.654ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2 (FF)
  Data Path Delay:      2.296ns (Levels of Logic = 0)
  Clock Path Skew:      -0.294ns (1.047 - 1.341)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AQ      Tcko                  0.223   tx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X11Y124.SR     net (fanout=278)      1.769   tx_reset
    SLICE_X11Y124.CLK    Tsrck                 0.304   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.527ns logic, 1.769ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1 (SLICE_X6Y125.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.605ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1 (FF)
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.240ns (1.101 - 1.341)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AQ      Tcko                  0.223   tx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y125.A2      net (fanout=278)      2.099   tx_reset
    SLICE_X6Y125.CLK     Tas                  -0.021   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_GND_43_o_MUX_805_o1
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.202ns logic, 2.099ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS (SLICE_X12Y114.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.259ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS (FF)
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.285ns (1.056 - 1.341)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AQ      Tcko                  0.223   tx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X12Y114.A2     net (fanout=278)      1.713   tx_reset
    SLICE_X12Y114.CLK    Tas                  -0.026   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_INT_CRS_GND_34_o_MUX_282_o11
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.197ns logic, 1.713ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "ts_tx_async_regs_path" TIG;

 10 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X7Y124.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.609ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (FF)
  Data Path Delay:      2.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.240ns (1.101 - 1.341)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AQ      Tcko                  0.223   tx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y124.SR      net (fanout=278)      1.778   tx_reset
    SLICE_X7Y124.CLK     Tsrck                 0.304   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.527ns logic, 1.778ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (SLICE_X7Y124.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.609ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (FF)
  Data Path Delay:      2.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.240ns (1.101 - 1.341)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AQ      Tcko                  0.223   tx_reset
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y124.SR      net (fanout=278)      1.778   tx_reset
    SLICE_X7Y124.CLK     Tsrck                 0.304   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (0.527ns logic, 1.778ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (SLICE_X7Y124.CE), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.915ns (data path - clock path skew + uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN (FF)
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.662 - 0.667)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.AQ     Tcko                  0.259   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
    SLICE_X7Y124.CE      net (fanout=232)      1.386   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg
    SLICE_X7Y124.CLK     Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.460ns logic, 1.386ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "ts_tx_async_regs_path" TIG;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (SLICE_X7Y124.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.278ns (datapath - clock path skew - uncertainty)
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN (FF)
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.386 - 0.362)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y131.DQ      Tcko                  0.100   trimac_fifo_block/trimac_block/gmii_tx_er_int
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY
    SLICE_X7Y124.AX      net (fanout=4)        0.242   trimac_fifo_block/trimac_block/gmii_tx_er_int
    SLICE_X7Y124.CLK     Tckdi       (-Th)     0.040   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.060ns logic, 0.242ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkout1 = PERIOD TIMEGRP 
"clock_generator_clkout1"         TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 
ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11358 paths analyzed, 5032 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.763ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3 (SLICE_X44Y108.D4), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (1.045 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.CQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6
    SLICE_X50Y111.C2     net (fanout=85)       1.800   trimac_fifo_block/trimac_block/bus2ip_addr<6>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X48Y118.B1     net (fanout=16)       0.669   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X48Y118.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261
    SLICE_X44Y108.C6     net (fanout=1)        0.555   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26
    SLICE_X44Y108.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263
    SLICE_X44Y108.D4     net (fanout=1)        0.236   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262
    SLICE_X44Y108.CLK    Tas                   0.009   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.545ns logic, 3.922ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (1.045 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.BQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5
    SLICE_X50Y111.C4     net (fanout=88)       1.509   trimac_fifo_block/trimac_block/bus2ip_addr<5>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X48Y118.B1     net (fanout=16)       0.669   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X48Y118.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261
    SLICE_X44Y108.C6     net (fanout=1)        0.555   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26
    SLICE_X44Y108.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263
    SLICE_X44Y108.D4     net (fanout=1)        0.236   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262
    SLICE_X44Y108.CLK    Tas                   0.009   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (0.545ns logic, 3.631ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (1.045 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7
    SLICE_X50Y111.C1     net (fanout=84)       1.178   trimac_fifo_block/trimac_block/bus2ip_addr<7>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X48Y118.B1     net (fanout=16)       0.669   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X48Y118.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT261
    SLICE_X44Y108.C6     net (fanout=1)        0.555   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT26
    SLICE_X44Y108.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT263
    SLICE_X44Y108.D4     net (fanout=1)        0.236   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT262
    SLICE_X44Y108.CLK    Tas                   0.009   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT264
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.545ns logic, 3.300ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4 (SLICE_X53Y109.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.290ns (0.985 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.CQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6
    SLICE_X50Y111.C2     net (fanout=85)       1.800   trimac_fifo_block/trimac_block/bus2ip_addr<6>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X50Y114.A1     net (fanout=16)       0.564   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X50Y114.AMUX   Tilo                  0.138   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1
    SLICE_X53Y109.CE     net (fanout=5)        0.448   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o
    SLICE_X53Y109.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.789ns logic, 3.474ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.290ns (0.985 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.BQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5
    SLICE_X50Y111.C4     net (fanout=88)       1.509   trimac_fifo_block/trimac_block/bus2ip_addr<5>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X50Y114.A1     net (fanout=16)       0.564   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X50Y114.AMUX   Tilo                  0.138   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1
    SLICE_X53Y109.CE     net (fanout=5)        0.448   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o
    SLICE_X53Y109.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.789ns logic, 3.183ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.290ns (0.985 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7
    SLICE_X50Y111.C1     net (fanout=84)       1.178   trimac_fifo_block/trimac_block/bus2ip_addr<7>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X50Y114.A1     net (fanout=16)       0.564   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X50Y114.AMUX   Tilo                  0.138   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<3>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o1
    SLICE_X53Y109.CE     net (fanout=5)        0.448   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_W_R_AND_666_o
    SLICE_X53Y109.CLK    Tceck                 0.201   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (0.789ns logic, 2.852ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14 (SLICE_X52Y112.A3), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 5)
  Clock Path Skew:      -0.292ns (0.983 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.CQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6
    SLICE_X50Y111.C2     net (fanout=85)       1.800   trimac_fifo_block/trimac_block/bus2ip_addr<6>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X51Y107.C4     net (fanout=15)       0.457   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X51Y107.CMUX   Tilo                  0.141   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o<10>1
    SLICE_X49Y112.A2     net (fanout=18)       0.809   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o
    SLICE_X49Y112.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61
    SLICE_X49Y112.B5     net (fanout=1)        0.149   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6
    SLICE_X49Y112.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0
    SLICE_X52Y112.A3     net (fanout=1)        0.500   trimac_fifo_block/trimac_block/trimac_core/N339
    SLICE_X52Y112.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (0.508ns logic, 3.715ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.292ns (0.983 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.CQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6
    SLICE_X50Y111.C2     net (fanout=85)       1.800   trimac_fifo_block/trimac_block/bus2ip_addr<6>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X49Y114.B1     net (fanout=15)       0.662   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y114.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X49Y112.A1     net (fanout=16)       0.553   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>1
    SLICE_X49Y112.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61
    SLICE_X49Y112.B5     net (fanout=1)        0.149   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6
    SLICE_X49Y112.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0
    SLICE_X52Y112.A3     net (fanout=1)        0.500   trimac_fifo_block/trimac_block/trimac_core/N339
    SLICE_X52Y112.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (0.515ns logic, 3.664ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.292ns (0.983 - 1.275)
  Source Clock:         s_axi_aclk rising at 0.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.BQ      Tcko                  0.259   trimac_fifo_block/trimac_block/bus2ip_addr<7>
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5
    SLICE_X50Y111.C4     net (fanout=88)       1.509   trimac_fifo_block/trimac_block/bus2ip_addr<5>
    SLICE_X50Y111.C      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<7>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>111
    SLICE_X51Y107.C4     net (fanout=15)       0.457   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_102_o<10>11
    SLICE_X51Y107.CMUX   Tilo                  0.141   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o<10>1
    SLICE_X49Y112.A2     net (fanout=18)       0.809   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_61_o_ADDR[10]_equal_13_o
    SLICE_X49Y112.A      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT61
    SLICE_X49Y112.B5     net (fanout=1)        0.149   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT6
    SLICE_X49Y112.B      Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT64_SW0
    SLICE_X52Y112.A3     net (fanout=1)        0.500   trimac_fifo_block/trimac_block/trimac_core/N339
    SLICE_X52Y112.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<15>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mmux_GND_51_o_IP2BUS_DATA_INT[31]_mux_6_OUT65
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.508ns logic, 3.424ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkout1 = PERIOD TIMEGRP "clock_generator_clkout1"
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/serial_command_shift_23 (SLICE_X70Y98.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               axi_lite_controller/axi_rd_data_21 (FF)
  Destination:          axi_lite_controller/serial_command_shift_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         s_axi_aclk rising at 10.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: axi_lite_controller/axi_rd_data_21 to axi_lite_controller/serial_command_shift_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y101.BQ     Tcko                  0.100   axi_lite_controller/axi_rd_data<23>
                                                       axi_lite_controller/axi_rd_data_21
    SLICE_X70Y98.C5      net (fanout=1)        0.233   axi_lite_controller/axi_rd_data<21>
    SLICE_X70Y98.CLK     Tah         (-Th)     0.067   axi_lite_controller/serial_command_shift<22>
                                                       axi_lite_controller/Mmux_serial_command_shift[22]_axi_rd_data[21]_MUX_278_o11
                                                       axi_lite_controller/serial_command_shift_23
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.033ns logic, 0.233ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/axi_status_3 (SLICE_X73Y97.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg (FF)
  Destination:          axi_lite_controller/axi_status_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.745 - 0.480)
  Source Clock:         s_axi_aclk rising at 10.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg to axi_lite_controller/axi_status_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y100.BQ     Tcko                  0.100   s_axi_wready
                                                       trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg
    SLICE_X73Y97.B6      net (fanout=33)       0.201   s_axi_wready
    SLICE_X73Y97.CLK     Tah         (-Th)     0.032   axi_lite_controller/axi_status_3
                                                       axi_lite_controller/axi_status_3_glue_set
                                                       axi_lite_controller/axi_status_3
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.068ns logic, 0.201ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point axi_lite_controller/write_access (SLICE_X75Y99.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               axi_lite_controller/serial_command_shift_33 (FF)
  Destination:          axi_lite_controller/write_access (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.744 - 0.481)
  Source Clock:         s_axi_aclk rising at 10.000ns
  Destination Clock:    s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: axi_lite_controller/serial_command_shift_33 to axi_lite_controller/write_access
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y100.BQ     Tcko                  0.100   axi_lite_controller/serial_command_shift<35>
                                                       axi_lite_controller/serial_command_shift_33
    SLICE_X75Y99.D3      net (fanout=5)        0.213   axi_lite_controller/serial_command_shift<33>
    SLICE_X75Y99.CLK     Tah         (-Th)     0.045   axi_lite_controller/read_access
                                                       axi_lite_controller/Mmux_serial_command_shift[34]_GND_12_o_MUX_304_o11
                                                       axi_lite_controller/write_access
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.055ns logic, 0.213ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkout1 = PERIOD TIMEGRP "clock_generator_clkout1"
        TS_clk_in_p / 0.5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<0>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
  Location pin: SLICE_X18Y124.CLK
  Clock network: s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<0>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
  Location pin: SLICE_X18Y124.CLK
  Clock network: s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data<0>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
  Location pin: SLICE_X18Y124.CLK
  Clock network: s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mdio = PERIOD TIMEGRP "mdio_logic" 
TS_clock_generator_clkout1 * 40 HIGH 50%         PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 139 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  81.560ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (SLICE_X47Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.593 - 0.590)
  Source Clock:         s_axi_aclk rising at 390.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X47Y127.SR     net (fanout=179)      1.449   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X47Y127.CLK    Tsrck                 0.304   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.527ns logic, 1.449ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1 (SLICE_X46Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.593 - 0.590)
  Source Clock:         s_axi_aclk rising at 390.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X46Y127.SR     net (fanout=179)      1.449   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X46Y127.CLK    Tsrck                 0.281   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.504ns logic, 1.449ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0 (SLICE_X46Y127.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.593 - 0.590)
  Source Clock:         s_axi_aclk rising at 390.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y107.BQ     Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X46Y127.SR     net (fanout=179)      1.449   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
    SLICE_X46Y127.CLK    Tsrck                 0.281   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.504ns logic, 1.449ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mdio = PERIOD TIMEGRP "mdio_logic" TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (SLICE_X47Y127.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         s_axi_aclk rising at 400.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y127.CQ     Tcko                  0.118   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4
    SLICE_X47Y127.B6     net (fanout=24)       0.069   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>
    SLICE_X47Y127.CLK    Tah         (-Th)     0.032   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<5>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.086ns logic, 0.069ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC (SLICE_X45Y122.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_axi_aclk rising at 400.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y122.AQ     Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT
    SLICE_X45Y122.D4     net (fanout=2)        0.167   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT
    SLICE_X45Y122.CLK    Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.067ns logic, 0.167ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG (SLICE_X40Y123.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         s_axi_aclk rising at 400.000ns
  Destination Clock:    s_axi_aclk rising at 400.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y123.DQ     Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT
    SLICE_X40Y123.D5     net (fanout=10)       0.116   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT
    SLICE_X40Y123.CLK    Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.067ns logic, 0.116ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mdio = PERIOD TIMEGRP "mdio_logic" TS_clock_generator_clkout1 * 40 HIGH 50%
        PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 399.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 400.000ns
  Low pulse: 200.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/CK
  Location pin: SLICE_X46Y127.CLK
  Clock network: s_axi_aclk
--------------------------------------------------------------------------------
Slack: 399.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 400.000ns
  High pulse: 200.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>/SR
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1/SR
  Location pin: SLICE_X46Y127.SR
  Clock network: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4
--------------------------------------------------------------------------------
Slack: 399.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 400.000ns
  Low pulse: 200.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT<4>/CLK
  Logical resource: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3/CK
  Location pin: SLICE_X46Y127.CLK
  Clock network: s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkout3 = PERIOD TIMEGRP 
"clock_generator_clkout3"         TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 197 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.154ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr (OLOGIC_X0Y181.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg (FF)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.735 - 0.715)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg to trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y181.CQ      Tcko                  0.223   trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90
                                                       trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90_sync/data_sync_reg
    OLOGIC_X0Y181.SR     net (fanout=1)        1.507   trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90
    OLOGIC_X0Y181.CLK    Tosrck                0.380   rgmii_txc_OBUF
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.603ns logic, 1.507ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (SLICE_X10Y144.A4), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.101ns (0.623 - 0.724)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg to trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y143.CMUX    Tshcko                0.285   trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int
                                                       trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg
    SLICE_X11Y143.B2     net (fanout=10)       0.627   trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int
    SLICE_X11Y143.B      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0
    SLICE_X11Y143.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/enable_gen/N2
    SLICE_X11Y143.A      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0
    SLICE_X10Y144.A4     net (fanout=1)        0.416   trimac_fifo_block/trimac_block/enable_gen/N6
    SLICE_X10Y144.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/clk_div5_int
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.350ns logic, 1.275ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/counter_0 (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.107 - 0.131)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/counter_0 to trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y143.AQ     Tcko                  0.259   trimac_fifo_block/trimac_block/enable_gen/counter<3>
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_0
    SLICE_X11Y143.B1     net (fanout=10)       0.482   trimac_fifo_block/trimac_block/enable_gen/counter<0>
    SLICE_X11Y143.B      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0
    SLICE_X11Y143.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/enable_gen/N2
    SLICE_X11Y143.A      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0
    SLICE_X10Y144.A4     net (fanout=1)        0.416   trimac_fifo_block/trimac_block/enable_gen/N6
    SLICE_X10Y144.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/clk_div5_int
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.324ns logic, 1.130ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.107 - 0.128)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg to trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y137.DQ     Tcko                  0.223   trimac_fifo_block/trimac_block/enable_gen/speed_is_100_int
                                                       trimac_fifo_block/trimac_block/enable_gen/txspeedis100gen/data_sync_reg
    SLICE_X11Y143.B3     net (fanout=4)        0.498   trimac_fifo_block/trimac_block/enable_gen/speed_is_100_int
    SLICE_X11Y143.B      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/Mmux_clk_div5_shift_int_PWR_16_o_MUX_344_o1_SW0
    SLICE_X11Y143.A4     net (fanout=1)        0.232   trimac_fifo_block/trimac_block/enable_gen/N2
    SLICE_X11Y143.A      Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/N2
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set_SW0
    SLICE_X10Y144.A4     net (fanout=1)        0.416   trimac_fifo_block/trimac_block/enable_gen/N6
    SLICE_X10Y144.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/clk_div5_int
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int_glue_set
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.288ns logic, 1.146ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/enable_gen/div_2 (SLICE_X14Y138.A1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/counter_0 (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/div_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.618 - 0.669)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/counter_0 to trimac_fifo_block/trimac_block/enable_gen/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y143.AQ     Tcko                  0.259   trimac_fifo_block/trimac_block/enable_gen/counter<3>
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_0
    SLICE_X8Y143.C3      net (fanout=10)       0.534   trimac_fifo_block/trimac_block/enable_gen/counter<0>
    SLICE_X8Y143.C       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X8Y143.B6      net (fanout=1)        0.106   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1
    SLICE_X8Y143.B       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12
    SLICE_X14Y138.A1     net (fanout=8)        0.686   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X14Y138.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/div_2
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.324ns logic, 1.326ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/counter_3 (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/div_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.618 - 0.669)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/counter_3 to trimac_fifo_block/trimac_block/enable_gen/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y143.CQ     Tcko                  0.259   trimac_fifo_block/trimac_block/enable_gen/counter<3>
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_3
    SLICE_X8Y143.C2      net (fanout=8)        0.501   trimac_fifo_block/trimac_block/enable_gen/counter<3>
    SLICE_X8Y143.C       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X8Y143.B6      net (fanout=1)        0.106   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1
    SLICE_X8Y143.B       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12
    SLICE_X14Y138.A1     net (fanout=8)        0.686   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X14Y138.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/div_2
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.324ns logic, 1.293ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/enable_gen/counter_2 (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/div_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.618 - 0.669)
  Source Clock:         gtx_clk90_bufg rising at 2.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/enable_gen/counter_2 to trimac_fifo_block/trimac_block/enable_gen/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y143.BQ     Tcko                  0.259   trimac_fifo_block/trimac_block/enable_gen/counter<3>
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_2
    SLICE_X8Y143.C4      net (fanout=9)        0.389   trimac_fifo_block/trimac_block/enable_gen/counter<2>
    SLICE_X8Y143.C       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X8Y143.B6      net (fanout=1)        0.106   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv1
    SLICE_X8Y143.B       Tilo                  0.043   trimac_fifo_block/trimac_block/enable_gen/counter<5>
                                                       trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv12
    SLICE_X14Y138.A1     net (fanout=8)        0.686   trimac_fifo_block/trimac_block/enable_gen/wrap_point[5]_counter[5]_LessThan_14_o_inv11
    SLICE_X14Y138.CLK    Tas                  -0.021   trimac_fifo_block/trimac_block/enable_gen/div_2
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2_rstpot
                                                       trimac_fifo_block/trimac_block/enable_gen/div_2
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.324ns logic, 1.181ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkout3 = PERIOD TIMEGRP "clock_generator_clkout3"
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1 (SLICE_X11Y154.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.724 - 0.583)
  Source Clock:         gtx_clk90_bufg rising at 10.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int to trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y144.AQ     Tcko                  0.118   trimac_fifo_block/trimac_block/enable_gen/clk_div5_int
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    SLICE_X11Y154.AX     net (fanout=2)        0.235   trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int
    SLICE_X11Y154.CLK    Tckdi       (-Th)     0.040   trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1
                                                       trimac_fifo_block/trimac_block/enable_gen/clk_div5_shift_int1
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.078ns logic, 0.235ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg (SLICE_X7Y143.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gtx_clk90_bufg rising at 10.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync to trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y143.BMUX    Tshcko                0.127   trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int
                                                       trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync
    SLICE_X7Y143.CX      net (fanout=1)        0.106   trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync1
    SLICE_X7Y143.CLK     Tckdi       (-Th)     0.047   trimac_fifo_block/trimac_block/enable_gen/speed_is_10_100_int
                                                       trimac_fifo_block/trimac_block/enable_gen/txspeedis10100gen/data_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.080ns logic, 0.106ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/enable_gen/counter_4 (SLICE_X9Y142.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/enable_gen/counter_2 (FF)
  Destination:          trimac_fifo_block/trimac_block/enable_gen/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.370 - 0.338)
  Source Clock:         gtx_clk90_bufg rising at 10.000ns
  Destination Clock:    gtx_clk90_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/enable_gen/counter_2 to trimac_fifo_block/trimac_block/enable_gen/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y143.BQ     Tcko                  0.118   trimac_fifo_block/trimac_block/enable_gen/counter<3>
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_2
    SLICE_X9Y142.C6      net (fanout=9)        0.135   trimac_fifo_block/trimac_block/enable_gen/counter<2>
    SLICE_X9Y142.CLK     Tah         (-Th)     0.033   trimac_fifo_block/trimac_block/enable_gen/phy_tx_enable_int
                                                       trimac_fifo_block/trimac_block/enable_gen/Mcount_counter_xor<4>11
                                                       trimac_fifo_block/trimac_block/enable_gen/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.085ns logic, 0.135ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkout3 = PERIOD TIMEGRP "clock_generator_clkout3"
        TS_clk_in_p / 0.625 PHASE 2 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 6.591ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clock_generator/clkout4_buf/I0
  Logical resource: clock_generator/clkout4_buf/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: clock_generator/clkout3
--------------------------------------------------------------------------------
Slack: 6.930ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: rgmii_txc_OBUF/CLK
  Logical resource: trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/CK
  Location pin: OLOGIC_X0Y181.CLK
  Clock network: gtx_clk90_bufg
--------------------------------------------------------------------------------
Slack: 6.930ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.535ns (Tospwh)
  Physical resource: rgmii_txc_OBUF/SR
  Logical resource: trimac_fifo_block/trimac_block/rgmii_interface/rgmii_txc_ddr/SR
  Location pin: OLOGIC_X0Y181.SR
  Clock network: trimac_fifo_block/trimac_block/rgmii_interface/tx_reset90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkout0 = PERIOD TIMEGRP 
"clock_generator_clkout0"         TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64605 paths analyzed, 10578 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.081ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0 (SLICE_X49Y41.CE), 635 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.701ns logic, 4.361ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (1.213 - 1.166)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D2      net (fanout=4)        0.470   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.701ns logic, 4.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X42Y62.D1      net (fanout=14)       1.232   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X42Y62.CMUX    Topdc                 0.237   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3
    SLICE_X40Y64.D5      net (fanout=9)        0.447   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X40Y64.D       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1
    SLICE_X42Y63.C5      net (fanout=6)        0.285   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o
    SLICE_X42Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3
    SLICE_X43Y63.C4      net (fanout=1)        0.401   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (0.833ns logic, 3.860ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1 (SLICE_X49Y41.CE), 635 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.701ns logic, 4.361ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (1.213 - 1.166)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D2      net (fanout=4)        0.470   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.701ns logic, 4.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X42Y62.D1      net (fanout=14)       1.232   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X42Y62.CMUX    Topdc                 0.237   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3
    SLICE_X40Y64.D5      net (fanout=9)        0.447   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X40Y64.D       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1
    SLICE_X42Y63.C5      net (fanout=6)        0.285   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o
    SLICE_X42Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3
    SLICE_X43Y63.C4      net (fanout=1)        0.401   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (0.833ns logic, 3.860ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2 (SLICE_X49Y41.CE), 635 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (0.701ns logic, 4.361ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (1.213 - 1.166)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y88.AQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D2      net (fanout=4)        0.470   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X41Y64.B1      net (fanout=14)       1.175   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X41Y64.BMUX    Tilo                  0.148   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N44
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13_SW0
    SLICE_X46Y44.C2      net (fanout=1)        0.971   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N89
    SLICE_X46Y44.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<10>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_addr_reload13
    SLICE_X43Y63.C6      net (fanout=13)       0.720   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_reload
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.701ns logic, 4.239ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (1.213 - 1.168)
  Source Clock:         gtx_clk_bufg rising at 0.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y91.BQ      Tcko                  0.223   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D1      net (fanout=4)        0.592   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X38Y87.D       Tilo                  0.043   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X42Y62.D1      net (fanout=14)       1.232   trimac_fifo_block/tx_axis_mac_tready
    SLICE_X42Y62.CMUX    Topdc                 0.237   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3_F
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In3
    SLICE_X40Y64.D5      net (fanout=9)        0.447   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4-In
    SLICE_X40Y64.D       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3_1
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o1
    SLICE_X42Y63.C5      net (fanout=6)        0.285   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_nxt_state[3]_rd_nxt_state[3]_OR_117_o
    SLICE_X42Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/Mmux_rd_en1210_SW3
    SLICE_X43Y63.C4      net (fanout=1)        0.401   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N57
    SLICE_X43Y63.C       Tilo                  0.043   trimac_fifo_block/user_side_FIFO/tx_fifo_i/N56
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CE      net (fanout=4)        0.903   trimac_fifo_block/user_side_FIFO/tx_fifo_i/_n0595_inv
    SLICE_X49Y41.CLK     Tceck                 0.201   trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (0.833ns logic, 3.860ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkout0 = PERIOD TIMEGRP "clock_generator_clkout0"
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13 (SLICE_X15Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13 (FF)
  Destination:          trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.797 - 0.531)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y101.BQ     Tcko                  0.100   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT<14>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13
    SLICE_X15Y99.BX      net (fanout=3)        0.212   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT<13>
    SLICE_X15Y99.CLK     Tckdi       (-Th)     0.038   trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<14>
                                                       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.062ns logic, 0.212ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X2Y16.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.161 - 0.107)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y47.DMUX    Tshcko                0.257   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7
    RAMB18_X2Y16.DIADI7  net (fanout=2)        0.338   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<7>
    RAMB18_X2Y16.RDCLK   Trckd_DIA   (-Th)     0.527   trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.068ns (-0.270ns logic, 0.338ns route)
                                                       (-397.1% logic, 497.1% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X2Y16.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6 (FF)
  Destination:          trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.161 - 0.107)
  Source Clock:         gtx_clk_bufg rising at 8.000ns
  Destination Clock:    gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6 to trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y47.CMUX    Tshcko                0.254   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<3>
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6
    RAMB18_X2Y16.DIADI6  net (fanout=2)        0.342   trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram<6>
    RAMB18_X2Y16.RDCLK   Trckd_DIA   (-Th)     0.527   trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
                                                       trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------  ---------------------------
    Total                                      0.069ns (-0.273ns logic, 0.342ns route)
                                                       (-395.7% logic, 495.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkout0 = PERIOD TIMEGRP "clock_generator_clkout0"
        TS_clk_in_p / 0.625 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X2Y17.CLKARDCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X2Y17.CLKBWRCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X2Y16.RDCLK
  Clock network: gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkout4 = PERIOD TIMEGRP 
"clock_generator_clkout4"         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9787 paths analyzed, 2500 endpoints analyzed, 0 failing endpoints
 4 timing errors detected. (0 setup errors, 0 hold errors, 4 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0 (SLICE_X133Y345.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.622 - 0.667)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y310.CQ    Tcko                  0.223   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D3    net (fanout=25)       1.706   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y345.SR    net (fanout=2)        0.327   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y345.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges<1>
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.570ns logic, 2.033ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.622 - 0.665)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y346.DQ    Tcko                  0.259   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int
    SLICE_X132Y344.D5    net (fanout=4)        0.531   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y345.SR    net (fanout=2)        0.327   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y345.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges<1>
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_0
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.606ns logic, 0.858ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1 (SLICE_X133Y345.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.622 - 0.667)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y310.CQ    Tcko                  0.223   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D3    net (fanout=25)       1.706   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y345.SR    net (fanout=2)        0.327   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y345.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges<1>
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.570ns logic, 2.033ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.622 - 0.665)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y346.DQ    Tcko                  0.259   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int
    SLICE_X132Y344.D5    net (fanout=4)        0.531   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y345.SR    net (fanout=2)        0.327   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y345.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges<1>
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/count_phalign_edges_1
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.606ns logic, 0.858ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE (SLICE_X133Y344.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.622 - 0.667)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y310.CQ    Tcko                  0.223   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D3    net (fanout=25)       1.706   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/rx_cdrlocked
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y344.SR    net (fanout=2)        0.326   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y344.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/phalign_state_FSM_FFd2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.570ns logic, 2.032ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.622 - 0.665)
  Source Clock:         SYSCLK_IN rising at 0.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y346.DQ    Tcko                  0.259   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxresetfsm_i/run_phase_alignment_int
    SLICE_X132Y344.D5    net (fanout=4)        0.531   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_run_rx_phalignment_i
    SLICE_X132Y344.D     Tilo                  0.043   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rxdlysreset_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o1
    SLICE_X133Y344.SR    net (fanout=2)        0.326   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/RUN_PHALIGNMENT_RECCLKSTABLE_OR_233_o
    SLICE_X133Y344.CLK   Tsrck                 0.304   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/phalign_state_FSM_FFd2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt3_rx_auto_phase_align_i/PHASE_ALIGNMENT_DONE
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.606ns logic, 0.857ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkout4 = PERIOD TIMEGRP "clock_generator_clkout4"
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2 (SLICE_X143Y302.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.298ns (0.814 - 0.516)
  Source Clock:         SYSCLK_IN rising at 5.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y299.AQ    Tcko                  0.100   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_run_rx_phalignment_i
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/run_phase_alignment_int
    SLICE_X143Y302.B3    net (fanout=4)        0.240   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_run_rx_phalignment_i
    SLICE_X143Y302.CLK   Tah         (-Th)     0.032   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2-In
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rx_auto_phase_align_i/phalign_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.068ns logic, 0.240ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (SLICE_X142Y300.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3 (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.298ns (0.814 - 0.516)
  Source Clock:         SYSCLK_IN rising at 5.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3 to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y299.CQ    Tcko                  0.100   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
    SLICE_X142Y300.B5    net (fanout=19)       0.221   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
    SLICE_X142Y300.B     Tilo                  0.028   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.C6    net (fanout=1)        0.053   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.CLK   Tah         (-Th)     0.059   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.069ns logic, 0.274ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.298ns (0.814 - 0.516)
  Source Clock:         SYSCLK_IN rising at 5.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y299.BMUX  Tshcko                0.127   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/data_valid_sync
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg
    SLICE_X142Y300.B3    net (fanout=8)        0.209   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/data_valid_sync
    SLICE_X142Y300.B     Tilo                  0.028   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.C6    net (fanout=1)        0.053   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.CLK   Tah         (-Th)     0.059   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.096ns logic, 0.262ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.298ns (0.814 - 0.516)
  Source Clock:         SYSCLK_IN rising at 5.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y299.BQ    Tcko                  0.100   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X142Y300.B4    net (fanout=18)       0.297   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X142Y300.B     Tilo                  0.028   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.C6    net (fanout=1)        0.053   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In3
    SLICE_X142Y300.CLK   Tah         (-Th)     0.059   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4-In5
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.069ns logic, 0.350ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET (SLICE_X138Y305.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination:          GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.297ns (0.813 - 0.516)
  Source Clock:         SYSCLK_IN rising at 5.000ns
  Destination Clock:    SYSCLK_IN rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2 to GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y299.BQ    Tcko                  0.100   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X138Y305.A3    net (fanout=18)       0.324   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2
    SLICE_X138Y305.CLK   Tah         (-Th)     0.059   GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_gtrxreset_t
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET_rstpot
                                                       GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/gt0_rxresetfsm_i/GTRXRESET
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.041ns logic, 0.324ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkout4 = PERIOD TIMEGRP "clock_generator_clkout4"
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: -0.714ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Logical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt3_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y15.DRPCLK
  Clock network: SYSCLK_IN
--------------------------------------------------------------------------------
Slack: -0.714ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Logical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt2_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y14.DRPCLK
  Clock network: SYSCLK_IN
--------------------------------------------------------------------------------
Slack: -0.714ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Logical resource: GTX156M625GBank118_exde/GTX_117_625_15625_40_init_i/GTX_117_625_15625_40_i/gt1_GTX_117_625_15625_40_i/gtxe2_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y13.DRPCLK
  Clock network: SYSCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkout2 = PERIOD TIMEGRP 
"clock_generator_clkout2"         TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.225ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X11Y123.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.609 - 0.656)
  Source Clock:         refclk_bufg rising at 0.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y119.BQ     Tcko                  0.259   trimac_fifo_block/trimac_block/idelayctrl_reset_sync
                                                       trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X10Y123.B4     net (fanout=3)        0.591   trimac_fifo_block/trimac_block/idelayctrl_reset_sync
    SLICE_X10Y123.BMUX   Tilo                  0.148   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411
    SLICE_X11Y123.SR     net (fanout=1)        0.319   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0
    SLICE_X11Y123.CLK    Tsrck                 0.304   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (0.711ns logic, 0.910ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         refclk_bufg rising at 0.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.223   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.B5     net (fanout=2)        0.172   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.BMUX   Tilo                  0.146   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd411
    SLICE_X11Y123.SR     net (fanout=1)        0.319   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4_0
    SLICE_X11Y123.CLK    Tsrck                 0.304   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.673ns logic, 0.491ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelayctrl_reset (SLICE_X8Y123.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelayctrl_reset (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.608 - 0.656)
  Source Clock:         refclk_bufg rising at 0.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2 to trimac_fifo_block/trimac_block/idelayctrl_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y119.BQ     Tcko                  0.259   trimac_fifo_block/trimac_block/idelayctrl_reset_sync
                                                       trimac_fifo_block/trimac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X8Y123.SR      net (fanout=3)        0.659   trimac_fifo_block/trimac_block/idelayctrl_reset_sync
    SLICE_X8Y123.CLK     Tsrck                 0.281   trimac_fifo_block/trimac_block/idelayctrl_reset
                                                       trimac_fifo_block/trimac_block/idelayctrl_reset
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.540ns logic, 0.659ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelayctrl_reset (SLICE_X8Y123.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelayctrl_reset (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.608 - 0.652)
  Source Clock:         refclk_bufg rising at 0.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 to trimac_fifo_block/trimac_block/idelayctrl_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y123.AMUX   Tshcko                0.316   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X11Y123.A1     net (fanout=2)        0.473   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X11Y123.A      Tilo                  0.043   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o1
    SLICE_X8Y123.AX      net (fanout=1)        0.202   trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o
    SLICE_X8Y123.CLK     Tdick                 0.002   trimac_fifo_block/trimac_block/idelayctrl_reset
                                                       trimac_fifo_block/trimac_block/idelayctrl_reset
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.361ns logic, 0.675ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelayctrl_reset (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.608 - 0.652)
  Source Clock:         refclk_bufg rising at 0.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 to trimac_fifo_block/trimac_block/idelayctrl_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y123.AQ     Tcko                  0.259   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1
    SLICE_X11Y123.A5     net (fanout=2)        0.159   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1
    SLICE_X11Y123.A      Tilo                  0.043   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o1
    SLICE_X8Y123.AX      net (fanout=1)        0.202   trimac_fifo_block/trimac_block/idelay_reset_cnt[3]_INV_46_o
    SLICE_X8Y123.CLK     Tdick                 0.002   trimac_fifo_block/trimac_block/idelayctrl_reset
                                                       trimac_fifo_block/trimac_block/idelayctrl_reset
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.304ns logic, 0.361ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkout2 = PERIOD TIMEGRP "clock_generator_clkout2"
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X10Y123.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         refclk_bufg rising at 5.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.100   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.A5     net (fanout=2)        0.090   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.CLK    Tah         (-Th)     0.066   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2-In1
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.034ns logic, 0.090ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (SLICE_X10Y123.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         refclk_bufg rising at 5.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.100   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.A5     net (fanout=2)        0.090   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.CLK    Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1-In1
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X10Y123.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Destination:          trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         refclk_bufg rising at 5.000ns
  Destination Clock:    refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4 to trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.100   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.B5     net (fanout=2)        0.092   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd4
    SLICE_X10Y123.CLK    Tah         (-Th)     0.059   trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3-In1
                                                       trimac_fifo_block/trimac_block/idelay_reset_cnt_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkout2 = PERIOD TIMEGRP "clock_generator_clkout2"
        TS_clk_in_p HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK
  Logical resource: trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: refclk_bufg
--------------------------------------------------------------------------------
Slack: 1.775ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.225ns (310.078MHz) (Tdlycper_REFCLK)
  Physical resource: trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK
  Logical resource: trimac_fifo_block/trimac_block/dlyctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: refclk_bufg
--------------------------------------------------------------------------------
Slack: 3.591ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clock_generator/clkout3_buf/I0
  Logical resource: clock_generator/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clock_generator/clkout2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP 
"rgmii_rxc"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.298ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.701ns (Levels of Logic = 2)
  Clock Path Delay:     1.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<0> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.830   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IDELAY_X0Y119.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IDELAY_X0Y119.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y119.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y119.CLK    Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rxd_int<0>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (2.701ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y119.CLK    net (fanout=10)       0.118   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (1.123ns logic, 0.305ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Delay:     1.425ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rx_ctl to trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 0.818   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IDELAY_X0Y128.IDATAINnet (fanout=1)        0.000   rgmii_rx_ctl_IBUF
    IDELAY_X0Y128.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y128.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128.CLK    Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rx_dv_int
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (2.689ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y128.CLK    net (fanout=10)       0.115   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (1.123ns logic, 0.302ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Delay:     1.423ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 0.811   rgmii_rxd<3>
                                                       rgmii_rxd<3>
                                                       rgmii_rxd_3_IBUF
    IDELAY_X0Y123.IDATAINnet (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IDELAY_X0Y123.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y123.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y123.CLK    Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rxd_int<3>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (2.682ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y123.CLK    net (fanout=10)       0.113   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (1.123ns logic, 0.300ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP "rgmii_rxc"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.556ns (Levels of Logic = 2)
  Clock Path Delay:     3.078ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<1> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 1.124   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IDELAY_X0Y121.IDATAINnet (fanout=1)        0.000   rgmii_rxd_1_IBUF
    IDELAY_X0Y121.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y121.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y121.CLK    Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<1>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (2.556ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y121.CLK    net (fanout=10)       0.333   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (2.391ns logic, 0.687ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Delay:     3.078ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<2> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 1.126   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IDELAY_X0Y122.IDATAINnet (fanout=1)        0.000   rgmii_rxd_2_IBUF
    IDELAY_X0Y122.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y122.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y122.CLK    Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<2>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (2.558ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y122.CLK    net (fanout=10)       0.333   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (2.391ns logic, 0.687ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.574ns (Levels of Logic = 2)
  Clock Path Delay:     3.075ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<3> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 1.142   rgmii_rxd<3>
                                                       rgmii_rxd<3>
                                                       rgmii_rxd_3_IBUF
    IDELAY_X0Y123.IDATAINnet (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IDELAY_X0Y123.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y123.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y123.CLK    Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<3>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (2.574ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y123.CLK    net (fanout=10)       0.330   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (2.391ns logic, 0.684ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP 
"rgmii_rxc"         "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.298ns.
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y119.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.701ns (Levels of Logic = 2)
  Clock Path Delay:     1.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<0> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U30.I                Tiopi                 0.830   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IDELAY_X0Y119.IDATAINnet (fanout=1)        0.000   rgmii_rxd_0_IBUF
    IDELAY_X0Y119.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y119.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y119.CLKB   Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rxd_int<0>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (2.701ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y119.CLKB   net (fanout=10)       0.118   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (1.123ns logic, 0.305ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y128.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Delay:     1.425ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rx_ctl to trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R28.I                Tiopi                 0.818   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IDELAY_X0Y128.IDATAINnet (fanout=1)        0.000   rgmii_rx_ctl_IBUF
    IDELAY_X0Y128.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       trimac_fifo_block/trimac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y128.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128.CLKB   Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rx_dv_int
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (2.689ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y128.CLKB   net (fanout=10)       0.115   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (1.123ns logic, 0.302ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Delay:     1.423ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 0.811   rgmii_rxd<3>
                                                       rgmii_rxd<3>
                                                       rgmii_rxd_3_IBUF
    IDELAY_X0Y123.IDATAINnet (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IDELAY_X0Y123.DATAOUTTiddo_IDATAIN         1.868   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y123.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y123.CLKB   Tidockd               0.003   trimac_fifo_block/trimac_block/gmii_rxd_int<3>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (2.682ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 0.641   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.187   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             0.482   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y123.CLKB   net (fanout=10)       0.113   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (1.123ns logic, 0.300ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP "rgmii_rxc"
        "FALLING";
--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y121.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.556ns (Levels of Logic = 2)
  Clock Path Delay:     3.078ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<1> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 1.124   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IDELAY_X0Y121.IDATAINnet (fanout=1)        0.000   rgmii_rxd_1_IBUF
    IDELAY_X0Y121.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y121.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y121.CLKB   Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<1>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (2.556ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y121.CLKB   net (fanout=10)       0.333   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (2.391ns logic, 0.687ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y122.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Clock Path Delay:     3.078ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<2> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T25.I                Tiopi                 1.126   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IDELAY_X0Y122.IDATAINnet (fanout=1)        0.000   rgmii_rxd_2_IBUF
    IDELAY_X0Y122.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y122.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y122.CLKB   Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<2>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (2.558ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y122.CLKB   net (fanout=10)       0.333   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (2.391ns logic, 0.687ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y123.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.500ns
  Data Path Delay:      2.574ns (Levels of Logic = 2)
  Clock Path Delay:     3.075ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rgmii_rxd<3> to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U28.I                Tiopi                 1.142   rgmii_rxd<3>
                                                       rgmii_rxd<3>
                                                       rgmii_rxd_3_IBUF
    IDELAY_X0Y123.IDATAINnet (fanout=1)        0.000   rgmii_rxd_3_IBUF
    IDELAY_X0Y123.DATAOUTTiddo_IDATAIN         1.567   trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y123.DDLY   net (fanout=1)        0.000   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y123.CLKB   Tiockdd     (-Th)     0.135   trimac_fifo_block/trimac_block/gmii_rxd_int<3>
                                                       trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (2.574ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Maximum Clock Path at Slow Process Corner: rgmii_rxc to trimac_fifo_block/trimac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U27.I                Tiopi                 1.251   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFIO_X0Y9.I         net (fanout=2)        0.354   rgmii_rxc_IBUF
    BUFIO_X0Y9.O         Tbiocko_O             1.140   trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       trimac_fifo_block/trimac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y123.CLKB   net (fanout=10)       0.330   trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (2.391ns logic, 0.684ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in_p                    |      5.000ns|      2.800ns|      5.714ns|            0|            4|            0|        86107|
| TS_clock_generator_clkout1    |     10.000ns|      4.763ns|      2.039ns|            0|            0|        11358|          139|
|  TS_mdio                      |    400.000ns|     81.560ns|          N/A|            0|            0|          139|            0|
| TS_clock_generator_clkout3    |      8.000ns|      2.154ns|          N/A|            0|            0|          197|            0|
| TS_clock_generator_clkout0    |      8.000ns|      5.081ns|          N/A|            0|            0|        64605|            0|
| TS_clock_generator_clkout4    |      5.000ns|      5.714ns|          N/A|            4|            0|         9787|            0|
| TS_clock_generator_clkout2    |      5.000ns|      3.225ns|          N/A|            0|            0|           21|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in_n
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pause_req_s |    4.596(R)|      SLOW  |   -1.816(R)|      FAST  |gtx_clk_bufg      |   0.000|
            |    4.446(R)|      SLOW  |   -1.735(R)|      FAST  |s_axi_aclk        |   0.000|
reset_error |    4.459(R)|      SLOW  |   -1.825(R)|      FAST  |gtx_clk_bufg      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_in_p
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pause_req_s |    4.596(R)|      SLOW  |   -1.816(R)|      FAST  |gtx_clk_bufg      |   0.000|
            |    4.446(R)|      SLOW  |   -1.735(R)|      FAST  |s_axi_aclk        |   0.000|
reset_error |    4.459(R)|      SLOW  |   -1.825(R)|      FAST  |gtx_clk_bufg      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock rgmii_rxc
------------+------------+------------+------------+------------+-----------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                 | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                | Phase  |
------------+------------+------------+------------+------------+-----------------------------------------------------------------+--------+
rgmii_rx_ctl|    1.289(R)|      FAST  |    0.522(R)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    1.289(F)|      FAST  |    0.522(F)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<0>|    1.298(R)|      FAST  |    0.515(R)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    1.298(F)|      FAST  |    0.515(F)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<1>|    1.264(R)|      FAST  |    0.547(R)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    1.264(F)|      FAST  |    0.547(F)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<2>|    1.266(R)|      FAST  |    0.545(R)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    1.266(F)|      FAST  |    0.545(F)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<3>|    1.284(R)|      FAST  |    0.526(R)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |    1.284(F)|      FAST  |    0.526(F)|      SLOW  |trimac_fifo_block/trimac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
------------+------------+------------+------------+------------+-----------------------------------------------------------------+--------+

Clock to Setup on destination clock clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_n       |    5.081|         |         |         |
clk_in_p       |    5.081|         |         |         |
rgmii_rxc      |    7.451|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_n       |    5.081|         |         |         |
clk_in_p       |    5.081|         |         |         |
rgmii_rxc      |    7.451|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_n       |    0.649|         |         |         |
clk_in_p       |    0.649|         |         |         |
rgmii_rxc      |    3.444|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP "rgmii_rxc"         "RISING";
Worst Case Data Window 1.845; Ideal Clock Offset To Actual Clock 0.375; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |    1.289(R)|      FAST  |    0.522(R)|      SLOW  |    0.211|    0.978|       -0.384|
rgmii_rxd<0>      |    1.298(R)|      FAST  |    0.515(R)|      SLOW  |    0.202|    0.985|       -0.391|
rgmii_rxd<1>      |    1.264(R)|      FAST  |    0.547(R)|      SLOW  |    0.236|    0.953|       -0.359|
rgmii_rxd<2>      |    1.266(R)|      FAST  |    0.545(R)|      SLOW  |    0.234|    0.955|       -0.361|
rgmii_rxd<3>      |    1.284(R)|      FAST  |    0.526(R)|      SLOW  |    0.216|    0.974|       -0.379|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.298|         -  |       0.547|         -  |    0.202|    0.953|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "IN_RGMII" OFFSET = IN 1.5 ns VALID 3 ns BEFORE COMP "rgmii_rxc"         "FALLING";
Worst Case Data Window 1.845; Ideal Clock Offset To Actual Clock 0.375; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |   -2.711(F)|      FAST  |    4.522(F)|      SLOW  |    0.211|    0.978|       -0.384|
rgmii_rxd<0>      |   -2.702(F)|      FAST  |    4.515(F)|      SLOW  |    0.202|    0.985|       -0.391|
rgmii_rxd<1>      |   -2.736(F)|      FAST  |    4.547(F)|      SLOW  |    0.236|    0.953|       -0.359|
rgmii_rxd<2>      |   -2.734(F)|      FAST  |    4.545(F)|      SLOW  |    0.234|    0.955|       -0.361|
rgmii_rxd<3>      |   -2.716(F)|      FAST  |    4.526(F)|      SLOW  |    0.216|    0.974|       -0.379|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.702|         -  |       4.547|         -  |    0.202|    0.953|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 4  Score: 2856  (Setup/Max: 0, Hold: 0, Component Switching Limit: 2856)

Constraints cover 104920 paths, 0 nets, and 25174 connections

Design statistics:
   Minimum period:  81.560ns{1}   (Maximum frequency:  12.261MHz)
   Maximum path delay from/to any node:   2.884ns
   Minimum input required time before clock:   1.298ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 09 12:51:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1040 MB



