# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../project_1.srcs/Instruction_Decoder/imports/lab9ak.sim/TB_Instruction_Decoder.vhd" \

# Do not sort compile order
nosort
