read -sv run_verilog_mid/adder_32b_10_92_80437a06d6f66af8f62f9544a8745376.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_80437a06d6f66af8f62f9544a8745376_yosys.v
