Analysis & Synthesis report for fpganic
Thu Aug 07 21:50:16 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpganic|sys_ctrl:sys_ctrl_module|portx_status
 11. State Machine - |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status
 12. State Machine - |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|spi3rx_status
 13. State Machine - |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status
 14. State Machine - |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|spi3rx_status
 15. State Machine - |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status
 16. State Machine - |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|spi3rx_status
 17. State Machine - |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status
 18. State Machine - |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|spi3rx_status
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 25. Source assignments for tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 26. Source assignments for spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram
 27. Source assignments for rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 28. Source assignments for tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 29. Source assignments for spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram
 30. Source assignments for rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 31. Source assignments for tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 32. Source assignments for spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram
 33. Source assignments for rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 34. Source assignments for tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 35. Source assignments for spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram
 36. Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram
 37. Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram
 38. Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram
 39. Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram
 40. Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram
 41. Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram
 42. Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram
 43. Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram
 44. Source assignments for pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 45. Source assignments for pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram
 46. Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component
 47. Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component
 48. Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component
 49. Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component
 50. Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component
 52. Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component
 54. Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component
 55. Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component
 56. Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component
 57. Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component
 58. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge
 59. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component
 60. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component
 61. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component
 62. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component
 63. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component
 64. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component
 65. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component
 66. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component
 67. Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|converge:converge_m
 68. Parameter Settings for User Entity Instance: pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component
 69. Parameter Settings for User Entity Instance: pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component
 70. Parameter Settings for User Entity Instance: sys_ctrl:sys_ctrl_module
 71. scfifo Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "sys_ctrl:sys_ctrl_module"
 73. Port Connectivity Checks: "pkttx_fifo:pkttx_fifo_model"
 74. Port Connectivity Checks: "pktrx_fifo:pktrx_fifo_model"
 75. Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m"
 76. Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m"
 77. Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m"
 78. Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m"
 79. Port Connectivity Checks: "pkt_converge:pktconverge_ge"
 80. Port Connectivity Checks: "spi3_tx:\getx_interface:3:spi3tx_model"
 81. Port Connectivity Checks: "tx_bigfifo:\getx_interface:3:tx_bigfifo_model"
 82. Port Connectivity Checks: "rx_bigfifo:\getx_interface:3:rx_bigfifo_model"
 83. Port Connectivity Checks: "spi3_tx:\getx_interface:2:spi3tx_model"
 84. Port Connectivity Checks: "tx_bigfifo:\getx_interface:2:tx_bigfifo_model"
 85. Port Connectivity Checks: "rx_bigfifo:\getx_interface:2:rx_bigfifo_model"
 86. Port Connectivity Checks: "spi3_tx:\getx_interface:1:spi3tx_model"
 87. Port Connectivity Checks: "tx_bigfifo:\getx_interface:1:tx_bigfifo_model"
 88. Port Connectivity Checks: "rx_bigfifo:\getx_interface:1:rx_bigfifo_model"
 89. Port Connectivity Checks: "spi3_tx:\getx_interface:0:spi3tx_model"
 90. Port Connectivity Checks: "tx_bigfifo:\getx_interface:0:tx_bigfifo_model"
 91. Port Connectivity Checks: "rx_bigfifo:\getx_interface:0:rx_bigfifo_model"
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-------------------------------+------------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Aug 07 21:50:16 2014          ;
; Quartus II Version            ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                 ; fpganic                                        ;
; Top-level Entity Name         ; fpganic                                        ;
; Family                        ; Stratix II                                     ;
; Logic utilization             ; N/A                                            ;
;     Combinational ALUTs       ; 2,404                                          ;
;     Dedicated logic registers ; 3,351                                          ;
; Total registers               ; 3351                                           ;
; Total pins                    ; 190                                            ;
; Total virtual pins            ; 0                                              ;
; Total block memory bits       ; 436,320                                        ;
; DSP block 9-bit elements      ; 0                                              ;
; Total PLLs                    ; 0                                              ;
; Total DLLs                    ; 0                                              ;
+-------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2S60F1020C5      ;                    ;
; Top-level entity name                                                      ; fpganic            ; fpganic            ;
; Family name                                                                ; Stratix II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; xiaohui/small_big_bridge_fullpkt.vhd ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge_fullpkt.vhd ;
; xiaohui/fullpktflagfifo.vhd          ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/fullpktflagfifo.vhd          ;
; xiaohui/bigfifo_converge.vhd         ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_converge.vhd         ;
; xiaohui/bigfifo_spi3tx.vhd           ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd           ;
; xiaohui/pkt_forward.vhd              ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/pkt_forward.vhd              ;
; xiaohui/pkt_converge.vhd             ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/pkt_converge.vhd             ;
; xiaohui/converge.vhd                 ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/converge.vhd                 ;
; xiaohui/spi3_tx_gateway.vhd          ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx_gateway.vhd          ;
; xiaohui/spi3_tx.vhd                  ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/spi3_tx.vhd                  ;
; xiaohui/spi3_rx.vhd                  ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/spi3_rx.vhd                  ;
; xiaohui/small_big_bridge.vhd         ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/small_big_bridge.vhd         ;
; xiaohui/pkttx_fifo.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/pkttx_fifo.vhd               ;
; xiaohui/pktrx_fifo.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/pktrx_fifo.vhd               ;
; xiaohui/package_custom.vhd           ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/package_custom.vhd           ;
; xiaohui/fpganic.vhd                  ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd                  ;
; xiaohui/rx_bigfifo.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd               ;
; xiaohui/tx_bigfifo.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/curious/Desktop/NIC/xiaohui/tx_bigfifo.vhd               ;
; xiaohui/sys_ctrl.vhd                 ; yes             ; User VHDL File               ; C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd                 ;
; scfifo.tdf                           ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf         ;
; a_regfifo.inc                        ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc      ;
; a_dpfifo.inc                         ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc       ;
; a_i2fifo.inc                         ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc       ;
; a_fffifo.inc                         ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc       ;
; a_f2fifo.inc                         ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc       ;
; aglobal110.inc                       ; yes             ; Megafunction                 ; d:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc     ;
; db/scfifo_ba91.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/scfifo_ba91.tdf                   ;
; db/a_dpfifo_c231.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/a_dpfifo_c231.tdf                 ;
; db/altsyncram_bud1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/altsyncram_bud1.tdf               ;
; db/cmpr_1p8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cmpr_1p8.tdf                      ;
; db/cntr_c6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_c6b.tdf                      ;
; db/cntr_p67.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_p67.tdf                      ;
; db/cntr_d6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_d6b.tdf                      ;
; db/scfifo_6f91.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/scfifo_6f91.tdf                   ;
; db/a_dpfifo_2431.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf                 ;
; db/altsyncram_n1e1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/altsyncram_n1e1.tdf               ;
; db/cmpr_6p8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cmpr_6p8.tdf                      ;
; db/cntr_h6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_h6b.tdf                      ;
; db/cntr_u67.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_u67.tdf                      ;
; db/cntr_i6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf                      ;
; db/scfifo_af91.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/scfifo_af91.tdf                   ;
; db/a_dpfifo_6431.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/a_dpfifo_6431.tdf                 ;
; db/altsyncram_v1e1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/altsyncram_v1e1.tdf               ;
; db/cmpr_5p8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cmpr_5p8.tdf                      ;
; db/cntr_g6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_g6b.tdf                      ;
; db/cntr_t67.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_t67.tdf                      ;
; db/scfifo_0261.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/scfifo_0261.tdf                   ;
; db/a_dpfifo_3v21.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/a_dpfifo_3v21.tdf                 ;
; db/altsyncram_pnd1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/altsyncram_pnd1.tdf               ;
; db/cmpr_2p8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cmpr_2p8.tdf                      ;
; db/cntr_q67.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_q67.tdf                      ;
; db/cntr_e6b.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/curious/Desktop/NIC/db/cntr_e6b.tdf                      ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+-----------------------------------------------+-------------+
; Resource                                      ; Usage       ;
+-----------------------------------------------+-------------+
; Estimated ALUTs Used                          ; 2404        ;
; Dedicated logic registers                     ; 3351        ;
;                                               ;             ;
; Estimated ALUTs Unavailable                   ; 0           ;
;                                               ;             ;
; Total combinational functions                 ; 2404        ;
; Combinational ALUT usage by number of inputs  ;             ;
;     -- 7 input functions                      ; 0           ;
;     -- 6 input functions                      ; 643         ;
;     -- 5 input functions                      ; 416         ;
;     -- 4 input functions                      ; 462         ;
;     -- <=3 input functions                    ; 883         ;
;                                               ;             ;
; Combinational ALUTs by mode                   ;             ;
;     -- normal mode                            ; 2078        ;
;     -- extended LUT mode                      ; 0           ;
;     -- arithmetic mode                        ; 326         ;
;     -- shared arithmetic mode                 ; 0           ;
;                                               ;             ;
; Estimated ALUT/register pairs used            ; 4199        ;
;                                               ;             ;
; Total registers                               ; 3351        ;
;     -- Dedicated logic registers              ; 3351        ;
;     -- I/O registers                          ; 0           ;
;                                               ;             ;
; Estimated ALMs:  partially or completely used ; 2,100       ;
;                                               ;             ;
; I/O pins                                      ; 190         ;
; Total block memory bits                       ; 436320      ;
; Maximum fan-out node                          ; PTM1_CLK125 ;
; Maximum fan-out                               ; 5783        ;
; Total fan-out                                 ; 61730       ;
; Average fan-out                               ; 7.37        ;
+-----------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fpganic                                                    ; 2404 (1)          ; 3351 (0)     ; 436320            ; 0            ; 0       ; 0         ; 0         ; 190  ; 0            ; |fpganic                                                                                                                                                                             ;              ;
;    |pkt_converge:pktconverge_ge|                            ; 528 (0)           ; 904 (0)      ; 138240            ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge                                                                                                                                                 ;              ;
;       |bigfifo_converge:\fullpktfifo:0:big_fifo|            ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo                                                                                                        ;              ;
;          |scfifo:scfifo_component|                          ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component                                                                                ;              ;
;             |scfifo_af91:auto_generated|                    ; 65 (5)            ; 41 (2)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated                                                     ;              ;
;                |a_dpfifo_6431:dpfifo|                       ; 60 (35)           ; 39 (16)      ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo                                ;              ;
;                   |altsyncram_v1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram        ;              ;
;                   |cntr_g6b:rd_ptr_msb|                     ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_g6b:rd_ptr_msb            ;              ;
;                   |cntr_h6b:wr_ptr|                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_h6b:wr_ptr                ;              ;
;                   |cntr_t67:usedw_counter|                  ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_t67:usedw_counter         ;              ;
;       |bigfifo_converge:\fullpktfifo:1:big_fifo|            ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo                                                                                                        ;              ;
;          |scfifo:scfifo_component|                          ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component                                                                                ;              ;
;             |scfifo_af91:auto_generated|                    ; 65 (5)            ; 41 (2)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated                                                     ;              ;
;                |a_dpfifo_6431:dpfifo|                       ; 60 (35)           ; 39 (16)      ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo                                ;              ;
;                   |altsyncram_v1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram        ;              ;
;                   |cntr_g6b:rd_ptr_msb|                     ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_g6b:rd_ptr_msb            ;              ;
;                   |cntr_h6b:wr_ptr|                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_h6b:wr_ptr                ;              ;
;                   |cntr_t67:usedw_counter|                  ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_t67:usedw_counter         ;              ;
;       |bigfifo_converge:\fullpktfifo:2:big_fifo|            ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo                                                                                                        ;              ;
;          |scfifo:scfifo_component|                          ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component                                                                                ;              ;
;             |scfifo_af91:auto_generated|                    ; 65 (5)            ; 41 (2)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated                                                     ;              ;
;                |a_dpfifo_6431:dpfifo|                       ; 60 (35)           ; 39 (16)      ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo                                ;              ;
;                   |altsyncram_v1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram        ;              ;
;                   |cntr_g6b:rd_ptr_msb|                     ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_g6b:rd_ptr_msb            ;              ;
;                   |cntr_h6b:wr_ptr|                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_h6b:wr_ptr                ;              ;
;                   |cntr_t67:usedw_counter|                  ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_t67:usedw_counter         ;              ;
;       |bigfifo_converge:\fullpktfifo:3:big_fifo|            ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo                                                                                                        ;              ;
;          |scfifo:scfifo_component|                          ; 65 (0)            ; 41 (0)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component                                                                                ;              ;
;             |scfifo_af91:auto_generated|                    ; 65 (5)            ; 41 (2)       ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated                                                     ;              ;
;                |a_dpfifo_6431:dpfifo|                       ; 60 (35)           ; 39 (16)      ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo                                ;              ;
;                   |altsyncram_v1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 34560             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram        ;              ;
;                   |cntr_g6b:rd_ptr_msb|                     ; 8 (8)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_g6b:rd_ptr_msb            ;              ;
;                   |cntr_h6b:wr_ptr|                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_h6b:wr_ptr                ;              ;
;                   |cntr_t67:usedw_counter|                  ; 8 (8)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_t67:usedw_counter         ;              ;
;       |converge:converge_m|                                 ; 152 (152)         ; 140 (140)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|converge:converge_m                                                                                                                             ;              ;
;       |fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m                                                                                                ;              ;
;          |scfifo:scfifo_component|                          ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component                                                                        ;              ;
;             |scfifo_0261:auto_generated|                    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated                                             ;              ;
;                |a_dpfifo_3v21:dpfifo|                       ; 16 (11)           ; 11 (6)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo                        ;              ;
;                   |cntr_q67:usedw_counter|                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_q67:usedw_counter ;              ;
;       |fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m                                                                                                ;              ;
;          |scfifo:scfifo_component|                          ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component                                                                        ;              ;
;             |scfifo_0261:auto_generated|                    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated                                             ;              ;
;                |a_dpfifo_3v21:dpfifo|                       ; 16 (11)           ; 11 (6)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo                        ;              ;
;                   |cntr_q67:usedw_counter|                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_q67:usedw_counter ;              ;
;       |fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m                                                                                                ;              ;
;          |scfifo:scfifo_component|                          ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component                                                                        ;              ;
;             |scfifo_0261:auto_generated|                    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated                                             ;              ;
;                |a_dpfifo_3v21:dpfifo|                       ; 16 (11)           ; 11 (6)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo                        ;              ;
;                   |cntr_q67:usedw_counter|                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_q67:usedw_counter ;              ;
;       |fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m                                                                                                ;              ;
;          |scfifo:scfifo_component|                          ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component                                                                        ;              ;
;             |scfifo_0261:auto_generated|                    ; 16 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated                                             ;              ;
;                |a_dpfifo_3v21:dpfifo|                       ; 16 (11)           ; 11 (6)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo                        ;              ;
;                   |cntr_q67:usedw_counter|                  ; 5 (5)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_q67:usedw_counter ;              ;
;       |small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge| ; 13 (13)           ; 139 (139)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge                                                                                             ;              ;
;       |small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge| ; 13 (13)           ; 139 (139)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge                                                                                             ;              ;
;       |small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge| ; 13 (13)           ; 139 (139)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge                                                                                             ;              ;
;       |small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge| ; 13 (13)           ; 139 (139)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge                                                                                             ;              ;
;    |pkt_forward:pkt_forwar_module|                          ; 9 (9)             ; 141 (141)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkt_forward:pkt_forwar_module                                                                                                                                               ;              ;
;    |pktrx_fifo:pktrx_fifo_model|                            ; 43 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model                                                                                                                                                 ;              ;
;       |scfifo:scfifo_component|                             ; 43 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component                                                                                                                         ;              ;
;          |scfifo_ba91:auto_generated|                       ; 43 (3)            ; 24 (1)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                                              ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 40 (27)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                                         ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                                                 ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                                     ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                                         ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                                  ;              ;
;    |pkttx_fifo:pkttx_fifo_model|                            ; 36 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model                                                                                                                                                 ;              ;
;       |scfifo:scfifo_component|                             ; 36 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component                                                                                                                         ;              ;
;          |scfifo_ba91:auto_generated|                       ; 36 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                                              ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 36 (23)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                                         ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                                                 ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                                     ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                                         ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                                  ;              ;
;    |rx_bigfifo:\getx_interface:0:rx_bigfifo_model|          ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 39 (2)            ; 24 (1)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 37 (25)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |rx_bigfifo:\getx_interface:1:rx_bigfifo_model|          ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 39 (2)            ; 24 (1)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 37 (25)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |rx_bigfifo:\getx_interface:2:rx_bigfifo_model|          ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 39 (2)            ; 24 (1)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 37 (25)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |rx_bigfifo:\getx_interface:3:rx_bigfifo_model|          ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 39 (0)            ; 24 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 39 (2)            ; 24 (1)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 37 (25)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |spi3_rx:\getx_interface:0:spi3rx_model|                 ; 85 (85)           ; 154 (154)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model                                                                                                                                      ;              ;
;    |spi3_rx:\getx_interface:1:spi3rx_model|                 ; 85 (85)           ; 154 (154)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model                                                                                                                                      ;              ;
;    |spi3_rx:\getx_interface:2:spi3rx_model|                 ; 85 (85)           ; 154 (154)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model                                                                                                                                      ;              ;
;    |spi3_rx:\getx_interface:3:spi3rx_model|                 ; 85 (85)           ; 154 (154)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model                                                                                                                                      ;              ;
;    |spi3_tx:\getx_interface:0:spi3tx_model|                 ; 202 (0)           ; 225 (0)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model                                                                                                                                      ;              ;
;       |bigfifo_spi3tx:big_fifo|                             ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo                                                                                                              ;              ;
;          |scfifo:scfifo_component|                          ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component                                                                                      ;              ;
;             |scfifo_6f91:auto_generated|                    ; 71 (5)            ; 45 (2)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated                                                           ;              ;
;                |a_dpfifo_2431:dpfifo|                       ; 66 (38)           ; 43 (17)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo                                      ;              ;
;                   |altsyncram_n1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram              ;              ;
;                   |cntr_h6b:rd_ptr_msb|                     ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_h6b:rd_ptr_msb                  ;              ;
;                   |cntr_i6b:wr_ptr|                         ; 10 (10)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr                      ;              ;
;                   |cntr_u67:usedw_counter|                  ; 9 (9)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_u67:usedw_counter               ;              ;
;       |small_big_bridge:fifo_bridge|                        ; 12 (12)           ; 138 (138)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|small_big_bridge:fifo_bridge                                                                                                         ;              ;
;       |spi3_tx_gateway:spi3_tx_gateway_m|                   ; 119 (119)         ; 42 (42)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m                                                                                                    ;              ;
;    |spi3_tx:\getx_interface:1:spi3tx_model|                 ; 202 (0)           ; 225 (0)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model                                                                                                                                      ;              ;
;       |bigfifo_spi3tx:big_fifo|                             ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo                                                                                                              ;              ;
;          |scfifo:scfifo_component|                          ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component                                                                                      ;              ;
;             |scfifo_6f91:auto_generated|                    ; 71 (5)            ; 45 (2)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated                                                           ;              ;
;                |a_dpfifo_2431:dpfifo|                       ; 66 (38)           ; 43 (17)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo                                      ;              ;
;                   |altsyncram_n1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram              ;              ;
;                   |cntr_h6b:rd_ptr_msb|                     ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_h6b:rd_ptr_msb                  ;              ;
;                   |cntr_i6b:wr_ptr|                         ; 10 (10)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr                      ;              ;
;                   |cntr_u67:usedw_counter|                  ; 9 (9)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_u67:usedw_counter               ;              ;
;       |small_big_bridge:fifo_bridge|                        ; 12 (12)           ; 138 (138)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|small_big_bridge:fifo_bridge                                                                                                         ;              ;
;       |spi3_tx_gateway:spi3_tx_gateway_m|                   ; 119 (119)         ; 42 (42)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m                                                                                                    ;              ;
;    |spi3_tx:\getx_interface:2:spi3tx_model|                 ; 202 (0)           ; 225 (0)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model                                                                                                                                      ;              ;
;       |bigfifo_spi3tx:big_fifo|                             ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo                                                                                                              ;              ;
;          |scfifo:scfifo_component|                          ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component                                                                                      ;              ;
;             |scfifo_6f91:auto_generated|                    ; 71 (5)            ; 45 (2)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated                                                           ;              ;
;                |a_dpfifo_2431:dpfifo|                       ; 66 (38)           ; 43 (17)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo                                      ;              ;
;                   |altsyncram_n1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram              ;              ;
;                   |cntr_h6b:rd_ptr_msb|                     ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_h6b:rd_ptr_msb                  ;              ;
;                   |cntr_i6b:wr_ptr|                         ; 10 (10)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr                      ;              ;
;                   |cntr_u67:usedw_counter|                  ; 9 (9)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_u67:usedw_counter               ;              ;
;       |small_big_bridge:fifo_bridge|                        ; 12 (12)           ; 138 (138)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|small_big_bridge:fifo_bridge                                                                                                         ;              ;
;       |spi3_tx_gateway:spi3_tx_gateway_m|                   ; 119 (119)         ; 42 (42)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m                                                                                                    ;              ;
;    |spi3_tx:\getx_interface:3:spi3tx_model|                 ; 202 (0)           ; 225 (0)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model                                                                                                                                      ;              ;
;       |bigfifo_spi3tx:big_fifo|                             ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo                                                                                                              ;              ;
;          |scfifo:scfifo_component|                          ; 71 (0)            ; 45 (0)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component                                                                                      ;              ;
;             |scfifo_6f91:auto_generated|                    ; 71 (5)            ; 45 (2)       ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated                                                           ;              ;
;                |a_dpfifo_2431:dpfifo|                       ; 66 (38)           ; 43 (17)      ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo                                      ;              ;
;                   |altsyncram_n1e1:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 69120             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram              ;              ;
;                   |cntr_h6b:rd_ptr_msb|                     ; 9 (9)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_h6b:rd_ptr_msb                  ;              ;
;                   |cntr_i6b:wr_ptr|                         ; 10 (10)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr                      ;              ;
;                   |cntr_u67:usedw_counter|                  ; 9 (9)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_u67:usedw_counter               ;              ;
;       |small_big_bridge:fifo_bridge|                        ; 12 (12)           ; 138 (138)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|small_big_bridge:fifo_bridge                                                                                                         ;              ;
;       |spi3_tx_gateway:spi3_tx_gateway_m|                   ; 119 (119)         ; 42 (42)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m                                                                                                    ;              ;
;    |sys_ctrl:sys_ctrl_module|                               ; 343 (343)         ; 555 (555)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|sys_ctrl:sys_ctrl_module                                                                                                                                                    ;              ;
;    |tx_bigfifo:\getx_interface:0:tx_bigfifo_model|          ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 35 (22)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |tx_bigfifo:\getx_interface:1:tx_bigfifo_model|          ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 35 (22)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |tx_bigfifo:\getx_interface:2:tx_bigfifo_model|          ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 35 (22)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
;    |tx_bigfifo:\getx_interface:3:tx_bigfifo_model|          ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model                                                                                                                               ;              ;
;       |scfifo:scfifo_component|                             ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component                                                                                                       ;              ;
;          |scfifo_ba91:auto_generated|                       ; 35 (0)            ; 23 (0)       ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated                                                                            ;              ;
;             |a_dpfifo_c231:dpfifo|                          ; 35 (22)           ; 23 (12)      ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo                                                       ;              ;
;                |altsyncram_bud1:FIFOram|                    ; 0 (0)             ; 0 (0)        ; 2160              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram                               ;              ;
;                |cntr_c6b:rd_ptr_msb|                        ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb                                   ;              ;
;                |cntr_d6b:wr_ptr|                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr                                       ;              ;
;                |cntr_p67:usedw_counter|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fpganic|tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter                                ;              ;
+-------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 135          ; 256          ; 135          ; 34560 ; None ;
; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 135          ; 256          ; 135          ; 34560 ; None ;
; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 135          ; 256          ; 135          ; 34560 ; None ;
; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 135          ; 256          ; 135          ; 34560 ; None ;
; pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 135          ; 512          ; 135          ; 69120 ; None ;
; spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 135          ; 512          ; 135          ; 69120 ; None ;
; spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 135          ; 512          ; 135          ; 69120 ; None ;
; spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 135          ; 512          ; 135          ; 69120 ; None ;
; tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
; tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 135          ; 16           ; 135          ; 2160  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |fpganic|rx_bigfifo:\getx_interface:0:rx_bigfifo_model                  ; C:/Users/curious/Desktop/NIC/xiaohui/rx_bigfifo.vhd     ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo ; C:/Users/curious/Desktop/NIC/xiaohui/bigfifo_spi3tx.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|sys_ctrl:sys_ctrl_module|portx_status                                                                                                                                                                                                                                       ;
+----------------------------------+-------------------------+-------------------------+--------------------------+----------------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+
; Name                             ; portx_status.portx_wait ; portx_status.portx_read ; portx_status.portx_write ; portx_status.portx_write_or_read ; portx_status.portx_5d ; portx_status.portx_4d ; portx_status.portx_3d ; portx_status.portx_2d ; portx_status.portx_1d ; portx_status.portx_idle ;
+----------------------------------+-------------------------+-------------------------+--------------------------+----------------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+
; portx_status.portx_idle          ; 0                       ; 0                       ; 0                        ; 0                                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                       ;
; portx_status.portx_1d            ; 0                       ; 0                       ; 0                        ; 0                                ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                       ;
; portx_status.portx_2d            ; 0                       ; 0                       ; 0                        ; 0                                ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                       ;
; portx_status.portx_3d            ; 0                       ; 0                       ; 0                        ; 0                                ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_4d            ; 0                       ; 0                       ; 0                        ; 0                                ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_5d            ; 0                       ; 0                       ; 0                        ; 0                                ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_write_or_read ; 0                       ; 0                       ; 0                        ; 1                                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_write         ; 0                       ; 0                       ; 1                        ; 0                                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_read          ; 0                       ; 1                       ; 0                        ; 0                                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ;
; portx_status.portx_wait          ; 1                       ; 0                       ; 0                        ; 0                                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                       ;
+----------------------------------+-------------------------+-------------------------+--------------------------+----------------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3tx_status.spi3tx_data15 ; spi3tx_status.spi3tx_data14 ; spi3tx_status.spi3tx_data13 ; spi3tx_status.spi3tx_data12 ; spi3tx_status.spi3tx_data11 ; spi3tx_status.spi3tx_data10 ; spi3tx_status.spi3tx_data9 ; spi3tx_status.spi3tx_data8 ; spi3tx_status.spi3tx_data7 ; spi3tx_status.spi3tx_data6 ; spi3tx_status.spi3tx_data5 ; spi3tx_status.spi3tx_data4 ; spi3tx_status.spi3tx_data3 ; spi3tx_status.spi3tx_data2 ; spi3tx_status.spi3tx_data1 ; spi3tx_status.spi3tx_data0 ; spi3tx_status.spi3tx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3tx_status.spi3tx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3tx_status.spi3tx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3tx_status.spi3tx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|spi3rx_status                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3rx_status.spi3rx_data15 ; spi3rx_status.spi3rx_data14 ; spi3rx_status.spi3rx_data13 ; spi3rx_status.spi3rx_data12 ; spi3rx_status.spi3rx_data11 ; spi3rx_status.spi3rx_data10 ; spi3rx_status.spi3rx_data9 ; spi3rx_status.spi3rx_data8 ; spi3rx_status.spi3rx_data7 ; spi3rx_status.spi3rx_data6 ; spi3rx_status.spi3rx_data5 ; spi3rx_status.spi3rx_data4 ; spi3rx_status.spi3rx_data3 ; spi3rx_status.spi3rx_data2 ; spi3rx_status.spi3rx_data1 ; spi3rx_status.spi3rx_data0 ; spi3rx_status.spi3rx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3rx_status.spi3rx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3rx_status.spi3rx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3rx_status.spi3rx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3tx_status.spi3tx_data15 ; spi3tx_status.spi3tx_data14 ; spi3tx_status.spi3tx_data13 ; spi3tx_status.spi3tx_data12 ; spi3tx_status.spi3tx_data11 ; spi3tx_status.spi3tx_data10 ; spi3tx_status.spi3tx_data9 ; spi3tx_status.spi3tx_data8 ; spi3tx_status.spi3tx_data7 ; spi3tx_status.spi3tx_data6 ; spi3tx_status.spi3tx_data5 ; spi3tx_status.spi3tx_data4 ; spi3tx_status.spi3tx_data3 ; spi3tx_status.spi3tx_data2 ; spi3tx_status.spi3tx_data1 ; spi3tx_status.spi3tx_data0 ; spi3tx_status.spi3tx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3tx_status.spi3tx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3tx_status.spi3tx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3tx_status.spi3tx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|spi3rx_status                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3rx_status.spi3rx_data15 ; spi3rx_status.spi3rx_data14 ; spi3rx_status.spi3rx_data13 ; spi3rx_status.spi3rx_data12 ; spi3rx_status.spi3rx_data11 ; spi3rx_status.spi3rx_data10 ; spi3rx_status.spi3rx_data9 ; spi3rx_status.spi3rx_data8 ; spi3rx_status.spi3rx_data7 ; spi3rx_status.spi3rx_data6 ; spi3rx_status.spi3rx_data5 ; spi3rx_status.spi3rx_data4 ; spi3rx_status.spi3rx_data3 ; spi3rx_status.spi3rx_data2 ; spi3rx_status.spi3rx_data1 ; spi3rx_status.spi3rx_data0 ; spi3rx_status.spi3rx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3rx_status.spi3rx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3rx_status.spi3rx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3rx_status.spi3rx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3tx_status.spi3tx_data15 ; spi3tx_status.spi3tx_data14 ; spi3tx_status.spi3tx_data13 ; spi3tx_status.spi3tx_data12 ; spi3tx_status.spi3tx_data11 ; spi3tx_status.spi3tx_data10 ; spi3tx_status.spi3tx_data9 ; spi3tx_status.spi3tx_data8 ; spi3tx_status.spi3tx_data7 ; spi3tx_status.spi3tx_data6 ; spi3tx_status.spi3tx_data5 ; spi3tx_status.spi3tx_data4 ; spi3tx_status.spi3tx_data3 ; spi3tx_status.spi3tx_data2 ; spi3tx_status.spi3tx_data1 ; spi3tx_status.spi3tx_data0 ; spi3tx_status.spi3tx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3tx_status.spi3tx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3tx_status.spi3tx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3tx_status.spi3tx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|spi3rx_status                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3rx_status.spi3rx_data15 ; spi3rx_status.spi3rx_data14 ; spi3rx_status.spi3rx_data13 ; spi3rx_status.spi3rx_data12 ; spi3rx_status.spi3rx_data11 ; spi3rx_status.spi3rx_data10 ; spi3rx_status.spi3rx_data9 ; spi3rx_status.spi3rx_data8 ; spi3rx_status.spi3rx_data7 ; spi3rx_status.spi3rx_data6 ; spi3rx_status.spi3rx_data5 ; spi3rx_status.spi3rx_data4 ; spi3rx_status.spi3rx_data3 ; spi3rx_status.spi3rx_data2 ; spi3rx_status.spi3rx_data1 ; spi3rx_status.spi3rx_data0 ; spi3rx_status.spi3rx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3rx_status.spi3rx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3rx_status.spi3rx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3rx_status.spi3rx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3tx_status                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3tx_status.spi3tx_data15 ; spi3tx_status.spi3tx_data14 ; spi3tx_status.spi3tx_data13 ; spi3tx_status.spi3tx_data12 ; spi3tx_status.spi3tx_data11 ; spi3tx_status.spi3tx_data10 ; spi3tx_status.spi3tx_data9 ; spi3tx_status.spi3tx_data8 ; spi3tx_status.spi3tx_data7 ; spi3tx_status.spi3tx_data6 ; spi3tx_status.spi3tx_data5 ; spi3tx_status.spi3tx_data4 ; spi3tx_status.spi3tx_data3 ; spi3tx_status.spi3tx_data2 ; spi3tx_status.spi3tx_data1 ; spi3tx_status.spi3tx_data0 ; spi3tx_status.spi3tx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3tx_status.spi3tx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3tx_status.spi3tx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3tx_status.spi3tx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3tx_status.spi3tx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|spi3rx_status                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; Name                        ; spi3rx_status.spi3rx_data15 ; spi3rx_status.spi3rx_data14 ; spi3rx_status.spi3rx_data13 ; spi3rx_status.spi3rx_data12 ; spi3rx_status.spi3rx_data11 ; spi3rx_status.spi3rx_data10 ; spi3rx_status.spi3rx_data9 ; spi3rx_status.spi3rx_data8 ; spi3rx_status.spi3rx_data7 ; spi3rx_status.spi3rx_data6 ; spi3rx_status.spi3rx_data5 ; spi3rx_status.spi3rx_data4 ; spi3rx_status.spi3rx_data3 ; spi3rx_status.spi3rx_data2 ; spi3rx_status.spi3rx_data1 ; spi3rx_status.spi3rx_data0 ; spi3rx_status.spi3rx_sop ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+
; spi3rx_status.spi3rx_sop    ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                        ;
; spi3rx_status.spi3rx_data0  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                        ;
; spi3rx_status.spi3rx_data1  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data2  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data3  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data4  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data5  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data6  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data7  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data8  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data9  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data10 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data11 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data12 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data13 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data14 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
; spi3rx_status.spi3rx_data15 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                        ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge|fullpktfifo_data[0]                                                                                   ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge|fullpktfifo_data[0]                                                                                   ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge|fullpktfifo_data[0]                                                                                   ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge|fullpktfifo_data[0]                                                                                   ; Lost fanout                            ;
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out                                                                                                     ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY                                                                                                   ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out                                                                                                     ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY                                                                                                   ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out                                                                                                     ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY                                                                                                   ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out                                                                                                     ; Stuck at GND due to stuck port data_in ;
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY                                                                                                   ; Stuck at GND due to stuck port data_in ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0..4]               ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb                       ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]                  ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0..4]     ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0..3] ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0..4]               ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb                       ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]                  ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0..4]     ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0..3] ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0..4]               ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb                       ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]                  ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0..4]     ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0..3] ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0..4]               ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb                       ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]                  ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0..4]     ; Lost fanout                            ;
; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0..3] ; Lost fanout                            ;
; Total Number of Removed Registers = 76                                                                                                                                                ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out ; Stuck at GND              ; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY ;
;                                                                                   ; due to stuck port data_in ;                                                                                     ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out ; Stuck at GND              ; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY ;
;                                                                                   ; due to stuck port data_in ;                                                                                     ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out ; Stuck at GND              ; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY ;
;                                                                                   ; due to stuck port data_in ;                                                                                     ;
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|prty_out ; Stuck at GND              ; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TPRTY ;
;                                                                                   ; due to stuck port data_in ;                                                                                     ;
+-----------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3351  ;
; Number of registers using Synchronous Clear  ; 2213  ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2557  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1421  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TENB_l ; 1       ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TENB_l ; 1       ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TENB_l ; 1       ;
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|spi3_TENB_l ; 1       ;
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|out_stb_l   ; 2       ;
; spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|enb_l_out   ; 1       ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|out_stb_l   ; 2       ;
; spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|enb_l_out   ; 1       ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|out_stb_l   ; 2       ;
; spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|enb_l_out   ; 1       ;
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|out_stb_l   ; 2       ;
; spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|enb_l_out   ; 1       ;
; Total number of inverted registers = 12                                              ;         ;
+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+
; 4:1                ; 135 bits  ; 270 ALUTs     ; 0 ALUTs              ; 270 ALUTs              ; |fpganic|pkt_forward:pkt_forwar_module|downstreamfifo_data[85]                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|converge:converge_m|downstreamfifo_data_out[133]                                 ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[129]             ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[1]               ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[130]             ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[75]              ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[129]             ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[113]             ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[132]             ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|small_big_bridge:fifo_bridge|downstreamfifo_data_out[22]              ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge|downstreamfifo_data_out[131] ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge|downstreamfifo_data_out[49]  ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge|downstreamfifo_data_out[133] ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge|downstreamfifo_data_out[49]  ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge|downstreamfifo_data_out[132] ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge|downstreamfifo_data_out[113] ;                            ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 14 ALUTs             ; 7 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge|downstreamfifo_data_out[132] ;                            ;
; 5:1                ; 128 bits  ; 384 ALUTs     ; 0 ALUTs              ; 384 ALUTs              ; |fpganic|pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge|downstreamfifo_data_out[28]  ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[116]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[124]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[116]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[122]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[118]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[127]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[113]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[125]                                                          ;                            ;
; 6:1                ; 133 bits  ; 532 ALUTs     ; 266 ALUTs            ; 266 ALUTs              ; |fpganic|pkt_converge:pktconverge_ge|converge:converge_m|downstreamfifo_data_out[39]                                  ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[106]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[107]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[108]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[111]                                                          ;                            ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|converge:converge_m|current_fifo[1]                                              ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[96]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[103]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[103]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[101]                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[88]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[90]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[94]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[95]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[80]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[80]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[84]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[85]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[79]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[79]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[74]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[78]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[64]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[69]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[68]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[69]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[56]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[56]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[56]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[56]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[48]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[54]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[55]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[54]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[40]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[41]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[45]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[44]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[35]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[36]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[36]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[33]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[31]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[28]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[27]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[27]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[20]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[23]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[22]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[22]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[12]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[14]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[12]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[14]                                                           ;                            ;
; 5:1                ; 9 bits    ; 27 ALUTs      ; 9 ALUTs              ; 18 ALUTs               ; |fpganic|spi3_rx:\getx_interface:3:spi3rx_model|data128[4]                                                            ;                            ;
; 5:1                ; 9 bits    ; 27 ALUTs      ; 9 ALUTs              ; 18 ALUTs               ; |fpganic|spi3_rx:\getx_interface:2:spi3rx_model|data128[2]                                                            ;                            ;
; 5:1                ; 9 bits    ; 27 ALUTs      ; 9 ALUTs              ; 18 ALUTs               ; |fpganic|spi3_rx:\getx_interface:1:spi3rx_model|data128[2]                                                            ;                            ;
; 5:1                ; 9 bits    ; 27 ALUTs      ; 9 ALUTs              ; 18 ALUTs               ; |fpganic|spi3_rx:\getx_interface:0:spi3rx_model|data128[1]                                                            ;                            ;
; 20:1               ; 8 bits    ; 104 ALUTs     ; 88 ALUTs             ; 16 ALUTs               ; |fpganic|spi3_tx:\getx_interface:3:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|data_out[7]                         ;                            ;
; 20:1               ; 8 bits    ; 104 ALUTs     ; 88 ALUTs             ; 16 ALUTs               ; |fpganic|spi3_tx:\getx_interface:2:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|data_out[1]                         ;                            ;
; 20:1               ; 8 bits    ; 104 ALUTs     ; 88 ALUTs             ; 16 ALUTs               ; |fpganic|spi3_tx:\getx_interface:1:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|data_out[1]                         ;                            ;
; 20:1               ; 8 bits    ; 104 ALUTs     ; 88 ALUTs             ; 16 ALUTs               ; |fpganic|spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m|data_out[6]                         ;                            ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[35]~reg0                                                                  ;                            ;
; 13:1               ; 8 bits    ; 64 ALUTs      ; 72 ALUTs             ; -8 ALUTs               ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[27]~reg0                                                                  ;                            ;
; 14:1               ; 8 bits    ; 72 ALUTs      ; 80 ALUTs             ; -8 ALUTs               ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[17]~reg0                                                                  ;                            ;
; 17:1               ; 4 bits    ; 44 ALUTs      ; 48 ALUTs             ; -4 ALUTs               ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[12]~reg0                                                                  ;                            ;
; 18:1               ; 4 bits    ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[5]~reg0                                                                   ;                            ;
; 18:1               ; 5 bits    ; 60 ALUTs      ; 60 ALUTs             ; 0 ALUTs                ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[14]~reg0                                                                  ;                            ;
; 19:1               ; 2 bits    ; 24 ALUTs      ; 26 ALUTs             ; -2 ALUTs               ; |fpganic|sys_ctrl:sys_ctrl_module|PORTX_DAT[2]~reg0                                                                   ;                            ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; |fpganic|pkt_converge:pktconverge_ge|converge:converge_m|Mux4                                                         ;                            ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 12 ALUTs             ; 3 ALUTs                ; |fpganic|sys_ctrl:sys_ctrl_module|Selector1                                                                           ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 135         ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 511         ; Signed Integer                                                                              ;
; ALMOST_EMPTY_VALUE      ; 411         ; Signed Integer                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_6f91 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 135         ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 511         ; Signed Integer                                                                              ;
; ALMOST_EMPTY_VALUE      ; 411         ; Signed Integer                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_6f91 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 135         ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 511         ; Signed Integer                                                                              ;
; ALMOST_EMPTY_VALUE      ; 411         ; Signed Integer                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_6f91 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 135         ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; lpm_width               ; 135         ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; ALMOST_FULL_VALUE       ; 511         ; Signed Integer                                                                              ;
; ALMOST_EMPTY_VALUE      ; 411         ; Signed Integer                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; scfifo_6f91 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge ;
+----------------+-------------+-------------------------------------------+
; Parameter Name ; Value       ; Type                                      ;
+----------------+-------------+-------------------------------------------+
; scheduling     ; Round_Robin ; Enumerated                                ;
; numfifo        ; 4           ; Signed Integer                            ;
+----------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 135         ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 250         ; Signed Integer                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 150         ; Signed Integer                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_af91 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 1           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 30          ; Signed Integer                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_0261 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 135         ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 250         ; Signed Integer                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 150         ; Signed Integer                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_af91 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 1           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 30          ; Signed Integer                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_0261 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 135         ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 250         ; Signed Integer                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 150         ; Signed Integer                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_af91 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 1           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 30          ; Signed Integer                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_0261 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 135         ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 250         ; Signed Integer                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 150         ; Signed Integer                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_af91 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 1           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 30          ; Signed Integer                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_0261 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkt_converge:pktconverge_ge|converge:converge_m ;
+----------------+-------------+---------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                          ;
+----------------+-------------+---------------------------------------------------------------+
; scheduling     ; Round_Robin ; Enumerated                                                    ;
; numfifo        ; 4           ; Signed Integer                                                ;
+----------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; lpm_width               ; 135         ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                           ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                  ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                           ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                           ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                  ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; lpm_width               ; 135         ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                           ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                  ;
; ALMOST_FULL_VALUE       ; 15          ; Signed Integer                                           ;
; ALMOST_EMPTY_VALUE      ; 11          ; Signed Integer                                           ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                  ;
; CBXI_PARAMETER          ; scfifo_ba91 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:sys_ctrl_module ;
+----------------+----------------------+-------------------------------+
; Parameter Name ; Value                ; Type                          ;
+----------------+----------------------+-------------------------------+
; sys_ctrl_base  ; 00000000000000000000 ; Unsigned Binary               ;
+----------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 22                                                                                                   ;
; Entity Instance            ; rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; tx_bigfifo:\getx_interface:0:tx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component               ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; rx_bigfifo:\getx_interface:1:rx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; tx_bigfifo:\getx_interface:1:tx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; spi3_tx:\getx_interface:1:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component               ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; rx_bigfifo:\getx_interface:2:rx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; tx_bigfifo:\getx_interface:2:tx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; spi3_tx:\getx_interface:2:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component               ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; rx_bigfifo:\getx_interface:3:rx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; tx_bigfifo:\getx_interface:3:tx_bigfifo_model|scfifo:scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; spi3_tx:\getx_interface:3:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component               ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component         ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 1                                                                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:1:big_fifo|scfifo:scfifo_component         ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 1                                                                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:2:big_fifo|scfifo:scfifo_component         ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 1                                                                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:3:big_fifo|scfifo:scfifo_component         ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 1                                                                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pktrx_fifo:pktrx_fifo_model|scfifo:scfifo_component                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; pkttx_fifo:pkttx_fifo_model|scfifo:scfifo_component                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 135                                                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl:sys_ctrl_module"                                                                                                                                                 ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_m[34..1]                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; datapass_stb                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; smac_local_array                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reset_aclcluster_abstkey_request  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reset_aclcluster_rdresult_request ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; upip_handover_ctl_reg             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; other_handover_ctl_reg            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; notupip_handover_ctl_reg          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkttx_fifo:pkttx_fifo_model"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pktrx_fifo:pktrx_fifo_model"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pkt_converge:pktconverge_ge"                                                                               ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mib_almost_empty_drop_array ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_data_array      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_wrreq_array     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_q_array         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_rdreq_array     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi3_tx:\getx_interface:3:spi3tx_model"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mib_almost_empty_drop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_wrreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_rdreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_dtpais0_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_mty3tof_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_bigfifo:\getx_interface:3:tx_bigfifo_model"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_bigfifo:\getx_interface:3:rx_bigfifo_model"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi3_tx:\getx_interface:2:spi3tx_model"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mib_almost_empty_drop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_wrreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_rdreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_dtpais0_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_mty3tof_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_bigfifo:\getx_interface:2:tx_bigfifo_model"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_bigfifo:\getx_interface:2:rx_bigfifo_model"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi3_tx:\getx_interface:1:spi3tx_model"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mib_almost_empty_drop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_wrreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_rdreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_dtpais0_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_mty3tof_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_bigfifo:\getx_interface:1:tx_bigfifo_model"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_bigfifo:\getx_interface:1:rx_bigfifo_model"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi3_tx:\getx_interface:0:spi3tx_model"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mib_almost_empty_drop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_wrreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_bigfifo_rdreq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_dtpais0_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mib_mty3tof_drop      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_bigfifo:\getx_interface:0:tx_bigfifo_model"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_bigfifo:\getx_interface:0:rx_bigfifo_model"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Aug 07 21:49:54 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpganic -c fpganic
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file xiaohui/small_big_bridge_fullpkt.vhd
    Info: Found design unit 1: small_big_bridge_fullpkt-logicfunc
    Info: Found entity 1: small_big_bridge_fullpkt
Info: Found 2 design units, including 1 entities, in source file xiaohui/fullpktflagfifo.vhd
    Info: Found design unit 1: fullpktflagfifo-SYN
    Info: Found entity 1: fullpktflagfifo
Info: Found 2 design units, including 1 entities, in source file xiaohui/bigfifo_converge.vhd
    Info: Found design unit 1: bigfifo_converge-SYN
    Info: Found entity 1: bigfifo_converge
Info: Found 2 design units, including 1 entities, in source file xiaohui/bigfifo_spi3tx.vhd
    Info: Found design unit 1: bigfifo_spi3tx-SYN
    Info: Found entity 1: bigfifo_spi3tx
Info: Found 2 design units, including 1 entities, in source file xiaohui/pkt_forward.vhd
    Info: Found design unit 1: pkt_forward-logicfunc
    Info: Found entity 1: pkt_forward
Info: Found 2 design units, including 1 entities, in source file xiaohui/pkt_converge.vhd
    Info: Found design unit 1: pkt_converge-logicfunc
    Info: Found entity 1: pkt_converge
Info: Found 2 design units, including 1 entities, in source file xiaohui/converge.vhd
    Info: Found design unit 1: converge-logicfunc
    Info: Found entity 1: converge
Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_tx_gateway.vhd
    Info: Found design unit 1: spi3_tx_gateway-logicfunc
    Info: Found entity 1: spi3_tx_gateway
Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_tx.vhd
    Info: Found design unit 1: spi3_tx-logicfunc
    Info: Found entity 1: spi3_tx
Info: Found 2 design units, including 1 entities, in source file xiaohui/spi3_rx.vhd
    Info: Found design unit 1: spi3_rx-logicfunc
    Info: Found entity 1: spi3_rx
Info: Found 2 design units, including 1 entities, in source file xiaohui/small_big_bridge.vhd
    Info: Found design unit 1: small_big_bridge-logicfunc
    Info: Found entity 1: small_big_bridge
Info: Found 2 design units, including 1 entities, in source file xiaohui/pkttx_fifo.vhd
    Info: Found design unit 1: pkttx_fifo-SYN
    Info: Found entity 1: pkttx_fifo
Info: Found 2 design units, including 1 entities, in source file xiaohui/pktrx_fifo.vhd
    Info: Found design unit 1: pktrx_fifo-SYN
    Info: Found entity 1: pktrx_fifo
Info: Found 2 design units, including 0 entities, in source file xiaohui/package_custom.vhd
    Info: Found design unit 1: custom
    Info: Found design unit 2: custom-body
Info: Found 2 design units, including 1 entities, in source file xiaohui/fpganic.vhd
    Info: Found design unit 1: fpganic-logicfunc
    Info: Found entity 1: fpganic
Info: Found 2 design units, including 1 entities, in source file xiaohui/rx_bigfifo.vhd
    Info: Found design unit 1: rx_bigfifo-SYN
    Info: Found entity 1: rx_bigfifo
Info: Found 2 design units, including 1 entities, in source file xiaohui/tx_bigfifo.vhd
    Info: Found design unit 1: tx_bigfifo-SYN
    Info: Found entity 1: tx_bigfifo
Info: Found 2 design units, including 1 entities, in source file xiaohui/sys_ctrl.vhd
    Info: Found design unit 1: sys_ctrl-logicfunc
    Info: Found entity 1: sys_ctrl
Info: Elaborating entity "fpganic" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(61): object "smac_local_array" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(207): object "tx_bigfifo_almost_empty_array" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at fpganic.vhd(258): used implicit default value for signal "module_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at fpganic.vhd(259): object "datapass_stb" assigned a value but never read
Info: Elaborating entity "rx_bigfifo" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model"
Info: Elaborating entity "scfifo" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component"
Info: Instantiated megafunction "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_empty_value" = "11"
    Info: Parameter "almost_full_value" = "15"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "135"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ba91.tdf
    Info: Found entity 1: scfifo_ba91
Info: Elaborating entity "scfifo_ba91" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_c231.tdf
    Info: Found entity 1: a_dpfifo_c231
Info: Elaborating entity "a_dpfifo_c231" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bud1.tdf
    Info: Found entity 1: altsyncram_bud1
Info: Elaborating entity "altsyncram_bud1" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|altsyncram_bud1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_1p8.tdf
    Info: Found entity 1: cmpr_1p8
Info: Elaborating entity "cmpr_1p8" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cmpr_1p8:almost_full_comparer"
Info: Elaborating entity "cmpr_1p8" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cmpr_1p8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_c6b.tdf
    Info: Found entity 1: cntr_c6b
Info: Elaborating entity "cntr_c6b" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_c6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_p67.tdf
    Info: Found entity 1: cntr_p67
Info: Elaborating entity "cntr_p67" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_p67:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_d6b.tdf
    Info: Found entity 1: cntr_d6b
Info: Elaborating entity "cntr_d6b" for hierarchy "rx_bigfifo:\getx_interface:0:rx_bigfifo_model|scfifo:scfifo_component|scfifo_ba91:auto_generated|a_dpfifo_c231:dpfifo|cntr_d6b:wr_ptr"
Info: Elaborating entity "spi3_rx" for hierarchy "spi3_rx:\getx_interface:0:spi3rx_model"
Info: Elaborating entity "tx_bigfifo" for hierarchy "tx_bigfifo:\getx_interface:0:tx_bigfifo_model"
Info: Elaborating entity "spi3_tx" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model"
Info: Elaborating entity "small_big_bridge" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|small_big_bridge:fifo_bridge"
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(31): object "dat_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(35): object "mty_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge.vhd(36): object "err_in" assigned a value but never read
Info: Elaborating entity "bigfifo_spi3tx" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo"
Info: Elaborating entity "scfifo" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component"
Info: Instantiated megafunction "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_empty_value" = "411"
    Info: Parameter "almost_full_value" = "511"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "135"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_6f91.tdf
    Info: Found entity 1: scfifo_6f91
Info: Elaborating entity "scfifo_6f91" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2431.tdf
    Info: Found entity 1: a_dpfifo_2431
Info: Elaborating entity "a_dpfifo_2431" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n1e1.tdf
    Info: Found entity 1: altsyncram_n1e1
Info: Elaborating entity "altsyncram_n1e1" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|altsyncram_n1e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_6p8.tdf
    Info: Found entity 1: cmpr_6p8
Info: Elaborating entity "cmpr_6p8" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cmpr_6p8:almost_full_comparer"
Info: Elaborating entity "cmpr_6p8" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cmpr_6p8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_h6b.tdf
    Info: Found entity 1: cntr_h6b
Info: Elaborating entity "cntr_h6b" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_h6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_u67.tdf
    Info: Found entity 1: cntr_u67
Info: Elaborating entity "cntr_u67" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_u67:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_i6b.tdf
    Info: Found entity 1: cntr_i6b
Info: Elaborating entity "cntr_i6b" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr"
Info: Elaborating entity "spi3_tx_gateway" for hierarchy "spi3_tx:\getx_interface:0:spi3tx_model|spi3_tx_gateway:spi3_tx_gateway_m"
Info: Elaborating entity "pkt_converge" for hierarchy "pkt_converge:pktconverge_ge"
Info: Elaborating entity "small_big_bridge_fullpkt" for hierarchy "pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge"
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(33): object "dat_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(37): object "mty_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at small_big_bridge_fullpkt.vhd(38): object "err_in" assigned a value but never read
Info: Elaborating entity "bigfifo_converge" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo"
Info: Elaborating entity "scfifo" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component"
Info: Instantiated megafunction "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_empty_value" = "150"
    Info: Parameter "almost_full_value" = "250"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "135"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_af91.tdf
    Info: Found entity 1: scfifo_af91
Info: Elaborating entity "scfifo_af91" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_6431.tdf
    Info: Found entity 1: a_dpfifo_6431
Info: Elaborating entity "a_dpfifo_6431" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v1e1.tdf
    Info: Found entity 1: altsyncram_v1e1
Info: Elaborating entity "altsyncram_v1e1" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|altsyncram_v1e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5p8.tdf
    Info: Found entity 1: cmpr_5p8
Info: Elaborating entity "cmpr_5p8" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cmpr_5p8:almost_full_comparer"
Info: Elaborating entity "cmpr_5p8" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cmpr_5p8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g6b.tdf
    Info: Found entity 1: cntr_g6b
Info: Elaborating entity "cntr_g6b" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_g6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_t67.tdf
    Info: Found entity 1: cntr_t67
Info: Elaborating entity "cntr_t67" for hierarchy "pkt_converge:pktconverge_ge|bigfifo_converge:\fullpktfifo:0:big_fifo|scfifo:scfifo_component|scfifo_af91:auto_generated|a_dpfifo_6431:dpfifo|cntr_t67:usedw_counter"
Info: Elaborating entity "fullpktflagfifo" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m"
Info: Elaborating entity "scfifo" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component"
Info: Instantiated megafunction "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_empty_value" = "30"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "1"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_0261.tdf
    Info: Found entity 1: scfifo_0261
Info: Elaborating entity "scfifo_0261" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v21.tdf
    Info: Found entity 1: a_dpfifo_3v21
Info: Elaborating entity "a_dpfifo_3v21" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pnd1.tdf
    Info: Found entity 1: altsyncram_pnd1
Info: Elaborating entity "altsyncram_pnd1" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_2p8.tdf
    Info: Found entity 1: cmpr_2p8
Info: Elaborating entity "cmpr_2p8" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cmpr_2p8:almost_full_comparer"
Info: Elaborating entity "cmpr_2p8" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cmpr_2p8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q67.tdf
    Info: Found entity 1: cntr_q67
Info: Elaborating entity "cntr_q67" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_q67:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e6b.tdf
    Info: Found entity 1: cntr_e6b
Info: Elaborating entity "cntr_e6b" for hierarchy "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr"
Info: Elaborating entity "converge" for hierarchy "pkt_converge:pktconverge_ge|converge:converge_m"
Warning (10036): Verilog HDL or VHDL warning at converge.vhd(55): object "dat_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at converge.vhd(59): object "mty_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at converge.vhd(60): object "err_in" assigned a value but never read
Info: Elaborating entity "pktrx_fifo" for hierarchy "pktrx_fifo:pktrx_fifo_model"
Info: Elaborating entity "pkttx_fifo" for hierarchy "pkttx_fifo:pkttx_fifo_model"
Info: Elaborating entity "pkt_forward" for hierarchy "pkt_forward:pkt_forwar_module"
Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(47): object "mty_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(48): object "err_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(49): object "dat_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pkt_forward.vhd(54): object "frame_type" assigned a value but never read
Info: Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:sys_ctrl_module"
Warning (10541): VHDL Signal Declaration warning at sys_ctrl.vhd(28): used implicit default value for signal "PORTX_INT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(122): object "group_num" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(123): object "member_num" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(124): object "number" assigned a value but never read
Warning (10492): VHDL Process Statement warning at sys_ctrl.vhd(126): signal "PORTX_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(166): object "group_num" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sys_ctrl.vhd(167): object "member_num" assigned a value but never read
Warning (10492): VHDL Process Statement warning at sys_ctrl.vhd(169): signal "PORTX_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|altsyncram_pnd1:FIFOram|q_b[0]"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CPU_PORTX_INT3" is stuck at GND
    Warning (13410): Pin "MAC1_PTM1_RENB[0]" is stuck at GND
    Warning (13410): Pin "MAC1_PTM1_RENB[1]" is stuck at GND
    Warning (13410): Pin "MAC1_PTM1_RENB[2]" is stuck at GND
    Warning (13410): Pin "MAC1_PTM1_RENB[3]" is stuck at GND
    Warning (13410): Pin "PTM1_MAC1_TPRTY[0]" is stuck at GND
    Warning (13410): Pin "PTM1_MAC1_TPRTY[1]" is stuck at GND
    Warning (13410): Pin "PTM1_MAC1_TPRTY[2]" is stuck at GND
    Warning (13410): Pin "PTM1_MAC1_TPRTY[3]" is stuck at GND
Info: Registers with preset signals will power-up high
Info: 68 registers lost all their fanouts during netlist optimizations. The first 68 are displayed below.
    Info: Register "pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:3:fifo_bridge|fullpktfifo_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:2:fifo_bridge|fullpktfifo_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:1:fifo_bridge|fullpktfifo_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|small_big_bridge_fullpkt:\fullpktfifo:0:fifo_bridge|fullpktfifo_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:3:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:2:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:1:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|low_addressa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|rd_ptr_lsb" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|wrreq_delaya[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_e6b:wr_ptr|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pkt_converge:pktconverge_ge|fullpktflagfifo:\fullpktfifo:0:fullpktflagfifo_m|scfifo:scfifo_component|scfifo_0261:auto_generated|a_dpfifo_3v21:dpfifo|cntr_d6b:rd_ptr_msb|safe_q[0]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PTM1_CLK155"
    Warning (15610): No output dependent on input pin "PTM1_CLK100"
    Warning (15610): No output dependent on input pin "PTM1_CLK133"
    Warning (15610): No output dependent on input pin "CPU_PORTX_A[20]"
    Warning (15610): No output dependent on input pin "CPU_PORTX_A[21]"
    Warning (15610): No output dependent on input pin "CPU_PORTX_AS"
    Warning (15610): No output dependent on input pin "MAC1_PTM1_RPRTY[0]"
    Warning (15610): No output dependent on input pin "MAC1_PTM1_RPRTY[1]"
    Warning (15610): No output dependent on input pin "MAC1_PTM1_RPRTY[2]"
    Warning (15610): No output dependent on input pin "MAC1_PTM1_RPRTY[3]"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_LDATA"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_LCLK"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_LLATCH"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_MOD_DEF"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_RX_LOS"
    Warning (15610): No output dependent on input pin "PTM1_MAC1_TX_FAULT"
Info: Implemented 7284 device resources after synthesis - the final resource count might be different
    Info: Implemented 94 input pins
    Info: Implemented 60 output pins
    Info: Implemented 36 bidirectional pins
    Info: Implemented 4664 logic cells
    Info: Implemented 2430 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Thu Aug 07 21:50:16 2014
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:23


