Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/DE2_SOPC_MTL_PAINTER/ --output-directory=C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/ --report-file=bsf:C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.qsys
Progress: Loading DE2_SOPC_MTL_PAINTER/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding altpll_sys [altpll 13.0]
Progress: Parameterizing module altpll_sys
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding key [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding multi_touch [TERASIC_MULTI_TOUCH 1.0]
Progress: Parameterizing module multi_touch
Progress: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_flash_controller
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding lcd [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Adding cfi_flash [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash
Progress: Adding c0 [altera_clock_bridge 13.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 13.0]
Progress: Parameterizing module c2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr130_vfr.v, src_hdl/alt_vipvfr130_vfr_controller.v, src_hdl/alt_vipvfr130_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr130_prc.v, src_hdl/alt_vipvfr130_prc_core.v, src_hdl/alt_vipvfr130_prc_read_master.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_package.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_master.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_unpack_data.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_slave.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_stream_output.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_pulling_width_adapter.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_general_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_fifo_usedw_calculator.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_gray_clock_crosser.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_std_logic_vector_delay.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_one_bit_delay.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_logic_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_ram_fifo.vhd
Info: MTL_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MTL_SOPC.TERASIC_MULTI_TOUCH: add_file: C:/DE2_SOPC_MTL_PAINTER/ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v is encrypted; it cannot be used for simulation
Info: MTL_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: MTL_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MTL_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: MTL_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/DE2_SOPC_MTL_PAINTER/ --output-directory=C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.sopcinfo --report-file=html:C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.html --report-file=qip:C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/MTL_SOPC.qip --report-file=cmp:C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC.qsys --language=VERILOG
Progress: Loading DE2_SOPC_MTL_PAINTER/MTL_SOPC.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding altpll_sys [altpll 13.0]
Progress: Parameterizing module altpll_sys
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding key [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding multi_touch [TERASIC_MULTI_TOUCH 1.0]
Progress: Parameterizing module multi_touch
Progress: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_flash_controller
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding lcd [altera_avalon_lcd_16207 13.0.1.99.2]
Progress: Parameterizing module lcd
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 13.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_bridge_flash_pinSharer_0 [altera_tristate_conduit_pin_sharer 13.0]
Progress: Parameterizing module tri_state_bridge_flash_pinSharer_0
Progress: Adding cfi_flash [altera_generic_tristate_controller 13.0]
Progress: Parameterizing module cfi_flash
Progress: Adding c0 [altera_clock_bridge 13.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 13.0]
Progress: Parameterizing module c2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: MTL_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr130_vfr.v, src_hdl/alt_vipvfr130_vfr_controller.v, src_hdl/alt_vipvfr130_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr130_prc.v, src_hdl/alt_vipvfr130_prc_core.v, src_hdl/alt_vipvfr130_prc_read_master.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_package.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_master.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_unpack_data.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_avalon_mm_slave.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_stream_output.v, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_pulling_width_adapter.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_general_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_fifo_usedw_calculator.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_gray_clock_crosser.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_std_logic_vector_delay.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_one_bit_delay.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_logic_fifo.vhd, C:/altera/13.0sp1/ip/altera/frame_reader/common_hdl/alt_vipvfr130_common_ram_fifo.vhd
Info: MTL_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MTL_SOPC.TERASIC_MULTI_TOUCH: add_file: C:/DE2_SOPC_MTL_PAINTER/ip/TERASIC_MULTI_TOUCH/i2c_touch_config.v is encrypted; it cannot be used for simulation
Info: MTL_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MTL_SOPC.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: MTL_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MTL_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: MTL_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MTL_SOPC: Generating MTL_SOPC "MTL_SOPC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 22 modules, 95 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 42 modules, 175 connections
Info: merlin_domain_transform: After transform: 85 modules, 449 connections
Info: merlin_router_transform: After transform: 105 modules, 529 connections
Info: merlin_traffic_limiter_transform: After transform: 108 modules, 544 connections
Info: merlin_burst_transform: After transform: 111 modules, 556 connections
Info: reset_adaptation_transform: After transform: 114 modules, 437 connections
Info: merlin_network_to_switch_transform: After transform: 152 modules, 521 connections
Info: merlin_width_transform: After transform: 158 modules, 539 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src9 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_001.sink9
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 170 modules, 599 connections
Info: limiter_update_transform: After transform: 170 modules, 602 connections
Info: merlin_mm_transform: After transform: 170 modules, 602 connections
Info: merlin_interrupt_mapper_transform: After transform: 171 modules, 605 connections
Info: merlin_interrupt_sync_transform: After transform: 174 modules, 620 connections
Warning: MTL_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)"
Warning: MTL_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)"
Warning: MTL_SOPC: "No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)"
Info: altpll_sys: "MTL_SOPC" instantiated altpll "altpll_sys"
Info: sram: "MTL_SOPC" instantiated TERASIC_SRAM "sram"
Info: jtag_uart: Starting RTL generation for module 'MTL_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MTL_SOPC_jtag_uart --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0006_jtag_uart_gen//MTL_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'MTL_SOPC_jtag_uart'
Info: jtag_uart: "MTL_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sdram: Starting RTL generation for module 'MTL_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=MTL_SOPC_sdram --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0007_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0007_sdram_gen//MTL_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'MTL_SOPC_sdram'
Info: sdram: "MTL_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: alt_vip_vfr_0: "MTL_SOPC" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: alt_vip_itc_0: "MTL_SOPC" instantiated alt_vip_itc "alt_vip_itc_0"
Info: timer: Starting RTL generation for module 'MTL_SOPC_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MTL_SOPC_timer --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0012_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0012_timer_gen//MTL_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'MTL_SOPC_timer'
Info: timer: "MTL_SOPC" instantiated altera_avalon_timer "timer"
Info: key: Starting RTL generation for module 'MTL_SOPC_key'
Info: key:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_key --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0013_key_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0013_key_gen//MTL_SOPC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'MTL_SOPC_key'
Info: key: "MTL_SOPC" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'MTL_SOPC_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_led --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0014_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0014_led_gen//MTL_SOPC_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'MTL_SOPC_led'
Info: led: "MTL_SOPC" instantiated altera_avalon_pio "led"
Info: multi_touch: "MTL_SOPC" instantiated TERASIC_MULTI_TOUCH "multi_touch"
Info: epcs_flash_controller: Starting RTL generation for module 'MTL_SOPC_epcs_flash_controller'
Info: epcs_flash_controller:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=MTL_SOPC_epcs_flash_controller --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0015_epcs_flash_controller_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0015_epcs_flash_controller_gen//MTL_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller: Done RTL generation for module 'MTL_SOPC_epcs_flash_controller'
Info: epcs_flash_controller: "MTL_SOPC" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller"
Info: sw: Starting RTL generation for module 'MTL_SOPC_sw'
Info: sw:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MTL_SOPC_sw --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0016_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0016_sw_gen//MTL_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'MTL_SOPC_sw'
Info: sw: "MTL_SOPC" instantiated altera_avalon_pio "sw"
Info: lcd: Starting RTL generation for module 'MTL_SOPC_lcd'
Info: lcd:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=MTL_SOPC_lcd --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0017_lcd_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0017_lcd_gen//MTL_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'MTL_SOPC_lcd'
Info: lcd: "MTL_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: clock_crossing_io: "MTL_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: Starting RTL generation for module 'MTL_SOPC_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MTL_SOPC_cpu --dir=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0018_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/scott/AppData/Local/Temp/alt6026_5945820095667768789.dir/0018_cpu_gen//MTL_SOPC_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2013.11.17 16:33:55 (*) Starting Nios II generation
Info: cpu: # 2013.11.17 16:33:55 (*)   Checking for plaintext license.
Info: cpu: # 2013.11.17 16:33:55 (*)   Plaintext license not found.
Info: cpu: # 2013.11.17 16:33:55 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.11.17 16:33:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2013.11.17 16:33:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.11.17 16:33:56 (*)   Creating all objects for CPU
Info: cpu: # 2013.11.17 16:33:56 (*)     Testbench
Info: cpu: # 2013.11.17 16:33:56 (*)     Instruction decoding
Info: cpu: # 2013.11.17 16:33:56 (*)       Instruction fields
Info: cpu: # 2013.11.17 16:33:56 (*)       Instruction decodes
Info: cpu: # 2013.11.17 16:33:57 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2013.11.17 16:33:57 (*)       Instruction controls
Info: cpu: # 2013.11.17 16:33:57 (*)     Pipeline frontend
Info: cpu: # 2013.11.17 16:33:57 (*)     Pipeline backend
Info: cpu: # 2013.11.17 16:34:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.11.17 16:34:05 (*)   Creating encrypted RTL
Info: cpu: # 2013.11.17 16:34:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MTL_SOPC_cpu'
Info: cpu: "MTL_SOPC" instantiated altera_nios2_qsys "cpu"
Info: sysid: "MTL_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: tri_state_bridge_flash_bridge_0: "MTL_SOPC" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: tri_state_bridge_flash_pinSharer_0: "MTL_SOPC" instantiated altera_tristate_conduit_pin_sharer "tri_state_bridge_flash_pinSharer_0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 10 connections
Info: cfi_flash: "MTL_SOPC" instantiated altera_generic_tristate_controller "cfi_flash"
Info: cpu_instruction_master_translator: "MTL_SOPC" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "MTL_SOPC" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "MTL_SOPC" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "MTL_SOPC" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "MTL_SOPC" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "MTL_SOPC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "MTL_SOPC" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "MTL_SOPC" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "MTL_SOPC" instantiated altera_merlin_router "id_router"
Info: id_router_001: "MTL_SOPC" instantiated altera_merlin_router "id_router_001"
Info: id_router_004: "MTL_SOPC" instantiated altera_merlin_router "id_router_004"
Info: id_router_005: "MTL_SOPC" instantiated altera_merlin_router "id_router_005"
Info: id_router_007: "MTL_SOPC" instantiated altera_merlin_router "id_router_007"
Info: addr_router_003: "MTL_SOPC" instantiated altera_merlin_router "addr_router_003"
Info: id_router_010: "MTL_SOPC" instantiated altera_merlin_router "id_router_010"
Info: limiter: "MTL_SOPC" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "MTL_SOPC" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "MTL_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "MTL_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "MTL_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "MTL_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "MTL_SOPC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "MTL_SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "MTL_SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "MTL_SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_003: "MTL_SOPC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: rsp_xbar_demux_010: "MTL_SOPC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_010"
Info: rsp_xbar_mux_003: "MTL_SOPC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_003"
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "MTL_SOPC" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "MTL_SOPC" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/DE2_SOPC_MTL_PAINTER/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "MTL_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MTL_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: pin_sharer: "tri_state_bridge_flash_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_bridge_flash_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: MTL_SOPC: Done MTL_SOPC" with 56 modules, 287 files, 5179477 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
