Release 12.3 Map M.70d (nt)
Xilinx Mapping Report File for Design 'Super_PWM'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s50an-tqg144-4 -cm area -detail -ir off
-pr off -c 100 -o Super_PWM_map.ncd Super_PWM.ngd Super_PWM.pcf 
Target Device  : xc3s50an
Target Package : tqg144
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.52 $
Mapped Date    : Wed Feb 23 14:37:47 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           301 out of   1,408   21%
  Number of 4 input LUTs:               994 out of   1,408   70%
Logic Distribution:
  Number of occupied Slices:            671 out of     704   95%
    Number of Slices containing only related logic:     671 out of     671 100%
    Number of Slices containing unrelated logic:          0 out of     671   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,032 out of   1,408   73%
    Number used as logic:               610
    Number used as a route-thru:         38
    Number used for 32x1 RAMs:          384
      (Two LUTs used per 32x1 RAM)

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 71 out of     108   65%
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of DCMs:                         2 out of       2  100%
  Number of RAMB16BWEs:                   3 out of       3  100%

Average Fanout of Non-Clock Nets:                4.04

Peak Memory Usage:  188 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp CB1/DCM_SP_INST1, consult
   the device Interactive Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   6 block(s) removed
   8 block(s) optimized away
  64 Block(s) redundant

Section 5 - Removed Logic
-------------------------
Unused block "TF_RAM/GND" (ZERO) removed.
Unused block "TF_RAM/VCC" (ONE) removed.
Unused block "TP_RAM/GND" (ZERO) removed.
Unused block "TP_RAM/VCC" (ONE) removed.
Unused block "TR_RAM/GND" (ZERO) removed.
Unused block "TR_RAM/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		TF_RAM/BU2/XST_GND
VCC 		TF_RAM/BU2/XST_VCC
GND 		TP_RAM/BU2/XST_GND
VCC 		TP_RAM/BU2/XST_VCC
GND 		TR_RAM/BU2/XST_GND
VCC 		TR_RAM/BU2/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		Accumulator<0>_01/LUT4_D_BUF
LOCALBUF 		Port_buf_0_mux000021/LUT2_D_BUF
LOCALBUF 		Port_buf_0_not000120/LUT2_L_BUF
LOCALBUF 		Port_buf_0_not0001218/LUT3_D_BUF
LOCALBUF 		Port_buf_0_mux000011/LUT3_D_BUF
LOCALBUF 		Port_buf_9_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_7_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_62_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_61_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_60_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_3_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_31_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_30_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_29_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_28_mux0000_SW0/LUT4_D_BUF
LOCALBUF 		Port_buf_63_mux0000_SW1/LUT4_L_BUF
LOCALBUF 		Port_buf_59_mux0000_SW1/LUT4_L_BUF
LOCALBUF 		Port_buf_55_mux0000_SW1/LUT4_L_BUF
LOCALBUF 		Port_buf_51_mux0000_SW1/LUT4_L_BUF
LOCALBUF 		Port_buf_47_mux0000_SW1/LUT4_L_BUF
LUT1 		Mcount_Accumulator_cy<1>_rt
LUT1 		Mcount_Accumulator_cy<2>_rt
LUT1 		Mcount_Accumulator_cy<3>_rt
LUT1 		Mcount_Accumulator_cy<4>_rt
LUT1 		Mcount_Accumulator_cy<5>_rt
LUT1 		Mcount_Accumulator_cy<6>_rt
LUT1 		Mcount_Accumulator_cy<7>_rt
LUT1 		Mcount_Accumulator_cy<8>_rt
LUT1 		Mcount_Accumulator_cy<9>_rt
LUT1 		Mcount_Accumulator_cy<10>_rt
LUT1 		Mcount_Accumulator_cy<11>_rt
LUT1 		Mcount_Accumulator_cy<12>_rt
LUT1 		Mcount_Accumulator_cy<13>_rt
LUT1 		Mcount_Accumulator_cy<14>_rt
LUT1 		Mcount_Accumulator_cy<15>_rt
LUT1 		Mcount_Accumulator_cy<16>_rt
LUT1 		Mcount_Accumulator_cy<17>_rt
LUT1 		Mcount_Accumulator_cy<18>_rt
LUT1 		Mcount_Accumulator_cy<19>_rt
LUT1 		Mcount_Accumulator_cy<20>_rt
LUT1 		Mcount_Accumulator_cy<21>_rt
LUT1 		Mcount_Accumulator_cy<22>_rt
LUT1 		Mcount_Accumulator_cy<23>_rt
LUT1 		Mcount_Accumulator_cy<24>_rt
LUT1 		Mcount_Accumulator_cy<25>_rt
LUT1 		Mcount_Accumulator_cy<26>_rt
LUT1 		Mcount_Accumulator_cy<27>_rt
LUT1 		Mcount_Accumulator_cy<28>_rt
LUT1 		Mcount_Accumulator_cy<29>_rt
LUT1 		Mcount_Accumulator_cy<30>_rt
LUT1 		Mcount_Accumulator_cy<31>_rt
LUT1 		Mcount_Accumulator_cy<32>_rt
LUT1 		Mcount_Accumulator_cy<33>_rt
LUT1 		Mcount_Accumulator_cy<34>_rt
LUT1 		Mcount_Accumulator_cy<35>_rt
LUT1 		Mcount_Accumulator_cy<36>_rt
LUT1 		Mcount_Accumulator_cy<37>_rt
LUT1 		Mcount_Accumulator_xor<38>_rt
INV 		Mcount_Accumulator_lut<0>_INV_0
INV 		SS1/CS_inv1_INV_0
INV 		SS1/SSD1/Mcount_BitCnt_xor<0>11_INV_0
INV 		SS1/Mcount_ByteCnt_xor<0>11_INV_0
INV 		SS1/SSD1/EOB_inv1_INV_0
INV 		Run_inv1_INV_0

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew    | Reg (s)      | Resistor | IBUF/IFD | SUSPEND          |
|                                    |                  |           |                      | Term  | Strength | Rate    |              |          | Delay    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CS                                 | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| Clk                                | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| LED_Green                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| LED_Red                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MISO                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| MOSI                               | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
| Port0<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port0<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port1<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port2<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port3<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port4<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port5<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port6<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| Port7<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW    |              |          | 0 / 0    | 3STATE           |
| SCLK                               | IBUF             | INPUT     | LVCMOS25             |       |          |         |              |          | 0 / 0    |                  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
BUFGMUX "Buf_Clk_BUFG":
DISABLE_ATTR:LOW



BUFGMUX "CB1/CLK0_BUFG_INST_1":
DISABLE_ATTR:LOW



BUFGMUX "CB1/CLK0_BUFG_INST_2":
DISABLE_ATTR:LOW



DCM "CB1/DCM_SP_INST1":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:9
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 25
CLKFX_MULTIPLY = 16
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 20.000000


DCM "CB1/DCM_SP_INST2":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:9
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 25
CLKFX_MULTIPLY = 32
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 20.000000


BUFGMUX "DFS_Clk_BUFG":
DISABLE_ATTR:LOW



RAMB16BWE
"TF_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpra
m.ram":
DATA_WIDTH_A:36
DATA_WIDTH_B:36
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16BWE
"TP_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpra
m.ram":
DATA_WIDTH_A:36
DATA_WIDTH_B:36
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000


RAMB16BWE
"TR_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram/dpra
m.ram":
DATA_WIDTH_A:36
DATA_WIDTH_B:36
WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
INIT_A = 000000000
INIT_B = 000000000
SRVAL_A = 000000000
SRVAL_B = 000000000



Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                 | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name                                                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Super_PWM/             |           | 574/673       | 212/301       | 915/1032      | 384/384       | 0/3       | 0/0       | 2/4   | 0/2   | Super_PWM                                                                             |
| +CB1                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 2/2   | 2/2   | Super_PWM/CB1                                                                         |
| +SS1                   |           | 31/99         | 54/89         | 13/117        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Super_PWM/SS1                                                                         |
| ++SSD1                 |           | 68/68         | 35/35         | 104/104       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Super_PWM/SS1/SSD1                                                                    |
| +TF_RAM                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM                                                                      |
| ++BU2                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2                                                                  |
| +++U0                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2/U0                                                               |
| ++++blk_mem_generator  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2/U0/blk_mem_generator                                             |
| +++++valid.cstr        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2/U0/blk_mem_generator/valid.cstr                                  |
| ++++++ramloop[0].ram.r |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                 |
| +++++++s3a_noinit.ram  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TF_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram  |
| +TP_RAM                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM                                                                      |
| ++BU2                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2                                                                  |
| +++U0                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2/U0                                                               |
| ++++blk_mem_generator  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2/U0/blk_mem_generator                                             |
| +++++valid.cstr        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2/U0/blk_mem_generator/valid.cstr                                  |
| ++++++ramloop[0].ram.r |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                 |
| +++++++s3a_noinit.ram  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TP_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram  |
| +TR_RAM                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM                                                                      |
| ++BU2                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2                                                                  |
| +++U0                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2/U0                                                               |
| ++++blk_mem_generator  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2/U0/blk_mem_generator                                             |
| +++++valid.cstr        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2/U0/blk_mem_generator/valid.cstr                                  |
| ++++++ramloop[0].ram.r |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                 |
| +++++++s3a_noinit.ram  |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | Super_PWM/TR_RAM/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_noinit.ram  |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
