Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug 15 08:02:25 2019
| Host         : Batcomputer running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 101 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                37017        0.062        0.000                      0                37010        0.264        0.000                       0                 15781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk125_gtp_p                                                 {0.000 4.000}        8.000           125.000         
  main_genericstandalone_genericstandalone_clk125_div2       {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_fb         {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_sys        {0.000 4.414}        8.828           113.281         
    main_genericstandalone_genericstandalone_mmcm_sys4x      {0.000 1.103}        2.207           453.125         
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs  {0.552 1.655}        2.207           453.125         
    main_genericstandalone_genericstandalone_pll_clk200      {0.000 2.500}        5.000           200.000         
    main_genericstandalone_genericstandalone_pll_fb          {0.000 8.000}        16.000          62.500          
main_genericstandalone_rxoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_rx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
main_genericstandalone_txoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_tx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
si5324_clkout_fabric_p                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_fb_clk                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtio_clk                                     {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtiox4_clk                                   {0.000 1.000}        2.000           500.000         
sys_clk                                                      {0.000 4.414}        8.828           113.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                                                                                                                                                                                                   6.462        0.000                       0                     2  
  main_genericstandalone_genericstandalone_clk125_div2                                                                                                                                                         5.000        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_fb                                                                                                                                                          14.751        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys                                                                                                                                                          7.235        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys4x                                                                                                                                                        0.614        0.000                       0                    77  
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs                                                                                                                                                    0.614        0.000                       0                     4  
    main_genericstandalone_genericstandalone_pll_clk200            3.266        0.000                      0                   13        0.237        0.000                      0                   13        0.264        0.000                       0                    10  
    main_genericstandalone_genericstandalone_pll_fb                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_rxoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_rx_half_unbuf                                                                                                                                                                     7.500        0.000                       0                     5  
  main_genericstandalone_clk_rx_unbuf                              1.561        0.000                      0                  606        0.072        0.000                      0                  606        2.870        0.000                       0                   220  
  main_genericstandalone_rx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_txoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_tx_half_unbuf                        14.180        0.000                      0                   20        0.252        0.000                      0                   20        7.500        0.000                       0                    24  
  main_genericstandalone_clk_tx_unbuf                              1.644        0.000                      0                  442        0.120        0.000                      0                  442        3.500        0.000                       0                   208  
  main_genericstandalone_tx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
si5324_clkout_fabric_p                                                                                                                                                                                         2.000        0.000                       0                     1  
  main_rtio_crg_fb_clk                                                                                                                                                                                         6.751        0.000                       0                     2  
  main_rtio_crg_rtio_clk                                           0.339        0.000                      0                 7761        0.071        0.000                      0                 7761        2.870        0.000                       0                  5441  
  main_rtio_crg_rtiox4_clk                                                                                                                                                                                     0.408        0.000                       0                    49  
sys_clk                                                            0.238        0.000                      0                28147        0.062        0.000                      0                28147        3.114        0.000                       0                  9720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                     main_genericstandalone_genericstandalone_pll_clk200        4.575        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_unbuf                  main_genericstandalone_clk_rx_half_unbuf                   5.976        0.000                      0                    1        0.184        0.000                      0                    1  
                                                     main_genericstandalone_clk_rx_unbuf                        4.207        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_half_unbuf             main_genericstandalone_clk_rx_unbuf                        5.452        0.000                      0                   10        0.198        0.000                      0                   10  
main_genericstandalone_clk_tx_unbuf                  main_genericstandalone_clk_tx_half_unbuf                   5.666        0.000                      0                   20        0.162        0.000                      0                   20  
                                                     main_genericstandalone_clk_tx_unbuf                        3.014        0.000                      0                    1                                                                        
                                                     main_rtio_crg_rtio_clk                                     3.792        0.000                      0                    3                                                                        
                                                     sys_clk                                                    2.395        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_gtp_p
  To Clock:  clk125_gtp_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_gtp_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_gtp_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_clk125_div2
  To Clock:  main_genericstandalone_genericstandalone_clk125_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_clk125_div2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { IBUFDS_GTE2/ODIV2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_fb
  To Clock:  main_genericstandalone_genericstandalone_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { MMCME2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.828       7.235      BUFGCTRL_X0Y0    BUFG/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.828       7.579      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.828       204.532    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x
Waveform(ns):       { 0.000 1.103 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y3    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y146    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
Waveform(ns):       { 0.552 1.655 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y6    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y132    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y144    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.207       0.958      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_clk200
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.398ns (36.414%)  route 0.695ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.398     8.901 r  FDPE_3/Q
                         net (fo=5, routed)           0.695     9.596    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.862    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.398ns (36.414%)  route 0.695ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.398     8.901 r  FDPE_3/Q
                         net (fo=5, routed)           0.695     9.596    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.862    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.398ns (36.414%)  route 0.695ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.398     8.901 r  FDPE_3/Q
                         net (fo=5, routed)           0.695     9.596    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.862    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.398ns (36.414%)  route 0.695ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.347ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.398     8.901 r  FDPE_3/Q
                         net (fo=5, routed)           0.695     9.596    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.347    13.462    
                         clock uncertainty           -0.050    13.412    
    SLICE_X88Y125        FDSE (Setup_fdse_C_S)       -0.550    12.862    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.538ns (37.504%)  route 0.896ns (62.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.753     9.689    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.794 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.538ns (37.504%)  route 0.896ns (62.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.753     9.689    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.794 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.538ns (37.504%)  route 0.896ns (62.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.753     9.689    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.794 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.538ns (37.504%)  route 0.896ns (62.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.433     8.936 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.753     9.689    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y125        LUT4 (Prop_lut4_I2_O)        0.105     9.794 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.143     9.938    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_CE)      -0.136    13.317    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.630ns (42.307%)  route 0.859ns (57.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.398     8.901 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.859     9.760    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X88Y125        LUT3 (Prop_lut3_I0_O)        0.232     9.992 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.992    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_D)        0.076    13.529    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.529    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.640ns (42.521%)  route 0.865ns (57.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.398     8.901 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.865     9.766    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.242    10.008 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.008    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X88Y125        FDSE (Setup_fdse_C_D)        0.106    13.559    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  3.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.210%)  route 0.132ns (38.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.132     3.094    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X89Y125        LUT6 (Prop_lut6_I1_O)        0.045     3.139 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.139    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X89Y125        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism             -0.929     2.811    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.091     2.902    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT2 (Prop_lut2_I0_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT4 (Prop_lut4_I1_O)        0.043     3.189 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.189    main_genericstandalone_genericstandalone_reset_counter[3]_i_2_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.131     2.929    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT3 (Prop_lut3_I1_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.121     2.919    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     2.962 f  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.184     3.146    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.045     3.191 r  main_genericstandalone_genericstandalone_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.191    main_genericstandalone_genericstandalone_reset_counter0[0]
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_D)         0.120     2.918    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.247ns (59.257%)  route 0.170ns (40.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.061    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.160 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.214    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.247ns (59.257%)  route 0.170ns (40.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.061    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.160 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.214    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.247ns (59.257%)  route 0.170ns (40.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.061    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.160 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.214    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.247ns (59.257%)  route 0.170ns (40.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.148     2.946 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     3.061    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.099     3.160 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.054     3.214    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X88Y125        FDSE (Hold_fdse_C_CE)       -0.016     2.782    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.159%)  route 0.327ns (68.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE (Prop_fdpe_C_Q)         0.148     2.946 r  FDPE_3/Q
                         net (fo=5, routed)           0.327     3.273    clk200_rst
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y125        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.907     2.833    
    SLICE_X88Y125        FDSE (Hold_fdse_C_S)        -0.044     2.789    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y123    FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y123    FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y123    FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y125    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y125    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_fb
  To Clock:  main_genericstandalone_genericstandalone_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rxoutclk
  To Clock:  main_genericstandalone_rxoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rxoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7       BUFG_6/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X80Y158       main_genericstandalone_phase_half_rereg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y158       main_genericstandalone_phase_half_rereg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y158       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y158       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y158       main_genericstandalone_phase_half_rereg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.205ns (20.204%)  route 4.759ns (79.796%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.447    12.292    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X81Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X81Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X81Y101        FDRE (Setup_fdre_C_D)       -0.194    13.853    main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_eop_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.493ns (23.959%)  route 4.738ns (76.041%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.426    12.271    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X76Y103        LUT4 (Prop_lut4_I0_O)        0.288    12.559 r  main_genericstandalone_rx_converter_converter_source_eop_i_1/O
                         net (fo=1, routed)           0.000    12.559    main_genericstandalone_rx_converter_converter_source_eop_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_eop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.324    13.824    eth_rx_clk
    SLICE_X76Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_eop_reg/C
                         clock pessimism              0.268    14.092    
                         clock uncertainty           -0.053    14.040    
    SLICE_X76Y103        FDRE (Setup_fdre_C_D)        0.106    14.146    main_genericstandalone_rx_converter_converter_source_eop_reg
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -12.559    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.205ns (20.204%)  route 4.759ns (79.796%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.447    12.292    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X80Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X80Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)       -0.166    13.881    main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.205ns (20.273%)  route 4.739ns (79.727%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.426    12.271    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X80Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X80Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X80Y102        FDRE (Setup_fdre_C_D)       -0.166    13.881    main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.472ns (24.070%)  route 4.644ns (75.930%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.331    12.176    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X75Y102        LUT4 (Prop_lut4_I2_O)        0.267    12.443 r  main_genericstandalone_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000    12.443    main_genericstandalone_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X75Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.324    13.824    eth_rx_clk
    SLICE_X75Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.268    14.092    
                         clock uncertainty           -0.053    14.040    
    SLICE_X75Y102        FDRE (Setup_fdre_C_D)        0.030    14.070    main_genericstandalone_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.191ns (19.800%)  route 4.824ns (80.200%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.567     6.328    eth_rx_clk
    SLICE_X72Y158        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y158        FDRE (Prop_fdre_C_Q)         0.348     6.676 r  main_genericstandalone_pcs_source_payload_data_reg[6]/Q
                         net (fo=18, routed)          1.316     7.993    p_3_in220_in
    SLICE_X73Y139        LUT2 (Prop_lut2_I1_O)        0.253     8.246 r  main_genericstandalone_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=3, routed)           0.388     8.634    main_genericstandalone_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I4_O)        0.275     8.909 r  main_genericstandalone_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.446     9.355    main_genericstandalone_crc32_checker_crc_next[23]
    SLICE_X74Y141        LUT6 (Prop_lut6_I0_O)        0.105     9.460 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.371     9.831    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X74Y141        LUT6 (Prop_lut6_I5_O)        0.105     9.936 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=2, routed)           0.463    10.399    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.105    10.504 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.840    12.344    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X81Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X81Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X81Y103        FDRE (Setup_fdre_C_D)       -0.047    14.000    main_genericstandalone_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 1.475ns (24.107%)  route 4.644ns (75.893%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 f  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 r  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 f  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.331    12.176    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X75Y102        LUT5 (Prop_lut5_I3_O)        0.270    12.446 r  main_genericstandalone_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000    12.446    main_genericstandalone_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X75Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.324    13.824    eth_rx_clk
    SLICE_X75Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.268    14.092    
                         clock uncertainty           -0.053    14.040    
    SLICE_X75Y102        FDRE (Setup_fdre_C_D)        0.069    14.109    main_genericstandalone_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.205ns (20.648%)  route 4.631ns (79.352%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.318    12.163    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X80Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X80Y103        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X80Y103        FDRE (Setup_fdre_C_D)       -0.166    13.881    main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.191ns (20.090%)  route 4.737ns (79.910%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 13.831 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.567     6.328    eth_rx_clk
    SLICE_X72Y158        FDRE                                         r  main_genericstandalone_pcs_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y158        FDRE (Prop_fdre_C_Q)         0.348     6.676 r  main_genericstandalone_pcs_source_payload_data_reg[6]/Q
                         net (fo=18, routed)          1.316     7.993    p_3_in220_in
    SLICE_X73Y139        LUT2 (Prop_lut2_I1_O)        0.253     8.246 r  main_genericstandalone_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=3, routed)           0.388     8.634    main_genericstandalone_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I4_O)        0.275     8.909 r  main_genericstandalone_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.446     9.355    main_genericstandalone_crc32_checker_crc_next[23]
    SLICE_X74Y141        LUT6 (Prop_lut6_I0_O)        0.105     9.460 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.371     9.831    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X74Y141        LUT6 (Prop_lut6_I5_O)        0.105     9.936 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=2, routed)           0.463    10.399    main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.105    10.504 r  main_genericstandalone_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.753    12.257    main_genericstandalone_rx_converter_converter_sink_payload_data[9]
    SLICE_X81Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.331    13.831    eth_rx_clk
    SLICE_X81Y101        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.268    14.099    
                         clock uncertainty           -0.053    14.047    
    SLICE_X81Y101        FDRE (Setup_fdre_C_D)       -0.044    14.003    main_genericstandalone_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.472ns (24.406%)  route 4.559ns (75.594%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 13.825 - 8.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.566     6.327    eth_rx_clk
    SLICE_X78Y160        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y160        FDRE (Prop_fdre_C_Q)         0.433     6.760 f  main_genericstandalone_pcs_receivepath_code3b_reg[2]/Q
                         net (fo=8, routed)           1.193     7.953    main_genericstandalone_pcs_receivepath_d[7]
    SLICE_X63Y159        LUT4 (Prop_lut4_I3_O)        0.119     8.072 r  main_genericstandalone_pcs_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.513     8.586    main_genericstandalone_pcs_source_payload_data[7]_i_3_n_0
    SLICE_X64Y159        LUT6 (Prop_lut6_I0_O)        0.275     8.861 f  main_genericstandalone_pcs_source_payload_data[7]_i_2/O
                         net (fo=6, routed)           0.341     9.202    main_genericstandalone_pcs_receivepath_first_preamble_byte
    SLICE_X64Y159        LUT5 (Prop_lut5_I4_O)        0.108     9.310 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=7, routed)           1.266    10.575    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.270    10.845 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.247    12.092    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X76Y102        LUT6 (Prop_lut6_I3_O)        0.267    12.359 r  main_genericstandalone_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000    12.359    main_genericstandalone_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X76Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.324    13.824    eth_rx_clk
    SLICE_X76Y102        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.268    14.092    
                         clock uncertainty           -0.053    14.040    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.072    14.112    main_genericstandalone_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_genericstandalone_pcs_rx_config_reg_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_rx_config_reg_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.227ns (49.333%)  route 0.233ns (50.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.639     2.507    eth_rx_clk
    SLICE_X57Y164        FDRE                                         r  main_genericstandalone_pcs_rx_config_reg_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y164        FDRE (Prop_fdre_C_Q)         0.128     2.635 r  main_genericstandalone_pcs_rx_config_reg_i_reg/Q
                         net (fo=1, routed)           0.233     2.868    main_genericstandalone_pcs_rx_config_reg_i_reg_n_0
    SLICE_X50Y161        LUT2 (Prop_lut2_I1_O)        0.099     2.967 r  main_genericstandalone_pcs_rx_config_reg_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     2.967    main_genericstandalone_pcs_rx_config_reg_toggle_i_i_1_n_0
    SLICE_X50Y161        FDRE                                         r  main_genericstandalone_pcs_rx_config_reg_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.915     3.154    eth_rx_clk
    SLICE_X50Y161        FDRE                                         r  main_genericstandalone_pcs_rx_config_reg_toggle_i_reg/C
                         clock pessimism             -0.380     2.773    
    SLICE_X50Y161        FDRE (Hold_fdre_C_D)         0.121     2.894    main_genericstandalone_pcs_rx_config_reg_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.541%)  route 0.279ns (66.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.586     2.453    eth_rx_clk
    SLICE_X75Y131        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.141     2.594 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.279     2.874    storage_2_reg_0_7_6_7/ADDRD0
    SLICE_X74Y131        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.857     3.095    storage_2_reg_0_7_6_7/WCLK
    SLICE_X74Y131        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.629     2.466    
    SLICE_X74Y131        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.776    storage_2_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl12_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl12_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.564     2.431    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  builder_xilinxmultiregimpl12_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     2.572 r  builder_xilinxmultiregimpl12_regs0_reg[0]/Q
                         net (fo=1, routed)           0.055     2.627    builder_xilinxmultiregimpl12_regs0[0]
    SLICE_X67Y106        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.836     3.074    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  builder_xilinxmultiregimpl12_regs1_reg[0]/C
                         clock pessimism             -0.643     2.431    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.075     2.506    builder_xilinxmultiregimpl12_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_2/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y20     storage_4_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y8    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X70Y148    FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X70Y148    FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X73Y138    FSM_onehot_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X73Y138    FSM_onehot_builder_liteethmaccrc32checker_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y160    builder_a7_1000basex_receivepath_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y160    builder_a7_1000basex_receivepath_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y159    builder_a7_1000basex_receivepath_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X76Y131    storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X74Y131    storage_2_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rx_mmcm_fb
  To Clock:  main_genericstandalone_rx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_txoutclk
  To Clock:  main_genericstandalone_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_txoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.592         16.000      14.408     BUFHCE_X0Y36        BUFH/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_half_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       14.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.379ns (26.866%)  route 1.032ns (73.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[15]/Q
                         net (fo=1, routed)           1.032     4.819    main_genericstandalone_tx_data_half[15]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.189ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.379ns (27.010%)  route 1.024ns (72.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[4]/Q
                         net (fo=1, routed)           1.024     4.810    main_genericstandalone_tx_data_half[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 14.189    

Slack (MET) :             14.193ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.379ns (27.106%)  route 1.019ns (72.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[14]/Q
                         net (fo=1, routed)           1.019     4.806    main_genericstandalone_tx_data_half[14]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                 14.193    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.379ns (27.132%)  route 1.018ns (72.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[18]/Q
                         net (fo=1, routed)           1.018     4.805    main_genericstandalone_tx_data_half[18]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.197ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.379ns (27.170%)  route 1.016ns (72.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[8]/Q
                         net (fo=1, routed)           1.016     4.802    main_genericstandalone_tx_data_half[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 14.197    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.379ns (27.478%)  route 1.000ns (72.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[5]/Q
                         net (fo=1, routed)           1.000     4.786    main_genericstandalone_tx_data_half[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.266ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.379ns (28.585%)  route 0.947ns (71.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[13]/Q
                         net (fo=1, routed)           0.947     4.733    main_genericstandalone_tx_data_half[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 14.266    

Slack (MET) :             14.283ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.379ns (28.977%)  route 0.929ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[19]/Q
                         net (fo=1, routed)           0.929     4.716    main_genericstandalone_tx_data_half[19]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 14.283    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.379ns (29.103%)  route 0.923ns (70.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[17]/Q
                         net (fo=1, routed)           0.923     4.710    main_genericstandalone_tx_data_half[17]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.379ns (29.176%)  route 0.920ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[10]/Q
                         net (fo=1, routed)           0.920     4.706    main_genericstandalone_tx_data_half[10]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                 14.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.985%)  route 0.500ns (78.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.275     1.212    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_tx_data_half_reg[1]/Q
                         net (fo=1, routed)           0.500     1.853    main_genericstandalone_tx_data_half[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.816%)  route 0.505ns (78.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.275     1.212    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_tx_data_half_reg[3]/Q
                         net (fo=1, routed)           0.505     1.858    main_genericstandalone_tx_data_half[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.022%)  route 0.530ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[12]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.022%)  route 0.530ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[6]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[6]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.022%)  route 0.530ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[7]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[7]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.022%)  route 0.530ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[11]/Q
                         net (fo=1, routed)           0.530     1.884    main_genericstandalone_tx_data_half[11]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.956%)  route 0.532ns (79.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.275     1.212    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_tx_data_half_reg[0]/Q
                         net (fo=1, routed)           0.532     1.885    main_genericstandalone_tx_data_half[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.915%)  route 0.533ns (79.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.275     1.212    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_tx_data_half_reg[2]/Q
                         net (fo=1, routed)           0.533     1.886    main_genericstandalone_tx_data_half[2]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.845%)  route 0.535ns (79.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[16]/Q
                         net (fo=1, routed)           0.535     1.889    main_genericstandalone_tx_data_half[16]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.801%)  route 0.537ns (79.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[13]/Q
                         net (fo=1, routed)           0.537     1.891    main_genericstandalone_tx_data_half[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         16.000      14.408     BUFHCE_X1Y36        BUFH_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[18]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y156       main_genericstandalone_tx_data_half_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code4b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.671ns (44.386%)  route 3.347ns (55.614%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.125     5.584 r  storage_3_reg/DOADO[30]
                         net (fo=1, routed)           0.966     6.549    storage_3_reg_n_5
    SLICE_X8Y152         LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  main_genericstandalone_crc32_inserter_reg[17]_i_2/O
                         net (fo=8, routed)           0.537     7.191    main_genericstandalone_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.296 r  main_genericstandalone_pcs_transmitpath_code4b_unbalanced_i_9/O
                         net (fo=2, routed)           0.592     7.888    main_genericstandalone_pcs_transmitpath_code4b_unbalanced_i_9_n_0
    SLICE_X15Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.993 f  main_genericstandalone_pcs_transmitpath_code4b[1]_i_3/O
                         net (fo=1, routed)           0.348     8.341    main_genericstandalone_pcs_transmitpath_code4b[1]_i_3_n_0
    SLICE_X16Y157        LUT6 (Prop_lut6_I2_O)        0.105     8.446 r  main_genericstandalone_pcs_transmitpath_code4b[1]_i_2/O
                         net (fo=2, routed)           0.485     8.932    main_genericstandalone_pcs_transmitpath_code4b[1]_i_2_n_0
    SLICE_X17Y157        LUT2 (Prop_lut2_I0_O)        0.126     9.058 r  main_genericstandalone_pcs_transmitpath_code4b[1]_i_1/O
                         net (fo=1, routed)           0.419     9.476    builder_sync_rhs_array_muxed1[1]
    SLICE_X17Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.657    11.021    eth_tx_clk
    SLICE_X17Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_reg[1]/C
                         clock pessimism              0.354    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X17Y157        FDRE (Setup_fdre_C_D)       -0.202    11.120    main_genericstandalone_pcs_transmitpath_code4b_reg[1]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 2.938ns (47.244%)  route 3.281ns (52.756%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 r  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 r  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 r  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 f  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 r  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.653     9.051    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X18Y158        LUT5 (Prop_lut5_I3_O)        0.126     9.177 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_3/O
                         net (fo=1, routed)           0.234     9.410    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_3_n_0
    SLICE_X18Y157        LUT6 (Prop_lut6_I1_O)        0.267     9.677 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1/O
                         net (fo=1, routed)           0.000     9.677    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1_n_0
    SLICE_X18Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.657    11.021    eth_tx_clk
    SLICE_X18Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/C
                         clock pessimism              0.354    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X18Y157        FDRE (Setup_fdre_C_D)        0.030    11.352    main_genericstandalone_pcs_transmitpath_alt7_rd1_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.946ns (47.435%)  route 3.265ns (52.565%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 r  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 r  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 r  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 f  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 r  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.646     9.043    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X18Y158        LUT5 (Prop_lut5_I0_O)        0.126     9.169 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2/O
                         net (fo=1, routed)           0.225     9.394    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2_n_0
    SLICE_X18Y158        LUT6 (Prop_lut6_I1_O)        0.275     9.669 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1/O
                         net (fo=1, routed)           0.000     9.669    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1_n_0
    SLICE_X18Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X18Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X18Y158        FDRE (Setup_fdre_C_D)        0.032    11.353    main_genericstandalone_pcs_transmitpath_alt7_rd0_reg
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code4b_unbalanced_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.777ns (44.518%)  route 3.461ns (55.482%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.125     5.584 r  storage_3_reg/DOADO[30]
                         net (fo=1, routed)           0.966     6.549    storage_3_reg_n_5
    SLICE_X8Y152         LUT6 (Prop_lut6_I1_O)        0.105     6.654 r  main_genericstandalone_crc32_inserter_reg[17]_i_2/O
                         net (fo=8, routed)           0.537     7.191    main_genericstandalone_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.296 r  main_genericstandalone_pcs_transmitpath_code4b_unbalanced_i_9/O
                         net (fo=2, routed)           0.592     7.888    main_genericstandalone_pcs_transmitpath_code4b_unbalanced_i_9_n_0
    SLICE_X15Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.993 f  main_genericstandalone_pcs_transmitpath_code4b[1]_i_3/O
                         net (fo=1, routed)           0.348     8.341    main_genericstandalone_pcs_transmitpath_code4b[1]_i_3_n_0
    SLICE_X16Y157        LUT6 (Prop_lut6_I2_O)        0.105     8.446 r  main_genericstandalone_pcs_transmitpath_code4b[1]_i_2/O
                         net (fo=2, routed)           0.485     8.932    main_genericstandalone_pcs_transmitpath_code4b[1]_i_2_n_0
    SLICE_X17Y157        LUT2 (Prop_lut2_I0_O)        0.105     9.037 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2/O
                         net (fo=3, routed)           0.533     9.570    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2_n_0
    SLICE_X18Y157        LUT3 (Prop_lut3_I2_O)        0.127     9.697 r  main_genericstandalone_pcs_transmitpath_code4b_unbalanced_i_1/O
                         net (fo=1, routed)           0.000     9.697    builder_sync_rhs_array_muxed2
    SLICE_X18Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_unbalanced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.657    11.021    eth_tx_clk
    SLICE_X18Y157        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code4b_unbalanced_reg/C
                         clock pessimism              0.354    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X18Y157        FDRE (Setup_fdre_C_D)        0.069    11.391    main_genericstandalone_pcs_transmitpath_code4b_unbalanced_reg
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.650ns (43.314%)  route 3.468ns (56.686%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 r  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 r  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 r  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 f  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 r  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.646     9.043    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X18Y158        LUT5 (Prop_lut5_I2_O)        0.105     9.148 r  g0_b2__0/O
                         net (fo=1, routed)           0.429     9.577    g0_b2__0_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_D)       -0.042    11.279    main_genericstandalone_pcs_transmitpath_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.650ns (44.295%)  route 3.333ns (55.705%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 r  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 r  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 r  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 f  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 r  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.653     9.051    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X18Y158        LUT5 (Prop_lut5_I2_O)        0.105     9.156 r  g0_b1__0/O
                         net (fo=1, routed)           0.286     9.441    g0_b1__0_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_D)       -0.059    11.262    main_genericstandalone_pcs_transmitpath_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.650ns (47.447%)  route 2.935ns (52.553%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 f  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 f  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 r  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 f  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.250     8.647    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X19Y158        LUT6 (Prop_lut6_I1_O)        0.105     8.752 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.291     9.044    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.650ns (47.447%)  route 2.935ns (52.553%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 f  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 f  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 r  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 f  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.250     8.647    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X19Y158        LUT6 (Prop_lut6_I1_O)        0.105     8.752 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.291     9.044    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.650ns (47.447%)  route 2.935ns (52.553%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 f  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 f  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 r  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 f  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.250     8.647    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X19Y158        LUT6 (Prop_lut6_I1_O)        0.105     8.752 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.291     9.044    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.650ns (47.447%)  route 2.935ns (52.553%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.741     3.459    eth_tx_clk
    RAMB36_X0Y30         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.125     5.584 f  storage_3_reg/DOADO[16]
                         net (fo=1, routed)           0.895     6.479    storage_3_reg_n_19
    SLICE_X8Y151         LUT6 (Prop_lut6_I0_O)        0.105     6.584 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=8, routed)           0.672     7.256    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I2_O)        0.105     7.361 f  g0_b0__1_i_23/O
                         net (fo=1, routed)           0.367     7.728    g0_b0__1_i_23_n_0
    SLICE_X14Y157        LUT6 (Prop_lut6_I5_O)        0.105     7.833 r  g0_b0__1_i_12/O
                         net (fo=1, routed)           0.460     8.293    g0_b0__1_i_12_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.105     8.398 f  g0_b0__1_i_3/O
                         net (fo=11, routed)          0.250     8.647    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X19Y158        LUT6 (Prop_lut6_I1_O)        0.105     8.752 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.291     9.044    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X19Y158        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X19Y158        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.076     1.297    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[5]
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.076     1.297    builder_xilinxmultiregimpl9_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X51Y158        FDRE                                         r  builder_xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y158        FDRE (Prop_fdre_C_Q)         0.141     1.350 r  builder_xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.405    builder_xilinxmultiregimpl1_regs0
    SLICE_X51Y158        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.498     1.777    eth_tx_clk
    SLICE_X51Y158        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.568     1.209    
    SLICE_X51Y158        FDRE (Hold_fdre_C_D)         0.075     1.284    builder_xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[0]
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.075     1.296    builder_xilinxmultiregimpl9_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[3]
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.075     1.296    builder_xilinxmultiregimpl9_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[1]
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X11Y150        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.071     1.292    builder_xilinxmultiregimpl9_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.284     1.221    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  builder_xilinxmultiregimpl9_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.417    builder_xilinxmultiregimpl9_regs0[4]
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.511     1.790    eth_tx_clk
    SLICE_X9Y152         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/C
                         clock pessimism             -0.569     1.221    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.071     1.292    builder_xilinxmultiregimpl9_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl2_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl2_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y159        FDRE (Prop_fdre_C_Q)         0.164     1.373 r  builder_xilinxmultiregimpl2_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.428    builder_xilinxmultiregimpl2_regs0
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.498     1.777    eth_tx_clk
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/C
                         clock pessimism             -0.568     1.209    
    SLICE_X50Y159        FDRE (Hold_fdre_C_D)         0.060     1.269    builder_xilinxmultiregimpl2_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.283     1.220    eth_tx_clk
    SLICE_X10Y154        FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164     1.384 r  builder_xilinxmultiregimpl9_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.439    builder_xilinxmultiregimpl9_regs0[6]
    SLICE_X10Y154        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.510     1.789    eth_tx_clk
    SLICE_X10Y154        FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
                         clock pessimism             -0.569     1.220    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.060     1.280    builder_xilinxmultiregimpl9_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl3_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl3_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y159        FDRE (Prop_fdre_C_Q)         0.164     1.373 r  builder_xilinxmultiregimpl3_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.428    builder_xilinxmultiregimpl3_regs0
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.498     1.777    eth_tx_clk
    SLICE_X50Y159        FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg/C
                         clock pessimism             -0.568     1.209    
    SLICE_X50Y159        FDRE (Hold_fdre_C_D)         0.053     1.262    builder_xilinxmultiregimpl3_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y30     storage_3_reg/CLKARDCLK
Min Period        n/a     BUFH/I              n/a            1.592         8.000       6.408      BUFHCE_X0Y37     BUFH_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X22Y159    FDPE_4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X22Y159    FDPE_5/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y158    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y158    FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y158    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y158    FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y158    builder_a7_1000basex_fsm_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y158    builder_xilinxmultiregimpl1_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y158    builder_xilinxmultiregimpl1_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl2_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl2_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl3_regs0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl3_regs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y156    main_genericstandalone_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y156    main_genericstandalone_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y156    main_genericstandalone_buf_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y156    main_genericstandalone_buf_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y158    builder_a7_1000basex_fsm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y158    builder_a7_1000basex_fsm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y154    builder_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y158    builder_xilinxmultiregimpl1_regs0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y158    builder_xilinxmultiregimpl1_regs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl2_regs0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl2_regs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl3_regs0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y159    builder_xilinxmultiregimpl3_regs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y152     builder_xilinxmultiregimpl9_regs0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_tx_mmcm_fb
  To Clock:  main_genericstandalone_tx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_tx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  si5324_clkout_fabric_p
  To Clock:  si5324_clkout_fabric_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5324_clkout_fabric_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { si5324_clkout_fabric_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN2  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Max Period        n/a     PLLE2_ADV/CLKIN2  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_fb_clk
  To Clock:  main_rtio_crg_fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_fb_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtio_clk
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x18_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.348ns (4.908%)  route 6.742ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.742    12.064    rio_phy_rst
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.319    12.765    rtio_clk
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_o_reg[1]/C
                         clock pessimism              0.185    12.950    
                         clock uncertainty           -0.058    12.892    
    SLICE_X7Y128         FDRE (Setup_fdre_C_R)       -0.489    12.403    main_output_8x18_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x18_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.348ns (4.908%)  route 6.742ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.742    12.064    rio_phy_rst
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.319    12.765    rtio_clk
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_o_reg[7]/C
                         clock pessimism              0.185    12.950    
                         clock uncertainty           -0.058    12.892    
    SLICE_X7Y128         FDRE (Setup_fdre_C_R)       -0.489    12.403    main_output_8x18_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x18_previous_data_reg/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 0.348ns (4.908%)  route 6.742ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 12.765 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.742    12.064    rio_phy_rst
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_previous_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.319    12.765    rtio_clk
    SLICE_X7Y128         FDRE                                         r  main_output_8x18_previous_data_reg/C
                         clock pessimism              0.185    12.950    
                         clock uncertainty           -0.058    12.892    
    SLICE_X7Y128         FDRE (Setup_fdre_C_R)       -0.489    12.403    main_output_8x18_previous_data_reg
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x18_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.348ns (4.958%)  route 6.670ns (95.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.670    11.992    rio_phy_rst
    SLICE_X9Y128         FDRE                                         r  main_output_8x18_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.252    12.698    rtio_clk
    SLICE_X9Y128         FDRE                                         r  main_output_8x18_o_reg[3]/C
                         clock pessimism              0.185    12.883    
                         clock uncertainty           -0.058    12.825    
    SLICE_X9Y128         FDRE (Setup_fdre_C_R)       -0.489    12.336    main_output_8x18_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x18_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.348ns (4.958%)  route 6.670ns (95.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.670    11.992    rio_phy_rst
    SLICE_X9Y128         FDRE                                         r  main_output_8x18_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.252    12.698    rtio_clk
    SLICE_X9Y128         FDRE                                         r  main_output_8x18_o_reg[5]/C
                         clock pessimism              0.185    12.883    
                         clock uncertainty           -0.058    12.825    
    SLICE_X9Y128         FDRE (Setup_fdre_C_R)       -0.489    12.336    main_output_8x18_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x19_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.348ns (4.959%)  route 6.669ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 12.771 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.669    11.991    rio_phy_rst
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.325    12.771    rtio_clk
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[4]/C
                         clock pessimism              0.185    12.956    
                         clock uncertainty           -0.058    12.898    
    SLICE_X6Y134         FDRE (Setup_fdre_C_R)       -0.560    12.338    main_output_8x19_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x19_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.348ns (4.959%)  route 6.669ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 12.771 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.669    11.991    rio_phy_rst
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.325    12.771    rtio_clk
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[5]/C
                         clock pessimism              0.185    12.956    
                         clock uncertainty           -0.058    12.898    
    SLICE_X6Y134         FDRE (Setup_fdre_C_R)       -0.560    12.338    main_output_8x19_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x19_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 0.348ns (4.959%)  route 6.669ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 12.771 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.669    11.991    rio_phy_rst
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.325    12.771    rtio_clk
    SLICE_X6Y134         FDRE                                         r  main_output_8x19_o_reg[7]/C
                         clock pessimism              0.185    12.956    
                         clock uncertainty           -0.058    12.898    
    SLICE_X6Y134         FDRE (Setup_fdre_C_R)       -0.560    12.338    main_output_8x19_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x14_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.348ns (4.981%)  route 6.639ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 12.700 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.639    11.961    rio_phy_rst
    SLICE_X9Y129         FDRE                                         r  main_output_8x14_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.254    12.700    rtio_clk
    SLICE_X9Y129         FDRE                                         r  main_output_8x14_o_reg[3]/C
                         clock pessimism              0.185    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X9Y129         FDRE (Setup_fdre_C_R)       -0.489    12.338    main_output_8x14_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_output_8x14_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 0.348ns (4.981%)  route 6.639ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 12.700 - 8.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=5439, routed)        1.350     4.974    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE (Prop_fdpe_C_Q)         0.348     5.322 r  FDPE_13/Q
                         net (fo=484, routed)         6.639    11.961    rio_phy_rst
    SLICE_X9Y129         FDRE                                         r  main_output_8x14_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=5439, routed)        1.254    12.700    rtio_clk
    SLICE_X9Y129         FDRE                                         r  main_output_8x14_o_reg[7]/C
                         clock pessimism              0.185    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X9Y129         FDRE (Setup_fdre_C_R)       -0.489    12.338    main_output_8x14_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record7_rec_payload_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.190ns (40.710%)  route 0.277ns (59.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.555     2.023    rtio_clk
    SLICE_X53Y68         FDRE                                         r  main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/Q
                         net (fo=2, routed)           0.277     2.441    main_rtio_core_outputs_gates_record6_payload_data1[5]
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.049     2.490 r  main_rtio_core_outputs_record7_rec_payload_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.490    main_rtio_core_outputs_record7_rec_payload_data[5]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  main_rtio_core_outputs_record7_rec_payload_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.825     2.421    rtio_clk
    SLICE_X46Y69         FDRE                                         r  main_rtio_core_outputs_record7_rec_payload_data_reg[5]/C
                         clock pessimism             -0.133     2.288    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.131     2.419    main_rtio_core_outputs_record7_rec_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record6_rec_payload_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.198%)  route 0.277ns (59.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.555     2.023    rtio_clk
    SLICE_X53Y68         FDRE                                         r  main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  main_rtio_core_outputs_gates_record6_payload_data1_reg[5]/Q
                         net (fo=2, routed)           0.277     2.441    main_rtio_core_outputs_gates_record6_payload_data1[5]
    SLICE_X46Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.486 r  main_rtio_core_outputs_record6_rec_payload_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.486    main_rtio_core_outputs_record6_rec_payload_data[5]_i_1_n_0
    SLICE_X46Y69         FDRE                                         r  main_rtio_core_outputs_record6_rec_payload_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.825     2.421    rtio_clk
    SLICE_X46Y69         FDRE                                         r  main_rtio_core_outputs_record6_rec_payload_data_reg[5]/C
                         clock pessimism             -0.133     2.288    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.121     2.409    main_rtio_core_outputs_record6_rec_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMB/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMC/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMD32                                       r  storage_24_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMS32                                       r  storage_24_reg_0_3_30_31/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMS32                                       r  storage_24_reg_0_3_30_31/RAMD/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_24_reg_0_3_30_31/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.771%)  route 0.265ns (65.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.561     2.029    rtio_clk
    SLICE_X51Y88         FDRE                                         r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  main_rtio_core_inputs_asyncfifo9_graycounter18_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.265     2.434    storage_24_reg_0_3_30_31/ADDRD1
    SLICE_X50Y87         RAMS32                                       r  storage_24_reg_0_3_30_31/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=5439, routed)        0.829     2.425    storage_24_reg_0_3_30_31/WCLK
    SLICE_X50Y87         RAMS32                                       r  storage_24_reg_0_3_30_31/RAMD_D1/CLK
                         clock pessimism             -0.382     2.043    
    SLICE_X50Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.352    storage_24_reg_0_3_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtio_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y8     storage_14_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y14    storage_15_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y15    storage_16_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y15    storage_17_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y13    storage_18_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y13    storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y13    storage_20_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12    storage_21_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y14    storage_22_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y7     storage_7_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y85    storage_24_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y86    storage_24_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y86    storage_24_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y87    storage_24_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y86    storage_24_reg_0_3_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtiox4_clk
  To Clock:  main_rtio_crg_rtiox4_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtiox4_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.000       0.408      BUFGCTRL_X0Y4   BUFG_9/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y74    ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y74    ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y94    ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y94    ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y98    ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y98    ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y96    ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y96    ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y90    ISERDESE2_20/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 3.598ns (43.952%)  route 4.588ns (56.048%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 10.064 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.384     9.602    builder_minicon_next_state
    SLICE_X67Y123        FDRE                                         r  builder_minicon_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.236    10.064    sys_clk
    SLICE_X67Y123        FDRE                                         r  builder_minicon_state_reg[2]/C
                         clock pessimism              0.000    10.064    
                         clock uncertainty           -0.056    10.008    
    SLICE_X67Y123        FDRE (Setup_fdre_C_CE)      -0.168     9.840    builder_minicon_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.516ns (29.653%)  route 5.969ns (70.347%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=5 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 10.092 - 8.828 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.380     1.380    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/sys_clk
    SLICE_X38Y95         FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.433     1.813 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=94, routed)          0.756     2.569    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/bypass_gen.din_r_reg[100]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.126     2.695 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_7__0/O
                         net (fo=6, routed)           0.679     3.374    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/din[47]
    SLICE_X39Y94         LUT6 (Prop_lut6_I3_O)        0.267     3.641 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.641    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_0[2]
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.973 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.071 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.071    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.287 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.248     4.534    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.309     4.843 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/execute_opc_alu_o[3]_i_12__0/O
                         net (fo=1, routed)           0.223     5.067    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_2__0_1
    SLICE_X37Y96         LUT5 (Prop_lut5_I3_O)        0.105     5.172 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_9__0/O
                         net (fo=4, routed)           0.264     5.436    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_ack_reg
    SLICE_X35Y95         LUT6 (Prop_lut6_I1_O)        0.105     5.541 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4__0/O
                         net (fo=5, routed)           0.472     6.013    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.118 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_4__0/O
                         net (fo=6, routed)           0.471     6.589    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_valid_o
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.105     6.694 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1__0/O
                         net (fo=109, routed)         0.789     7.483    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X43Y89         LUT5 (Prop_lut5_I1_O)        0.105     7.588 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_6__0/O
                         net (fo=82, routed)          1.113     8.701    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/ADDRC4
    SLICE_X46Y98         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.105     8.806 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC/O
                         net (fo=1, routed)           0.953     9.760    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17_n_2
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.865 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.865    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[17]
    SLICE_X47Y95         FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.264    10.092    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/sys_clk
    SLICE_X47Y95         FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]/C
                         clock pessimism              0.066    10.158    
                         clock uncertainty           -0.056    10.102    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)        0.033    10.135    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 tag_mem_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 3.663ns (46.230%)  route 4.260ns (53.770%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 10.070 - 8.828 ) 
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.414     1.414    sys_clk
    RAMB36_X1Y18         RAMB36E1                                     r  tag_mem_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     3.539 r  tag_mem_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     4.771    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_tag_do_tag[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.105     4.876 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_42/O
                         net (fo=1, routed)           0.000     4.876    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_42_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.333 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_38/CO[3]
                         net (fo=1, routed)           0.001     5.334    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_38_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.524 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_0_i_36/CO[2]
                         net (fo=6, routed)           0.529     6.053    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_err_i_2_0[0]
    SLICE_X55Y104        LUT5 (Prop_lut5_I2_O)        0.261     6.314 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_err_i_3/O
                         net (fo=1, routed)           0.231     6.545    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_err_i_3_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I0_O)        0.105     6.650 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_err_i_2/O
                         net (fo=4, routed)           0.362     7.012    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_ack_reg
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.105     7.117 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_ack_i_2/O
                         net (fo=19, routed)          0.313     7.431    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/builder_genericstandalone_grant_reg
    SLICE_X53Y107        LUT2 (Prop_lut2_I0_O)        0.105     7.536 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_23/O
                         net (fo=2, routed)           0.368     7.903    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/builder_genericstandalone_grant_reg_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.105     8.008 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17/O
                         net (fo=20, routed)          0.589     8.597    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_17_n_0
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.105     8.702 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_18_18_i_1/O
                         net (fo=8, routed)           0.635     9.338    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/D
    SLICE_X50Y115        RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.242    10.070    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/WCLK
    SLICE_X50Y115        RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/DP/CLK
                         clock pessimism              0.000    10.070    
                         clock uncertainty           -0.056    10.014    
    SLICE_X50Y115        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365     9.649    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_18_18/DP
  -------------------------------------------------------------------
                         required time                          9.649    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 3.598ns (44.375%)  route 4.510ns (55.625%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.306     9.524    builder_minicon_next_state
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[1]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X65Y122        FDRE (Setup_fdre_C_CE)      -0.168     9.842    builder_minicon_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 3.598ns (44.375%)  route 4.510ns (55.625%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.306     9.524    builder_minicon_next_state
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[3]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X65Y122        FDRE (Setup_fdre_C_CE)      -0.168     9.842    builder_minicon_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.703ns (44.619%)  route 4.596ns (55.381%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.419     8.497    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X58Y120        LUT6 (Prop_lut6_I4_O)        0.105     8.602 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[1]_i_4/O
                         net (fo=2, routed)           0.538     9.140    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[1]_i_4_n_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I0_O)        0.105     9.245 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[1]_i_3/O
                         net (fo=1, routed)           0.365     9.610    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[1]_i_3_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I5_O)        0.105     9.715 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.715    mor1kx_n_108
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X65Y122        FDRE                                         r  builder_minicon_state_reg[1]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)        0.032    10.042    builder_minicon_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 3.703ns (44.402%)  route 4.637ns (55.598%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.344     9.218    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I0_O)        0.105     9.323 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[0]_i_2/O
                         net (fo=1, routed)           0.328     9.650    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[0]_i_2_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I1_O)        0.105     9.755 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.755    mor1kx_n_109
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[0]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X66Y122        FDRE (Setup_fdre_C_D)        0.074    10.084    builder_minicon_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.598ns (44.556%)  route 4.477ns (55.444%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.273     9.491    builder_minicon_next_state
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[0]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X66Y122        FDRE (Setup_fdre_C_CE)      -0.136     9.874    builder_minicon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.598ns (44.556%)  route 4.477ns (55.444%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.273     9.491    builder_minicon_next_state
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[4]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X66Y122        FDRE (Setup_fdre_C_CE)      -0.136     9.874    builder_minicon_state_reg[4]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 tag_mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            builder_minicon_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.598ns (44.556%)  route 4.477ns (55.444%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 10.066 - 8.828 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        1.415     1.415    sys_clk
    RAMB36_X1Y19         RAMB36E1                                     r  tag_mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     3.540 r  tag_mem_reg_0/DOADO[2]
                         net (fo=2, routed)           1.145     4.685    tag_mem_reg_0_n_33
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.105     4.790 r  main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank1_row1[5]_i_1/O
                         net (fo=20, routed)          0.904     5.694    main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank0_row0[5]
    SLICE_X54Y118        LUT6 (Prop_lut6_I1_O)        0.105     5.799 r  builder_minicon_state[5]_i_59/O
                         net (fo=1, routed)           0.000     5.799    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21_0[0]
    SLICE_X54Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.243 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.243    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_37_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.450 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state_reg[5]_i_21/CO[0]
                         net (fo=1, routed)           0.442     6.892    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/main_genericstandalone_genericstandalone_genericstandalone_sdram_controller_bank7_hit0
    SLICE_X54Y120        LUT6 (Prop_lut6_I1_O)        0.297     7.189 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14/O
                         net (fo=1, routed)           0.783     7.972    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_14_n_0
    SLICE_X56Y120        LUT4 (Prop_lut4_I1_O)        0.105     8.077 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10/O
                         net (fo=3, routed)           0.691     8.769    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_10_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I2_O)        0.105     8.874 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4/O
                         net (fo=3, routed)           0.238     9.112    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_4_n_0
    SLICE_X65Y122        LUT5 (Prop_lut5_I1_O)        0.105     9.217 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/builder_minicon_state[5]_i_1/O
                         net (fo=6, routed)           0.273     9.491    builder_minicon_next_state
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=9722, routed)        1.238    10.066    sys_clk
    SLICE_X66Y122        FDRE                                         r  builder_minicon_state_reg[5]/C
                         clock pessimism              0.000    10.066    
                         clock uncertainty           -0.056    10.010    
    SLICE_X66Y122        FDRE (Setup_fdre_C_CE)      -0.136     9.874    builder_minicon_state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.308ns (70.465%)  route 0.129ns (29.535%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.567     0.567    sys_clk
    SLICE_X64Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/Q
                         net (fo=2, routed)           0.128     0.836    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[39]
    SLICE_X65Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.949 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.004 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.004    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[40]
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.837     0.837    sys_clk
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]/C
                         clock pessimism              0.000     0.837    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     0.942    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_26_reg_2/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.343%)  route 0.163ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.589     0.589    sys_clk
    SLICE_X79Y131        FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[163]/Q
                         net (fo=1, routed)           0.163     0.893    main_rtio_analyzer_fifo_wrport_dat_w__0[163]
    RAMB36_X3Y26         RAMB36E1                                     r  storage_26_reg_2/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.899     0.899    sys_clk
    RAMB36_X3Y26         RAMB36E1                                     r  storage_26_reg_2/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     0.820    storage_26_reg_2
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.319ns (71.190%)  route 0.129ns (28.810%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.567     0.567    sys_clk
    SLICE_X64Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[39]/Q
                         net (fo=2, routed)           0.128     0.836    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[39]
    SLICE_X65Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.949 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[39]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.015 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.015    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[42]
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.837     0.837    sys_clk
    SLICE_X65Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]/C
                         clock pessimism              0.000     0.837    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     0.942    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_rtio_analyzer_message_encoder_source_payload_data_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_26_reg_2/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.087%)  route 0.165ns (53.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.589     0.589    sys_clk
    SLICE_X79Y131        FDRE                                         r  main_rtio_analyzer_message_encoder_source_payload_data_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  main_rtio_analyzer_message_encoder_source_payload_data_reg[166]/Q
                         net (fo=1, routed)           0.165     0.895    main_rtio_analyzer_fifo_wrport_dat_w__0[166]
    RAMB36_X3Y26         RAMB36E1                                     r  storage_26_reg_2/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.899     0.899    sys_clk
    RAMB36_X3Y26         RAMB36E1                                     r  storage_26_reg_2/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.155     0.820    storage_26_reg_2
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl0_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_genericstandalone_genericstandalone_genericstandalone_uart_phy_rx_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.247%)  route 0.235ns (64.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.552     0.552    sys_clk
    SLICE_X49Y127        FDRE                                         r  builder_xilinxmultiregimpl0_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.128     0.680 r  builder_xilinxmultiregimpl0_regs1_reg/Q
                         net (fo=6, routed)           0.235     0.915    builder_xilinxmultiregimpl0_regs1
    SLICE_X52Y131        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_phy_rx_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.820     0.820    sys_clk
    SLICE_X52Y131        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_phy_rx_r_reg/C
                         clock pessimism             -0.005     0.815    
    SLICE_X52Y131        FDRE (Hold_fdre_C_D)         0.021     0.836    main_genericstandalone_genericstandalone_genericstandalone_uart_phy_rx_r_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.555     0.555    sys_clk
    SLICE_X53Y133        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.285     0.981    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.824     0.824    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X56Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.555     0.555    sys_clk
    SLICE_X53Y133        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.285     0.981    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.824     0.824    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X56Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.555     0.555    sys_clk
    SLICE_X53Y133        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.285     0.981    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.824     0.824    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X56Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.555     0.555    sys_clk
    SLICE_X53Y133        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.285     0.981    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.824     0.824    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X56Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.555     0.555    sys_clk
    SLICE_X53Y133        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  main_genericstandalone_genericstandalone_genericstandalone_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.285     0.981    storage_reg_0_15_6_7/ADDRD0
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=9722, routed)        0.824     0.824    storage_reg_0_15_6_7/WCLK
    SLICE_X56Y133        RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X56Y133        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.900    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.828       3.114      GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y42         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y32         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y30         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y43         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_26_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_26_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y27        storage_26_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y27        storage_26_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y26        storage_26_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            1.130         4.414       3.284      SLICE_X56Y133       storage_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X54Y127       storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X54Y127       storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y91        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_18_18/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_18_18/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_19_19/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y93        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X50Y93        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_128_191_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        4.575ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X84Y123        FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F10                                               0.000     2.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     2.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     2.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     2.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     3.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     4.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     4.798    clk200_clk
    SLICE_X84Y123        FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     4.798    
                         clock uncertainty           -0.122     4.676    
    SLICE_X84Y123        FDPE (Setup_fdpe_C_D)       -0.035     4.641    FDPE_3
  -------------------------------------------------------------------
                         required time                          4.641    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.575    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@16.000ns - main_genericstandalone_clk_rx_unbuf rise@8.000ns)
  Data Path Delay:        1.631ns  (logic 0.379ns (23.242%)  route 1.252ns (76.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 21.950 - 16.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 14.328 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     9.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     9.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552    10.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714    12.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    12.761 r  BUFG_7/O
                         net (fo=218, routed)         1.567    14.328    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.379    14.707 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          1.252    15.959    main_genericstandalone_phase_half
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199    17.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    18.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.790 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.633    20.423    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    20.500 r  BUFG_6/O
                         net (fo=3, routed)           1.450    21.950    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism              0.177    22.127    
                         clock uncertainty           -0.177    21.950    
    SLICE_X80Y158        FDRE (Setup_fdre_C_D)       -0.015    21.935    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.959    
  -------------------------------------------------------------------
                         slack                                  5.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.734%)  route 0.612ns (81.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.665     2.533    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDRE (Prop_fdre_C_Q)         0.141     2.674 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          0.612     3.285    main_genericstandalone_phase_half
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_6/O
                         net (fo=3, routed)           0.942     3.181    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.059     3.101    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        4.207ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y148        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X70Y148        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     2.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.520 r  BUFG_5/O
                         net (fo=1, routed)           0.624     3.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     3.842    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     3.868 r  BUFG_7/O
                         net (fo=218, routed)         0.565     4.432    eth_rx_clk
    SLICE_X70Y148        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     4.432    
                         clock uncertainty           -0.125     4.307    
    SLICE_X70Y148        FDPE (Setup_fdpe_C_D)       -0.035     4.272    FDPE_7
  -------------------------------------------------------------------
                         required time                          4.272    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.207    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 1.060ns (53.557%)  route 0.919ns (46.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[13]
                         net (fo=1, routed)           0.919     8.426    GTPE2_CHANNEL_n_130
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.531 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.531    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.060ns (53.611%)  route 0.917ns (46.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[12]
                         net (fo=1, routed)           0.917     8.424    GTPE2_CHANNEL_n_131
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.529 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.529    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.097ns (56.897%)  route 0.831ns (43.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDISPERR[1])
                                                      0.992     7.543 r  GTPE2_CHANNEL/RXDISPERR[1]
                         net (fo=1, routed)           0.831     8.374    GTPE2_CHANNEL_n_158
    SLICE_X81Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.479 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.479    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.033    13.982    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.060ns (57.018%)  route 0.799ns (42.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[6])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[6]
                         net (fo=1, routed)           0.799     8.305    GTPE2_CHANNEL_n_137
    SLICE_X81Y159        LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.410    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.033    13.983    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.060ns (57.172%)  route 0.794ns (42.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[1])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[1]
                         net (fo=1, routed)           0.794     8.300    GTPE2_CHANNEL_n_142
    SLICE_X81Y160        LUT4 (Prop_lut4_I3_O)        0.105     8.405 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.405    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.032    13.981    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.552ns (26.492%)  route 1.532ns (73.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.568     6.329    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          1.532     8.294    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.119     8.413 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.413    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.069    14.018    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.018    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.538ns (25.832%)  route 1.545ns (74.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.568     6.329    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.433     6.762 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          1.545     8.307    main_genericstandalone_phase_half_rereg
    SLICE_X80Y160        LUT4 (Prop_lut4_I1_O)        0.105     8.412 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.412    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X80Y160        FDRE (Setup_fdre_C_D)        0.072    14.021    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 1.060ns (56.987%)  route 0.800ns (43.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[7]
                         net (fo=1, routed)           0.800     8.306    GTPE2_CHANNEL_n_136
    SLICE_X80Y159        LUT4 (Prop_lut4_I3_O)        0.105     8.411 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.411    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)        0.072    14.022    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 1.060ns (59.751%)  route 0.714ns (40.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[3]
                         net (fo=1, routed)           0.714     8.220    GTPE2_CHANNEL_n_140
    SLICE_X81Y160        LUT4 (Prop_lut4_I3_O)        0.105     8.325 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.325    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.032    13.981    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.060ns (60.060%)  route 0.705ns (39.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[8])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[8]
                         net (fo=1, routed)           0.705     8.211    GTPE2_CHANNEL_n_135
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.316 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.316    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.030    13.980    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.199%)  route 0.589ns (73.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.589     3.286    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.331 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.331    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.496%)  route 0.611ns (74.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.611     3.308    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.353 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.353    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.490%)  route 0.681ns (76.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.681     3.378    main_genericstandalone_phase_half_rereg
    SLICE_X80Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.423 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.423    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.120     3.162    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.730%)  route 0.672ns (76.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.672     3.369    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.414 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.414    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.209ns (23.703%)  route 0.673ns (76.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.673     3.370    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.415 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.415    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.091     3.133    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.102%)  route 0.696ns (76.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.696     3.393    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.438 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.438    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.077%)  route 0.697ns (76.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.697     3.394    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.439 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.439    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.421%)  route 0.767ns (78.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.767     3.464    main_genericstandalone_phase_half_rereg
    SLICE_X80Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.509 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.509    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.120     3.161    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.208ns (21.517%)  route 0.759ns (78.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.759     3.456    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.044     3.500 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.500    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.107     3.148    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y158        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y158        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.758     3.455    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.500 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.500    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.889ns  (logic 0.379ns (20.067%)  route 1.510ns (79.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 11.415 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.697    11.415    eth_tx_clk
    SLICE_X32Y156        FDRE                                         r  main_genericstandalone_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.379    11.794 r  main_genericstandalone_buf_reg[11]/Q
                         net (fo=2, routed)           1.510    13.304    main_genericstandalone_buf[11]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[11]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.807ns  (logic 0.379ns (20.975%)  route 1.428ns (79.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 11.415 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.697    11.415    eth_tx_clk
    SLICE_X33Y156        FDRE                                         r  main_genericstandalone_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_fdre_C_Q)         0.379    11.794 r  main_genericstandalone_buf_reg[15]/Q
                         net (fo=2, routed)           1.428    13.222    main_genericstandalone_buf[15]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[15]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.788ns  (logic 0.379ns (21.194%)  route 1.409ns (78.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 11.415 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.697    11.415    eth_tx_clk
    SLICE_X33Y156        FDRE                                         r  main_genericstandalone_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_fdre_C_Q)         0.379    11.794 r  main_genericstandalone_buf_reg[14]/Q
                         net (fo=2, routed)           1.409    13.203    main_genericstandalone_buf[14]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.042    18.974    main_genericstandalone_tx_data_half_reg[14]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.689ns  (logic 0.379ns (22.433%)  route 1.310ns (77.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 11.415 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.697    11.415    eth_tx_clk
    SLICE_X33Y156        FDRE                                         r  main_genericstandalone_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_fdre_C_Q)         0.379    11.794 r  main_genericstandalone_buf_reg[18]/Q
                         net (fo=2, routed)           1.310    13.104    main_genericstandalone_buf[18]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.042    18.974    main_genericstandalone_tx_data_half_reg[18]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.671ns  (logic 0.433ns (25.907%)  route 1.238ns (74.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X42Y156        FDRE                                         r  main_genericstandalone_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDRE (Prop_fdre_C_Q)         0.433    11.842 r  main_genericstandalone_buf_reg[16]/Q
                         net (fo=2, routed)           1.238    13.080    main_genericstandalone_buf[16]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[16]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.647ns  (logic 0.433ns (26.283%)  route 1.214ns (73.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  main_genericstandalone_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.433    11.839 r  main_genericstandalone_buf_reg[6]/Q
                         net (fo=1, routed)           1.214    13.053    main_genericstandalone_buf[6]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[6]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.630ns  (logic 0.379ns (23.247%)  route 1.251ns (76.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[3]/Q
                         net (fo=1, routed)           1.251    13.036    main_genericstandalone_buf[3]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y157        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[3]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.614ns  (logic 0.433ns (26.829%)  route 1.181ns (73.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  main_genericstandalone_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.433    11.839 r  main_genericstandalone_buf_reg[8]/Q
                         net (fo=1, routed)           1.181    13.020    main_genericstandalone_buf[8]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.042    18.974    main_genericstandalone_tx_data_half_reg[8]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.475ns  (logic 0.348ns (23.591%)  route 1.127ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.348    11.754 r  main_genericstandalone_buf_reg[5]/Q
                         net (fo=1, routed)           1.127    12.881    main_genericstandalone_buf[5]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.176    18.840    main_genericstandalone_tx_data_half_reg[5]
  -------------------------------------------------------------------
                         required time                         18.840    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.461ns  (logic 0.348ns (23.827%)  route 1.113ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.348    11.754 r  main_genericstandalone_buf_reg[9]/Q
                         net (fo=1, routed)           1.113    12.867    main_genericstandalone_buf[9]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.174    18.842    main_genericstandalone_tx_data_half_reg[9]
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  5.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.220%)  route 0.556ns (79.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.280     1.217    eth_tx_clk
    SLICE_X31Y156        FDRE                                         r  main_genericstandalone_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDRE (Prop_fdre_C_Q)         0.141     1.358 r  main_genericstandalone_buf_reg[10]/Q
                         net (fo=2, routed)           0.556     1.914    main_genericstandalone_buf[10]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y156        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.934%)  route 0.551ns (77.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           0.551     1.925    main_genericstandalone_buf[19]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.072     1.755    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.795%)  route 0.571ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[1]/Q
                         net (fo=1, routed)           0.571     1.922    main_genericstandalone_buf[1]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X64Y157        FDRE (Hold_fdre_C_D)         0.066     1.748    main_genericstandalone_tx_data_half_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.632%)  route 0.577ns (80.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[2]/Q
                         net (fo=1, routed)           0.577     1.928    main_genericstandalone_buf[2]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X64Y157        FDRE (Hold_fdre_C_D)         0.070     1.752    main_genericstandalone_tx_data_half_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.164ns (22.495%)  route 0.565ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  main_genericstandalone_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[0]/Q
                         net (fo=1, routed)           0.565     1.939    main_genericstandalone_buf[0]
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.503     1.782    eth_tx_half_clk
    SLICE_X64Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
                         clock pessimism             -0.277     1.505    
                         clock uncertainty            0.177     1.682    
    SLICE_X64Y157        FDRE (Hold_fdre_C_D)         0.070     1.752    main_genericstandalone_tx_data_half_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.754%)  route 0.555ns (81.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.128     1.338 r  main_genericstandalone_buf_reg[9]/Q
                         net (fo=1, routed)           0.555     1.893    main_genericstandalone_buf[9]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.019     1.702    main_genericstandalone_tx_data_half_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.385%)  route 0.569ns (77.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.276     1.213    eth_tx_clk
    SLICE_X42Y156        FDRE                                         r  main_genericstandalone_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDRE (Prop_fdre_C_Q)         0.164     1.377 r  main_genericstandalone_buf_reg[17]/Q
                         net (fo=2, routed)           0.569     1.946    main_genericstandalone_buf[17]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.128ns (18.532%)  route 0.563ns (81.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.128     1.338 r  main_genericstandalone_buf_reg[7]/Q
                         net (fo=1, routed)           0.563     1.901    main_genericstandalone_buf[7]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.013     1.696    main_genericstandalone_tx_data_half_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.869%)  route 0.586ns (78.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X50Y156        FDRE                                         r  main_genericstandalone_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_fdre_C_Q)         0.164     1.374 r  main_genericstandalone_buf_reg[8]/Q
                         net (fo=1, routed)           0.586     1.960    main_genericstandalone_buf[8]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.936%)  route 0.604ns (81.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.280     1.217    eth_tx_clk
    SLICE_X32Y156        FDRE                                         r  main_genericstandalone_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDRE (Prop_fdre_C_Q)         0.141     1.358 r  main_genericstandalone_buf_reg[12]/Q
                         net (fo=2, routed)           0.604     1.962    main_genericstandalone_buf[12]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y155        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        3.014ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 FDPE_4/Q
                            (internal pin)
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159        FDPE                         0.000     0.000 r  FDPE_4/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X22Y159        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     2.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     2.226 r  BUFH/O
                         net (fo=1, routed)           0.266     2.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     2.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     2.937 r  BUFH_2/O
                         net (fo=206, routed)         0.281     3.218    eth_tx_clk
    SLICE_X22Y159        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.000     3.218    
                         clock uncertainty           -0.125     3.093    
    SLICE_X22Y159        FDPE (Setup_fdpe_C_D)       -0.005     3.088    FDPE_5
  -------------------------------------------------------------------
                         required time                          3.088    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.014    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.792ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X50Y74         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.550     4.018    rtio_clk
    SLICE_X50Y74         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     4.018    
                         clock uncertainty           -0.126     3.892    
    SLICE_X50Y74         FDPE (Setup_fdpe_C_D)       -0.035     3.857    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.857    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X64Y120        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.555     4.023    rtio_clk
    SLICE_X64Y120        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     4.023    
                         clock uncertainty           -0.126     3.897    
    SLICE_X64Y120        FDPE (Setup_fdpe_C_D)       -0.005     3.892    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y100        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=5439, routed)        0.603     4.071    rtio_clk
    SLICE_X84Y100        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     4.071    
                         clock uncertainty           -0.126     3.945    
    SLICE_X84Y100        FDPE (Setup_fdpe_C_D)       -0.035     3.910    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.845    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.074     0.074    main_genericstandalone_genericstandalone_asyncresetsynchronizerbufg_rst_meta
    SLICE_X4Y97          FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=9722, routed)        0.602     2.602    sys_clk
    SLICE_X4Y97          FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty           -0.128     2.474    
    SLICE_X4Y97          FDPE (Setup_fdpe_C_D)       -0.005     2.469    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.469    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  2.395    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
Reference              | Input              | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                            |
Clock                  | Port               | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                               |
-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
clk125_gtp_p           | ddram_dq[0]        | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.823 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[0]        | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.823 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]        | ISERDESE2 (IO) | VARIABLE |    -1.839 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]        | ISERDESE2 (IO) | VARIABLE |    -1.767 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]        | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]        | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]        | ISERDESE2 (IO) | VARIABLE |    -1.860 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]        | ISERDESE2 (IO) | VARIABLE |    -1.788 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]        | ISERDESE2 (IO) | VARIABLE |    -1.859 (r) | FAST    |     6.834 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]        | ISERDESE2 (IO) | VARIABLE |    -1.787 (f) | FAST    |     6.834 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]        | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]        | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]        | ISERDESE2 (IO) | VARIABLE |    -1.854 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]        | ISERDESE2 (IO) | VARIABLE |    -1.782 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]        | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.833 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]        | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.833 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]        | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.829 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]        | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.829 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]        | ISERDESE2 (IO) | VARIABLE |    -1.831 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]        | ISERDESE2 (IO) | VARIABLE |    -1.759 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]       | ISERDESE2 (IO) | VARIABLE |    -1.848 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]       | ISERDESE2 (IO) | VARIABLE |    -1.776 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]       | ISERDESE2 (IO) | VARIABLE |    -1.846 (r) | FAST    |     6.822 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]       | ISERDESE2 (IO) | VARIABLE |    -1.774 (f) | FAST    |     6.822 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]       | ISERDESE2 (IO) | VARIABLE |    -1.837 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]       | ISERDESE2 (IO) | VARIABLE |    -1.765 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]       | ISERDESE2 (IO) | VARIABLE |    -1.830 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]       | ISERDESE2 (IO) | VARIABLE |    -1.758 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]       | ISERDESE2 (IO) | VARIABLE |    -1.835 (r) | FAST    |     6.813 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]       | ISERDESE2 (IO) | VARIABLE |    -1.763 (f) | FAST    |     6.813 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]       | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]       | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
si5324_clkout_fabric_p | urukul2_spi_n_miso | FDRE           | -        |    -0.134 (r) | FAST    |     2.326 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_n_mosi | FDRE           | -        |    -0.648 (r) | FAST    |     3.014 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_miso | FDRE           | -        |    -0.134 (r) | FAST    |     2.326 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul2_spi_p_mosi | FDRE           | -        |    -0.648 (r) | FAST    |     3.014 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_miso | FDRE           | -        |    -0.426 (r) | FAST    |     2.647 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_n_mosi | FDRE           | -        |    -0.989 (r) | FAST    |     3.461 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_miso | FDRE           | -        |    -0.426 (r) | FAST    |     2.647 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul4_spi_p_mosi | FDRE           | -        |    -0.989 (r) | FAST    |     3.461 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_miso | FDRE           | -        |    -0.707 (r) | FAST    |     3.074 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_n_mosi | FDRE           | -        |    -1.171 (r) | FAST    |     3.712 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_miso | FDRE           | -        |    -0.707 (r) | FAST    |     3.074 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul6_spi_p_mosi | FDRE           | -        |    -1.171 (r) | FAST    |     3.712 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | dio0_n             | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n             | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_1           | ISERDESE2 (IO) | -        |    -1.618 (r) | FAST    |     4.349 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_1           | ISERDESE2 (IO) | -        |    -1.618 (f) | FAST    |     4.349 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_2           | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.350 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_2           | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.350 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_3           | ISERDESE2 (IO) | -        |    -1.606 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_3           | ISERDESE2 (IO) | -        |    -1.606 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_4           | ISERDESE2 (IO) | -        |    -1.607 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_4           | ISERDESE2 (IO) | -        |    -1.607 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_5           | ISERDESE2 (IO) | -        |    -1.602 (r) | FAST    |     4.333 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_5           | ISERDESE2 (IO) | -        |    -1.602 (f) | FAST    |     4.333 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_6           | ISERDESE2 (IO) | -        |    -1.572 (r) | FAST    |     4.300 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_6           | ISERDESE2 (IO) | -        |    -1.572 (f) | FAST    |     4.300 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_7           | ISERDESE2 (IO) | -        |    -1.596 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_n_7           | ISERDESE2 (IO) | -        |    -1.596 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p             | ISERDESE2 (IO) | -        |    -1.641 (r) | FAST    |     4.365 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p             | ISERDESE2 (IO) | -        |    -1.641 (f) | FAST    |     4.365 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_1           | ISERDESE2 (IO) | -        |    -1.618 (r) | FAST    |     4.349 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_1           | ISERDESE2 (IO) | -        |    -1.618 (f) | FAST    |     4.349 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_2           | ISERDESE2 (IO) | -        |    -1.619 (r) | FAST    |     4.350 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_2           | ISERDESE2 (IO) | -        |    -1.619 (f) | FAST    |     4.350 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_3           | ISERDESE2 (IO) | -        |    -1.606 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_3           | ISERDESE2 (IO) | -        |    -1.606 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_4           | ISERDESE2 (IO) | -        |    -1.607 (r) | FAST    |     4.338 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_4           | ISERDESE2 (IO) | -        |    -1.607 (f) | FAST    |     4.338 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_5           | ISERDESE2 (IO) | -        |    -1.602 (r) | FAST    |     4.333 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_5           | ISERDESE2 (IO) | -        |    -1.602 (f) | FAST    |     4.333 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_6           | ISERDESE2 (IO) | -        |    -1.572 (r) | FAST    |     4.300 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_6           | ISERDESE2 (IO) | -        |    -1.572 (f) | FAST    |     4.300 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_7           | ISERDESE2 (IO) | -        |    -1.596 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio0_p_7           | ISERDESE2 (IO) | -        |    -1.596 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
sys_clk                | i2c_scl            | FDRE           | -        |     2.031 (r) | SLOW    |    -0.476 (r) | FAST    |                                                     |
sys_clk                | i2c_sda            | FDRE           | -        |     3.490 (r) | SLOW    |    -1.223 (r) | FAST    |                                                     |
sys_clk                | serial_rx          | FDRE           | -        |     1.131 (r) | SLOW    |    -0.306 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[0]   | FDRE           | -        |     2.202 (r) | SLOW    |    -0.670 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[1]   | FDRE           | -        |     3.542 (r) | SLOW    |    -1.053 (r) | FAST    |                                                     |
-----------------------+--------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+


Output Ports Clock-to-out

--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
Reference                       | Output                | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                                |
Clock                           | Port                  | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                                   |
--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
clk125_gtp_p                    | ddram_a[0]            | OSERDESE2 (IO) | -     |      9.865 (r) | SLOW    |      3.155 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[1]            | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[2]            | OSERDESE2 (IO) | -     |      9.914 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[3]            | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.194 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[4]            | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.211 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[5]            | OSERDESE2 (IO) | -     |      9.911 (r) | SLOW    |      3.206 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[6]            | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.216 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[7]            | OSERDESE2 (IO) | -     |      9.915 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[8]            | OSERDESE2 (IO) | -     |      9.931 (r) | SLOW    |      3.221 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[9]            | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      3.218 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[10]           | OSERDESE2 (IO) | -     |      9.899 (r) | SLOW    |      3.191 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[11]           | OSERDESE2 (IO) | -     |      9.918 (r) | SLOW    |      3.207 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[12]           | OSERDESE2 (IO) | -     |      9.905 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[13]           | OSERDESE2 (IO) | -     |      9.941 (r) | SLOW    |      3.231 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[14]           | OSERDESE2 (IO) | -     |      9.928 (r) | SLOW    |      3.220 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[0]           | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.195 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[1]           | OSERDESE2 (IO) | -     |      9.910 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[2]           | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.217 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cas_n           | OSERDESE2 (IO) | -     |      9.900 (r) | SLOW    |      3.193 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cke             | OSERDESE2 (IO) | -     |      9.913 (r) | SLOW    |      3.209 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_n           | OSERDESE2 (IO) | -     |     10.042 (r) | SLOW    |      3.177 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_p           | OSERDESE2 (IO) | -     |     10.046 (r) | SLOW    |      3.180 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[0]           | OSERDESE2 (IO) | -     |      9.908 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[1]           | OSERDESE2 (IO) | -     |      9.937 (r) | SLOW    |      3.226 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[0]           | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[1]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.905 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[2]           | OSERDESE2 (IO) | -     |     10.869 (r) | SLOW    |      2.873 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[3]           | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.879 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[4]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[5]           | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.906 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[6]           | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.882 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[7]           | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.877 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[8]           | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.898 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[9]           | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.921 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[10]          | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.900 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[11]          | OSERDESE2 (IO) | -     |     10.881 (r) | SLOW    |      2.903 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[12]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[13]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.922 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[14]          | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[15]          | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.912 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_odt             | OSERDESE2 (IO) | -     |      9.889 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ras_n           | OSERDESE2 (IO) | -     |      9.888 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_reset_n         | OSERDESE2 (IO) | -     |     10.172 (r) | SLOW    |      3.320 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_we_n            | OSERDESE2 (IO) | -     |      9.903 (r) | SLOW    |      3.199 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dqs_n[0]        | OSERDESE2 (IO) | -     |     11.425 (r) | SLOW    |      3.411 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_n[1]        | OSERDESE2 (IO) | -     |     11.433 (r) | SLOW    |      3.425 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[0]        | OSERDESE2 (IO) | -     |     11.426 (r) | SLOW    |      3.414 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[1]        | OSERDESE2 (IO) | -     |     11.434 (r) | SLOW    |      3.427 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
main_genericstandalone_txoutclk | sfp_ctl_led           | FDRE           | -     |     14.205 (r) | SLOW    |      5.750 (r) | FAST    | main_genericstandalone_clk_tx_unbuf                     |
si5324_clkout_fabric_p          | dio0_n                | FDRE           | -     |      9.504 (r) | SLOW    |      3.288 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_1              | FDRE           | -     |      9.545 (r) | SLOW    |      3.314 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_2              | FDRE           | -     |      9.373 (r) | SLOW    |      3.237 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_3              | FDRE           | -     |      9.227 (r) | SLOW    |      3.171 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_4              | FDRE           | -     |      9.251 (r) | SLOW    |      3.172 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_5              | FDRE           | -     |      9.244 (r) | SLOW    |      3.181 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_6              | FDRE           | -     |      9.236 (r) | SLOW    |      3.217 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n_7              | FDRE           | -     |      9.614 (r) | SLOW    |      3.354 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p                | FDRE           | -     |      9.504 (r) | SLOW    |      3.287 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_1              | FDRE           | -     |      9.545 (r) | SLOW    |      3.313 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_2              | FDRE           | -     |      9.373 (r) | SLOW    |      3.236 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_3              | FDRE           | -     |      9.227 (r) | SLOW    |      3.170 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_4              | FDRE           | -     |      9.251 (r) | SLOW    |      3.171 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_5              | FDRE           | -     |      9.244 (r) | SLOW    |      3.180 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_6              | FDRE           | -     |      9.236 (r) | SLOW    |      3.216 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_p_7              | FDRE           | -     |      9.614 (r) | SLOW    |      3.353 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_1         | FDRE           | -     |     11.030 (r) | SLOW    |      4.376 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_2         | FDRE           | -     |     11.467 (r) | SLOW    |      4.625 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_clk     | FDRE           | -     |      9.802 (r) | SLOW    |      3.105 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[0] | FDSE           | -     |     10.332 (r) | SLOW    |      3.405 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[1] | FDSE           | -     |     10.221 (r) | SLOW    |      3.331 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_cs_n[2] | FDSE           | -     |     10.035 (r) | SLOW    |      3.374 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_n_mosi    | FDRE           | -     |      9.595 (r) | SLOW    |      3.322 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_clk     | FDRE           | -     |      9.801 (r) | SLOW    |      3.104 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[0] | FDSE           | -     |     10.331 (r) | SLOW    |      3.404 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[1] | FDSE           | -     |     10.220 (r) | SLOW    |      3.330 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_cs_n[2] | FDSE           | -     |     10.034 (r) | SLOW    |      3.373 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul2_spi_p_mosi    | FDRE           | -     |      9.595 (r) | SLOW    |      3.321 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_clk     | FDSE           | -     |      9.338 (r) | SLOW    |      3.228 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[0] | FDSE           | -     |      9.417 (r) | SLOW    |      3.268 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[1] | FDSE           | -     |      9.484 (r) | SLOW    |      3.310 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_cs_n[2] | FDSE           | -     |      9.451 (r) | SLOW    |      3.276 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_n_mosi    | FDRE           | -     |      9.801 (r) | SLOW    |      3.379 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_clk     | FDSE           | -     |      9.338 (r) | SLOW    |      3.227 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[0] | FDSE           | -     |      9.417 (r) | SLOW    |      3.267 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[1] | FDSE           | -     |      9.484 (r) | SLOW    |      3.309 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_cs_n[2] | FDSE           | -     |      9.451 (r) | SLOW    |      3.275 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul4_spi_p_mosi    | FDRE           | -     |      9.801 (r) | SLOW    |      3.378 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_clk     | FDRE           | -     |      9.162 (r) | SLOW    |      3.057 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[0] | FDSE           | -     |      9.253 (r) | SLOW    |      3.120 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[1] | FDSE           | -     |      9.631 (r) | SLOW    |      3.264 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_cs_n[2] | FDSE           | -     |      9.408 (r) | SLOW    |      3.190 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_n_mosi    | FDRE           | -     |     10.209 (r) | SLOW    |      3.574 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_clk     | FDRE           | -     |      9.161 (r) | SLOW    |      3.056 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[0] | FDSE           | -     |      9.253 (r) | SLOW    |      3.119 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[1] | FDSE           | -     |      9.630 (r) | SLOW    |      3.263 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_cs_n[2] | FDSE           | -     |      9.407 (r) | SLOW    |      3.189 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul6_spi_p_mosi    | FDRE           | -     |     10.209 (r) | SLOW    |      3.573 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n                | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_1              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_2              | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.580 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_3              | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.591 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_4              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.588 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_5              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.593 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_6              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_7              | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p                | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.539 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_1              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_2              | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.579 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_3              | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.590 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_4              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_5              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.592 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_6              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_7              | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.586 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n                | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_1              | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_2              | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_3              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_4              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_5              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_6              | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.557 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_7              | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.605 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p                | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_1              | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_2              | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_3              | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_4              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_5              | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_6              | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_7              | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_n   | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.575 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_io_update_p   | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.574 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_n         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw0_p         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_n         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.530 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw1_p         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.529 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_n         | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.538 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw2_p         | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.537 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_n         | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.565 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul2_sw3_p         | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.564 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_n   | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_io_update_p   | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_n         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.532 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw0_p         | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.531 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_n         | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.523 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw1_p         | OSERDESE2 (IO) | -     |      7.856 (r) | SLOW    |      2.522 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_n         | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.544 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw2_p         | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_n         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.541 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul4_sw3_p         | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_n   | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_io_update_p   | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_n         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.630 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw0_p         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.629 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_n         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw1_p         | OSERDESE2 (IO) | -     |      8.030 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_n         | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.621 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw2_p         | OSERDESE2 (IO) | -     |      8.021 (r) | SLOW    |      2.620 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_n         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul6_sw3_p         | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
sys_clk                         | ddram_dq[0]           | FDRE           | -     |      5.592 (r) | SLOW    |      1.503 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[1]           | FDRE           | -     |      6.562 (r) | SLOW    |      2.024 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[2]           | FDRE           | -     |      5.718 (r) | SLOW    |      1.538 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[3]           | FDRE           | -     |      5.830 (r) | SLOW    |      1.620 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[4]           | FDRE           | -     |      6.309 (r) | SLOW    |      1.873 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[5]           | FDRE           | -     |      6.447 (r) | SLOW    |      1.970 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[6]           | FDRE           | -     |      5.720 (r) | SLOW    |      1.571 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[7]           | FDRE           | -     |      5.849 (r) | SLOW    |      1.632 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[8]           | FDRE           | -     |      6.832 (r) | SLOW    |      2.147 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[9]           | FDRE           | -     |      7.450 (r) | SLOW    |      2.488 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[10]          | FDRE           | -     |      6.713 (r) | SLOW    |      2.087 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[11]          | FDRE           | -     |      6.828 (r) | SLOW    |      2.144 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[12]          | FDRE           | -     |      7.330 (r) | SLOW    |      2.423 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[13]          | FDRE           | -     |      7.439 (r) | SLOW    |      2.485 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[14]          | FDRE           | -     |      6.951 (r) | SLOW    |      2.226 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[15]          | FDRE           | -     |      7.319 (r) | SLOW    |      2.418 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[0]        | FDRE           | -     |      6.078 (r) | SLOW    |      1.730 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[1]        | FDRE           | -     |      7.199 (r) | SLOW    |      2.317 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[0]        | FDRE           | -     |      6.079 (r) | SLOW    |      1.733 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[1]        | FDRE           | -     |      7.200 (r) | SLOW    |      2.319 (r) | FAST    |                                                         |
sys_clk                         | i2c_scl               | FDRE           | -     |      7.470 (r) | SLOW    |      2.744 (r) | FAST    |                                                         |
sys_clk                         | i2c_sda               | FDRE           | -     |      8.681 (r) | SLOW    |      3.400 (r) | FAST    |                                                         |
sys_clk                         | serial_tx             | FDSE           | -     |      9.559 (r) | SLOW    |      3.919 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_cs_n       | FDRE           | -     |      8.817 (r) | SLOW    |      3.461 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[0]      | FDRE           | -     |      8.889 (r) | SLOW    |      3.232 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[1]      | FDRE           | -     |      9.005 (r) | SLOW    |      3.018 (r) | FAST    |                                                         |
sys_clk                         | user_led              | FDRE           | -     |      8.873 (r) | SLOW    |      3.744 (r) | FAST    |                                                         |
--------------------------------+-----------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+


Combinational Delays

----------------------+-------------+-----------+---------+-----------+---------+
From                  | To          |   Max     | Process |   Min     | Process |
Port                  | Port        | Delay(ns) | Corner  | Delay(ns) | Corner  |
----------------------+-------------+-----------+---------+-----------+---------+
sfp_ctl_los           | sfp_ctl_led |    11.965 | SLOW    |     5.531 | FAST    |
sfp_ctl_mod_present_n | sfp_ctl_led |    11.889 | SLOW    |     5.504 | FAST    |
sfp_ctl_tx_fault      | sfp_ctl_led |    12.595 | SLOW    |     5.885 | FAST    |
----------------------+-------------+-----------+---------+-----------+---------+


Setup between Clocks

--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source                          | Destination                     |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock                           | Clock                           | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_gtp_p                    | clk125_gtp_p                    |         1.734 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_rxoutclk |         6.439 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_rxoutclk |        -0.683 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_txoutclk |         4.752 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | main_genericstandalone_txoutclk |         6.356 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_txoutclk |         0.471 | FAST    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | si5324_clkout_fabric_p          |         7.661 | SLOW    |         6.688 | SLOW    |               |         |               |         |
sys_clk                         | si5324_clkout_fabric_p          |         1.974 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | sys_clk                         |         6.330 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | sys_clk                         |         3.437 | SLOW    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | sys_clk                         |         9.102 | SLOW    |               |         |               |         |               |         |
sys_clk                         | sys_clk                         |         8.590 | SLOW    |               |         |               |         |               |         |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_gtp_p
Worst Case Data Window: 5.076 ns
Ideal Clock Offset to Actual Clock: 4.296 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.851 (r) | FAST    |   6.823 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.779 (f) | FAST    |   6.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.839 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.767 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.861 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.789 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.860 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.788 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.859 (r) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.787 (f) | FAST    |   6.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.838 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.766 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.854 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.782 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.861 (r) | FAST    |   6.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.789 (f) | FAST    |   6.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.851 (r) | FAST    |   6.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.779 (f) | FAST    |   6.829 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.831 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.759 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.848 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.776 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.846 (r) | FAST    |   6.822 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.774 (f) | FAST    |   6.822 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.837 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.765 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.830 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.758 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.835 (r) | FAST    |   6.813 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.763 (f) | FAST    |   6.813 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.838 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.766 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.758 (f) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk
Worst Case Data Window: 2.872 ns
Ideal Clock Offset to Actual Clock: -2.106 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
spiflash2x_dq[0]   |   2.202 (r) | SLOW    |  -0.670 (r) | FAST    |       inf |       inf |             - |
spiflash2x_dq[1]   |   3.542 (r) | SLOW    |  -1.053 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.542 (r) | SLOW    |  -0.670 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.076 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.865 (r) | SLOW    |   3.155 (r) | FAST    |    0.000 |
ddram_a[1]         |   9.916 (r) | SLOW    |   3.205 (r) | FAST    |    0.051 |
ddram_a[2]         |   9.914 (r) | SLOW    |   3.204 (r) | FAST    |    0.049 |
ddram_a[3]         |   9.902 (r) | SLOW    |   3.194 (r) | FAST    |    0.039 |
ddram_a[4]         |   9.916 (r) | SLOW    |   3.211 (r) | FAST    |    0.056 |
ddram_a[5]         |   9.911 (r) | SLOW    |   3.206 (r) | FAST    |    0.051 |
ddram_a[6]         |   9.926 (r) | SLOW    |   3.216 (r) | FAST    |    0.061 |
ddram_a[7]         |   9.915 (r) | SLOW    |   3.204 (r) | FAST    |    0.050 |
ddram_a[8]         |   9.931 (r) | SLOW    |   3.221 (r) | FAST    |    0.066 |
ddram_a[9]         |   9.929 (r) | SLOW    |   3.218 (r) | FAST    |    0.064 |
ddram_a[10]        |   9.899 (r) | SLOW    |   3.191 (r) | FAST    |    0.036 |
ddram_a[11]        |   9.918 (r) | SLOW    |   3.207 (r) | FAST    |    0.053 |
ddram_a[12]        |   9.905 (r) | SLOW    |   3.201 (r) | FAST    |    0.045 |
ddram_a[13]        |   9.941 (r) | SLOW    |   3.231 (r) | FAST    |    0.076 |
ddram_a[14]        |   9.928 (r) | SLOW    |   3.220 (r) | FAST    |    0.065 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.941 (r) | SLOW    |   3.155 (r) | FAST    |    0.076 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.902 (r) | SLOW    |   3.195 (r) | FAST    |    0.000 |
ddram_ba[1]        |   9.910 (r) | SLOW    |   3.205 (r) | FAST    |    0.010 |
ddram_ba[2]        |   9.926 (r) | SLOW    |   3.217 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.926 (r) | SLOW    |   3.195 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.908 (r) | SLOW    |   3.201 (r) | FAST    |    0.000 |
ddram_dm[1]        |   9.937 (r) | SLOW    |   3.226 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.937 (r) | SLOW    |   3.201 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.049 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   10.871 (r) | SLOW    |   2.886 (r) | FAST    |    0.013 |
ddram_dq[1]        |   10.878 (r) | SLOW    |   2.905 (r) | FAST    |    0.032 |
ddram_dq[2]        |   10.869 (r) | SLOW    |   2.873 (r) | FAST    |    0.000 |
ddram_dq[3]        |   10.872 (r) | SLOW    |   2.879 (r) | FAST    |    0.006 |
ddram_dq[4]        |   10.878 (r) | SLOW    |   2.886 (r) | FAST    |    0.012 |
ddram_dq[5]        |   10.878 (r) | SLOW    |   2.906 (r) | FAST    |    0.033 |
ddram_dq[6]        |   10.871 (r) | SLOW    |   2.882 (r) | FAST    |    0.009 |
ddram_dq[7]        |   10.872 (r) | SLOW    |   2.877 (r) | FAST    |    0.004 |
ddram_dq[8]        |   10.883 (r) | SLOW    |   2.898 (r) | FAST    |    0.024 |
ddram_dq[9]        |   10.885 (r) | SLOW    |   2.921 (r) | FAST    |    0.048 |
ddram_dq[10]       |   10.883 (r) | SLOW    |   2.900 (r) | FAST    |    0.027 |
ddram_dq[11]       |   10.881 (r) | SLOW    |   2.903 (r) | FAST    |    0.029 |
ddram_dq[12]       |   10.885 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[13]       |   10.885 (r) | SLOW    |   2.922 (r) | FAST    |    0.049 |
ddram_dq[14]       |   10.883 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[15]       |   10.885 (r) | SLOW    |   2.912 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.885 (r) | SLOW    |   2.873 (r) | FAST    |    0.049 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.857 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   5.592 (r) | SLOW    |   1.503 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.562 (r) | SLOW    |   2.024 (r) | FAST    |    0.970 |
ddram_dq[2]        |   5.718 (r) | SLOW    |   1.538 (r) | FAST    |    0.125 |
ddram_dq[3]        |   5.830 (r) | SLOW    |   1.620 (r) | FAST    |    0.238 |
ddram_dq[4]        |   6.309 (r) | SLOW    |   1.873 (r) | FAST    |    0.716 |
ddram_dq[5]        |   6.447 (r) | SLOW    |   1.970 (r) | FAST    |    0.855 |
ddram_dq[6]        |   5.720 (r) | SLOW    |   1.571 (r) | FAST    |    0.128 |
ddram_dq[7]        |   5.849 (r) | SLOW    |   1.632 (r) | FAST    |    0.257 |
ddram_dq[8]        |   6.832 (r) | SLOW    |   2.147 (r) | FAST    |    1.240 |
ddram_dq[9]        |   7.450 (r) | SLOW    |   2.488 (r) | FAST    |    1.857 |
ddram_dq[10]       |   6.713 (r) | SLOW    |   2.087 (r) | FAST    |    1.121 |
ddram_dq[11]       |   6.828 (r) | SLOW    |   2.144 (r) | FAST    |    1.236 |
ddram_dq[12]       |   7.330 (r) | SLOW    |   2.423 (r) | FAST    |    1.737 |
ddram_dq[13]       |   7.439 (r) | SLOW    |   2.485 (r) | FAST    |    1.847 |
ddram_dq[14]       |   6.951 (r) | SLOW    |   2.226 (r) | FAST    |    1.358 |
ddram_dq[15]       |   7.319 (r) | SLOW    |   2.418 (r) | FAST    |    1.727 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.450 (r) | SLOW    |   1.503 (r) | FAST    |    1.857 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.016 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.425 (r) | SLOW    |   3.411 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   11.433 (r) | SLOW    |   3.425 (r) | FAST    |    0.014 |
ddram_dqs_p[0]     |   11.426 (r) | SLOW    |   3.414 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   11.434 (r) | SLOW    |   3.427 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.434 (r) | SLOW    |   3.411 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.122 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.078 (r) | SLOW    |   1.730 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.199 (r) | SLOW    |   2.317 (r) | FAST    |    1.121 |
ddram_dqs_p[0]     |   6.079 (r) | SLOW    |   1.733 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   7.200 (r) | SLOW    |   2.319 (r) | FAST    |    1.122 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.200 (r) | SLOW    |   1.730 (r) | FAST    |    1.122 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.213 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
spiflash2x_dq[0]   |   8.889 (r) | SLOW    |   3.232 (r) | FAST    |    0.213 |
spiflash2x_dq[1]   |   9.005 (r) | SLOW    |   3.018 (r) | FAST    |    0.116 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.005 (r) | SLOW    |   3.018 (r) | FAST    |    0.213 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.298 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul2_spi_n_cs_n[0] |   10.332 (r) | SLOW    |   3.405 (r) | FAST    |    0.298 |
urukul2_spi_n_cs_n[1] |   10.221 (r) | SLOW    |   3.331 (r) | FAST    |    0.186 |
urukul2_spi_n_cs_n[2] |   10.035 (r) | SLOW    |   3.374 (r) | FAST    |    0.044 |
urukul2_spi_p_cs_n[0] |   10.331 (r) | SLOW    |   3.404 (r) | FAST    |    0.297 |
urukul2_spi_p_cs_n[1] |   10.220 (r) | SLOW    |   3.330 (r) | FAST    |    0.185 |
urukul2_spi_p_cs_n[2] |   10.034 (r) | SLOW    |   3.373 (r) | FAST    |    0.043 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.332 (r) | SLOW    |   3.330 (r) | FAST    |    0.298 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.067 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul4_spi_n_cs_n[0] |   9.417 (r) | SLOW    |   3.268 (r) | FAST    |    0.001 |
urukul4_spi_n_cs_n[1] |   9.484 (r) | SLOW    |   3.310 (r) | FAST    |    0.067 |
urukul4_spi_n_cs_n[2] |   9.451 (r) | SLOW    |   3.276 (r) | FAST    |    0.034 |
urukul4_spi_p_cs_n[0] |   9.417 (r) | SLOW    |   3.267 (r) | FAST    |    0.000 |
urukul4_spi_p_cs_n[1] |   9.484 (r) | SLOW    |   3.309 (r) | FAST    |    0.067 |
urukul4_spi_p_cs_n[2] |   9.451 (r) | SLOW    |   3.275 (r) | FAST    |    0.034 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.484 (r) | SLOW    |   3.267 (r) | FAST    |    0.067 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.379 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul6_spi_n_cs_n[0] |   9.253 (r) | SLOW    |   3.120 (r) | FAST    |    0.001 |
urukul6_spi_n_cs_n[1] |   9.631 (r) | SLOW    |   3.264 (r) | FAST    |    0.379 |
urukul6_spi_n_cs_n[2] |   9.408 (r) | SLOW    |   3.190 (r) | FAST    |    0.156 |
urukul6_spi_p_cs_n[0] |   9.253 (r) | SLOW    |   3.119 (r) | FAST    |    0.000 |
urukul6_spi_p_cs_n[1] |   9.630 (r) | SLOW    |   3.263 (r) | FAST    |    0.378 |
urukul6_spi_p_cs_n[2] |   9.407 (r) | SLOW    |   3.189 (r) | FAST    |    0.155 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.631 (r) | SLOW    |   3.119 (r) | FAST    |    0.379 |
----------------------+-------------+---------+-------------+---------+----------+




