digraph "CFG for '_Z10kinematicsPfS_S_i' function" {
	label="CFG for '_Z10kinematicsPfS_S_i' function";

	Node0x4542770 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4542770:s0 -> Node0x45427c0;
	Node0x4542770:s1 -> Node0x4544700;
	Node0x45427c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = getelementptr inbounds float, float addrspace(1)* %1, i64 %16\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = fmul contract float %20, 5.000000e-01\l  %22 = fmul contract float %21, 0x3F847AE140000000\l  %23 = fmul contract float %22, 0x3F847AE140000000\l  %24 = fadd contract float %18, %23\l  %25 = getelementptr inbounds float, float addrspace(1)* %2, i64 %16\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %27 = fmul contract float %26, 0x3F847AE140000000\l  %28 = fadd contract float %27, %24\l  %29 = tail call float @llvm.fabs.f32(float %28)\l  %30 = fcmp contract ogt float %29, 5.250000e+00\l  br i1 %30, label %31, label %40\l|{<s0>T|<s1>F}}"];
	Node0x45427c0:s0 -> Node0x4546b20;
	Node0x45427c0:s1 -> Node0x4546bb0;
	Node0x4546b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%31:\l31:                                               \l  %32 = fcmp contract olt float %28, 0.000000e+00\l  %33 = fadd contract float %29, -5.250000e+00\l  %34 = fdiv contract float %33, 1.050000e+01\l  %35 = tail call float @llvm.ceil.f32(float %34)\l  %36 = fneg contract float %35\l  %37 = select contract i1 %32, float %35, float %36\l  %38 = fmul contract float %37, 1.050000e+01\l  %39 = fadd contract float %28, %38\l  br label %40\l}"];
	Node0x4546b20 -> Node0x4546bb0;
	Node0x4546bb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%40:\l40:                                               \l  %41 = phi float [ %39, %31 ], [ %28, %15 ]\l  store float %41, float addrspace(1)* %17, align 4, !tbaa !7\l  %42 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %43 = fmul contract float %42, 0x3F847AE140000000\l  %44 = load float, float addrspace(1)* %25, align 4, !tbaa !7\l  %45 = fadd contract float %44, %43\l  store float %45, float addrspace(1)* %25, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x4546bb0 -> Node0x4544700;
	Node0x4544700 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
