# verilog-series-day11-SR-FLIPFLOP
This repository contains Verilog HDL implementations of SR (Set-Reset) Flip-Flops, a fundamental component of sequential digital logic.
