Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date             : Tue Dec  1 17:56:23 2015
| Host             : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.716 |
| Dynamic (W)              | 1.584 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.2  |
| Junction Temperature (C) | 44.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        8 |       --- |             --- |
| Slice Logic             |     0.004 |     4463 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1466 |     17600 |            8.33 |
|   Register              |    <0.001 |     2169 |     35200 |            6.16 |
|   CARRY4                |    <0.001 |       28 |      4400 |            0.64 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       63 |      6000 |            1.05 |
|   Others                |     0.000 |      302 |       --- |             --- |
| Signals                 |     0.005 |     3470 |       --- |             --- |
| Block RAM               |     0.001 |        2 |        60 |            3.33 |
| I/O                     |     0.006 |       23 |       100 |           23.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.132 |          |           |                 |
| Total                   |     1.716 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.020 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_2 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            81.5 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| system_wrapper                                |     1.584 |
|   iic_0_scl_iobuf                             |     0.001 |
|   iic_0_sda_iobuf                             |     0.001 |
|   system_i                                    |     1.577 |
|     BTNs_4Bits                                |    <0.001 |
|       U0                                      |    <0.001 |
|         AXI_LITE_IPIF_I                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                  |    <0.001 |
|             I_DECODER                         |    <0.001 |
|         gpio_core_1                           |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3         |    <0.001 |
|     CLK_DIV_0                                 |    <0.001 |
|       U0                                      |    <0.001 |
|     CLK_DIV_1                                 |    <0.001 |
|       U0                                      |    <0.001 |
|     CLK_test_0                                |    <0.001 |
|       U0                                      |    <0.001 |
|     FIFO_top_0                                |    <0.001 |
|       U0                                      |    <0.001 |
|         FIFO                                  |    <0.001 |
|           U0                                  |    <0.001 |
|             inst_blk_mem_gen                  |    <0.001 |
|               gaxibmg.axi_blk_mem_gen         |    <0.001 |
|                 valid.cstr                    |    <0.001 |
|                   ramloop[0].ram.r            |    <0.001 |
|                     prim_init.ram             |    <0.001 |
|               gaxibmg.axi_rd_sm               |    <0.001 |
|                 axi_read_fsm                  |    <0.001 |
|               gaxibmg.axi_wr_fsm              |    <0.001 |
|                 axi_wr_fsm                    |    <0.001 |
|     Jaxc_I2S_1                                |     0.003 |
|       U0                                      |     0.003 |
|         slave                                 |     0.003 |
|           I2S                                 |    <0.001 |
|           RAM                                 |     0.001 |
|             U0                                |     0.001 |
|               inst_blk_mem_gen                |     0.001 |
|                 gnativebmg.native_blk_mem_gen |     0.001 |
|                   valid.cstr                  |     0.001 |
|                     ramloop[0].ram.r          |     0.001 |
|                       prim_init.ram           |     0.001 |
|           new_input_sample                    |    <0.001 |
|           req_sample                          |    <0.001 |
|     MyLED_0                                   |     0.002 |
|       U0                                      |     0.002 |
|         MyLED_v1_0_S_AXI_inst                 |     0.002 |
|     SWs_4Bits                                 |    <0.001 |
|       U0                                      |    <0.001 |
|         AXI_LITE_IPIF_I                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                  |    <0.001 |
|             I_DECODER                         |    <0.001 |
|         gpio_core_1                           |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3         |    <0.001 |
|     axi_protocol_converter_0                  |     0.005 |
|       inst                                    |     0.005 |
|         gen_axilite.gen_b2s_conv.axilite_b2s  |     0.005 |
|           RD.ar_channel_0                     |    <0.001 |
|             ar_cmd_fsm_0                      |    <0.001 |
|             cmd_translator_0                  |    <0.001 |
|               incr_cmd_0                      |    <0.001 |
|               wrap_cmd_0                      |    <0.001 |
|           RD.r_channel_0                      |     0.001 |
|             rd_data_fifo_0                    |    <0.001 |
|             transaction_fifo_0                |    <0.001 |
|           SI_REG                              |     0.002 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|           WR.aw_channel_0                     |    <0.001 |
|             aw_cmd_fsm_0                      |    <0.001 |
|             cmd_translator_0                  |    <0.001 |
|               incr_cmd_0                      |    <0.001 |
|               wrap_cmd_0                      |    <0.001 |
|           WR.b_channel_0                      |    <0.001 |
|             bid_fifo_0                        |    <0.001 |
|             bresp_fifo_0                      |    <0.001 |
|     ground                                    |     0.000 |
|     processing_system7_0                      |     1.557 |
|       inst                                    |     1.557 |
|     processing_system7_0_axi_periph           |     0.005 |
|       m00_couplers                            |    <0.001 |
|         m00_regslice                          |    <0.001 |
|           inst                                |    <0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       m01_couplers                            |    <0.001 |
|         m01_regslice                          |    <0.001 |
|           inst                                |    <0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       m02_couplers                            |    <0.001 |
|         m02_regslice                          |    <0.001 |
|           inst                                |    <0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       m03_couplers                            |    <0.001 |
|         m03_regslice                          |    <0.001 |
|           inst                                |    <0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       m04_couplers                            |    <0.001 |
|         m04_regslice                          |    <0.001 |
|           inst                                |    <0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       m05_couplers                            |     0.001 |
|         auto_pc                               |     0.000 |
|         m05_regslice                          |     0.001 |
|           inst                                |     0.001 |
|             ar_pipe                           |    <0.001 |
|             aw_pipe                           |    <0.001 |
|             b_pipe                            |    <0.001 |
|             r_pipe                            |    <0.001 |
|             w_pipe                            |    <0.001 |
|       xbar                                    |    <0.001 |
|         inst                                  |    <0.001 |
|           gen_sasd.crossbar_sasd_0            |    <0.001 |
|             addr_arbiter_inst                 |    <0.001 |
|             gen_decerr.decerr_slave_inst      |    <0.001 |
|             splitter_ar                       |    <0.001 |
|             splitter_aw                       |    <0.001 |
|     xadc_wiz_0                                |     0.004 |
|       U0                                      |     0.004 |
|         AXI_LITE_IPIF_I                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                  |    <0.001 |
|             I_DECODER                         |    <0.001 |
|         AXI_XADC_CORE_I                       |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I  |    <0.001 |
|         SOFT_RESET_I                          |    <0.001 |
|     xlconcat_0                                |     0.000 |
+-----------------------------------------------+-----------+


