// Seed: 3962464081
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    input supply1 id_2,
    output id_3
);
  initial id_3 = 1'b0;
  logic id_4 = id_2[1];
endmodule
