Version 4
SHEET 1 1028 680
WIRE 144 -304 128 -304
WIRE 208 -304 144 -304
WIRE 256 -304 208 -304
WIRE 384 -304 336 -304
WIRE 128 -288 128 -304
WIRE 384 -288 384 -304
WIRE 208 -272 208 -304
WIRE -80 -240 -192 -240
WIRE 32 -240 0 -240
WIRE 48 -240 32 -240
WIRE 144 -240 128 -240
WIRE 128 -176 128 -192
WIRE 208 -176 208 -208
WIRE 384 -176 384 -208
WIRE -192 -128 -192 -240
WIRE -160 -128 -192 -128
WIRE -32 -128 -80 -128
WIRE 32 -128 -32 -128
WIRE 48 -128 32 -128
WIRE 48 -112 48 -128
WIRE -32 -96 -32 -128
WIRE 48 -64 32 -64
WIRE 144 -64 128 -64
WIRE 192 -64 144 -64
WIRE 320 -64 272 -64
WIRE 384 -64 320 -64
WIRE 320 -48 320 -64
WIRE 384 -48 384 -64
WIRE -32 0 -32 -32
WIRE 48 0 48 -16
WIRE 320 48 320 16
WIRE 384 48 384 32
WIRE -288 64 -304 64
WIRE -304 80 -304 64
WIRE 48 80 32 80
WIRE 64 80 48 80
WIRE 144 80 128 80
WIRE 160 80 144 80
WIRE -192 160 -192 -128
WIRE -160 160 -192 160
WIRE -80 160 -160 160
WIRE 32 160 32 80
WIRE 32 160 0 160
WIRE 48 160 32 160
WIRE 160 160 160 80
WIRE 160 160 144 160
WIRE 192 160 160 160
WIRE 320 160 272 160
WIRE 384 160 320 160
WIRE -304 176 -304 160
WIRE -192 176 -192 160
WIRE 320 176 320 160
WIRE 384 176 384 160
WIRE -304 272 -304 256
WIRE -192 272 -192 256
WIRE 96 272 96 240
WIRE 320 272 320 240
WIRE 384 272 384 256
FLAG 320 48 0
FLAG 48 0 0
FLAG -32 0 0
FLAG -192 272 0
FLAG 384 48 0
FLAG -304 272 0
FLAG -160 160 in
FLAG 32 -240 1
FLAG 144 -304 2
FLAG 384 -64 buck
FLAG 32 -64 d
FLAG -304 64 d
FLAG 128 -176 0
FLAG 208 -176 0
FLAG 384 -176 0
FLAG 384 -304 boost
FLAG 144 -240 d
FLAG 96 160 d
FLAG 96 272 0
FLAG 384 272 0
FLAG 384 160 `cuk
FLAG 320 272 0
FLAG 32 -128 3
FLAG 144 -64 4
FLAG 48 80 5
FLAG 144 80 6
SYMBOL voltage -192 160 M0
SYMATTR InstName V1
SYMATTR Value 10
SYMBOL ind -96 -224 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L1
SYMATTR Value {10u*sqrt(2)}
SYMATTR SpiceLine Rser={10m/sqrt(2)}
SYMBOL DSW 112 -240 R180
SYMATTR InstName U1
SYMBOL cap 192 -272 R0
SYMATTR InstName C1
SYMATTR Value 250µ
SYMBOL ind 240 -288 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L2
SYMATTR Value 40µ
SYMATTR SpiceLine Rser=40m
SYMBOL res 368 -304 R0
SYMATTR InstName R1
SYMATTR Value 40
SYMBOL ind -176 -112 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L3
SYMATTR Value 10µ
SYMATTR SpiceLine Rser=10m
SYMBOL cap -16 -96 M0
SYMATTR InstName C2
SYMATTR Value 1m
SYMBOL DSW 64 -64 R0
SYMATTR InstName U2
SYMBOL ind 176 -48 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L4
SYMATTR Value 2µ5
SYMATTR SpiceLine Rser=2m5
SYMBOL cap 336 -48 M0
SYMATTR InstName C3
SYMATTR Value 4m
SYMBOL res 368 -64 R0
SYMATTR InstName R2
SYMATTR Value 2.5
SYMBOL ind -96 176 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L5
SYMATTR Value 10µ
SYMATTR SpiceLine Rser=10m
SYMBOL cap 64 96 R270
WINDOW 0 32 32 VTop 0
WINDOW 3 0 32 VBottom 0
SYMATTR InstName C4
SYMATTR Value 1m
SYMBOL DSW 96 176 M90
WINDOW 3 40 16 VRight 0
SYMATTR InstName U3
SYMBOL ind 176 176 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 5 56 VBottom 0
SYMATTR InstName L6
SYMATTR Value 10µ
SYMATTR SpiceLine Rser=10m
SYMBOL cap 336 176 M0
SYMATTR InstName C5
SYMATTR Value 1m
SYMBOL res 368 160 R0
SYMATTR InstName R3
SYMATTR Value 10
SYMBOL voltage -304 64 M0
WINDOW 0 32 32 Left 0
WINDOW 3 32 80 Left 0
WINDOW 123 35 56 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vac
SYMATTR Value PULSE(0.5 0 5n 5n)
SYMATTR Value2 AC 1
SYMBOL voltage -304 160 M0
WINDOW 0 32 32 Left 0
WINDOW 3 32 80 Left 0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vd
SYMATTR Value PULSE(0 1 2u5 1n 1n 5u 10u)
TEXT -600 8 Left 0 ;.ac dec 101 10 100k
TEXT -600 40 Left 0 !.opt plotwinsize=0
TEXT -600 72 Left 0 !.tran 20m
TEXT -608 -312 Left 0 ;Idealized PWM Switch Element\nActive Passive and Common\nplus Duty-cycle control input
TEXT -592 -216 Left 0 !.subckt DSW a p c d\nBi a x I=V(n)*I(Vc)\nBv x p V=V(n)*V(a,p)\nVc x c 0 ; current sense\nBd 0 n I=limit(0,1-1u,V(d))\nCd 0 n 1n Rpar=1\n.ends DSW
TEXT -120 -544 Center 0 ;ANALYZING SWITCHING REGULATOR TOPOLOGIES (by analog@ieee.org)
TEXT -640 -488 Left 0 ;The following simple boost, buck and `cuk switching regulator models that work equally well for ac, \naveraged and switched analyses.  For small signal ac analysis, dc operating point and duty cycle are \ndefined by a source labeled Vac.  For averaged or switched mode transient analyses, duty cycle is \ndefined by a source labeled Vd.  Note that for an averaged model, this term may vary linearly between \n0 and 1 volt.  For a cycle-by-cycle transient analysis, duty cycle must switch between 0 and 1 volts.
TEXT -240 320 Left 0 ;cut and paste for averaged analysis
TEXT -336 296 Right 0 ;PWL(5n 0 10n 0.5 4m 0.5 4m1 0.25)
TEXT -280 352 Left 0 ;cut and paste for cycle-by-cycle analysis
TEXT -336 328 Right 0 ;PULSE(0 1 2u5 1n 1n 5u 10u)
LINE Normal -329 300 -247 320
LINE Normal -330 332 -288 350
