<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\impl1\source\registers.v&quot;:17:0:17:5|Found inferred clock registers|clk which controls 32 sequential elements including regs_1[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\impl1\source\registers.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>0</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock registers|clk which controls 32 sequential elements including regs_1[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock registers|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock registers|clk with period 10.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>