// Seed: 3671356888
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    output uwire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri1 id_10,
    input supply0 id_11,
    input uwire id_12
);
  wire id_14;
  assign module_1.id_5 = 0;
  wire id_15;
  logic [1 : 1] id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input wire id_12,
    output uwire id_13,
    output tri1 id_14,
    input tri0 id_15
);
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1,
      id_14,
      id_8,
      id_11,
      id_2,
      id_13,
      id_9,
      id_2,
      id_10
  );
endmodule
