INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:57:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 buffer172/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.260ns period=4.520ns})
  Destination:            buffer145/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.260ns period=4.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.520ns  (clk rise@4.520ns - clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.818ns (15.572%)  route 4.435ns (84.428%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.003 - 4.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2664, unset)         0.508     0.508    buffer172/clk
                         FDRE                                         r  buffer172/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer172/outputValid_reg/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer181/control/buffer172_outs_valid
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer181/control/memEnd_valid_i_5__1/O
                         net (fo=4, unplaced)         0.401     1.787    buffer183/control/Empty_i_2__27_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.830 r  buffer183/control/Empty_i_3__10/O
                         net (fo=1, unplaced)         0.705     2.535    buffer183/control/Empty_i_3__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.578 f  buffer183/control/Empty_i_2__27/O
                         net (fo=4, unplaced)         0.268     2.846    fork69/control/generateBlocks[6].regblock/transmitValue_reg_3
                         LUT3 (Prop_lut3_I2_O)        0.043     2.889 r  fork69/control/generateBlocks[6].regblock/transmitValue_i_3__9/O
                         net (fo=3, unplaced)         0.395     3.284    fork69/control/generateBlocks[6].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.327 r  fork69/control/generateBlocks[6].regblock/outputValid_i_5__2/O
                         net (fo=1, unplaced)         0.244     3.571    buffer185/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     3.614 r  buffer185/control/outputValid_i_2__17/O
                         net (fo=6, unplaced)         0.276     3.890    buffer181/control/transmitValue_reg_19
                         LUT6 (Prop_lut6_I5_O)        0.043     3.933 r  buffer181/control/transmitValue_i_3__34/O
                         net (fo=2, unplaced)         0.255     4.188    buffer181/control/transmitValue_i_3__34_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.231 r  buffer181/control/transmitValue_i_3__33/O
                         net (fo=4, unplaced)         0.268     4.499    fork65/control/generateBlocks[7].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     4.542 r  fork65/control/generateBlocks[7].regblock/transmitValue_i_3__7/O
                         net (fo=2, unplaced)         0.233     4.775    buffer181/control/transmitValue_reg_23
                         LUT6 (Prop_lut6_I2_O)        0.043     4.818 f  buffer181/control/transmitValue_i_2__100/O
                         net (fo=18, unplaced)        0.301     5.119    fork64/control/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT4 (Prop_lut4_I1_O)        0.043     5.162 r  fork64/control/generateBlocks[0].regblock/fullReg_i_3__14/O
                         net (fo=8, unplaced)         0.282     5.444    fork53/control/generateBlocks[1].regblock/dataReg_reg[4]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.487 r  fork53/control/generateBlocks[1].regblock/dataReg[4]_i_1__7/O
                         net (fo=5, unplaced)         0.274     5.761    buffer145/E[0]
                         FDRE                                         r  buffer145/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.520     4.520 r  
                                                      0.000     4.520 r  clk (IN)
                         net (fo=2664, unset)         0.483     5.003    buffer145/clk
                         FDRE                                         r  buffer145/dataReg_reg[0]/C
                         clock pessimism              0.000     5.003    
                         clock uncertainty           -0.035     4.967    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.775    buffer145/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 -0.986    




