<stg><name>cache_update</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:0  %p_read_22 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read15)

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:1  %p_read_23 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:2  %p_read_24 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:3  %p_read_25 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:4  %p_read_26 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:5  %p_read1026 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read1026"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:6  %p_read925 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read925"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:7  %p_read824 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read824"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:8  %p_read723 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read723"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:9  %p_read622 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read622"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:10  %p_read521 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read521"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:11  %p_read420 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read420"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:12  %p_read319 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read319"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:13  %p_read218 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read218"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:14  %p_read117 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read117"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:15  %p_read16 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read)

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln236, %CACHE_UPDATE_LOOP_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i3 [ 0, %0 ], [ %select_ln239_5, %CACHE_UPDATE_LOOP_2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i2 [ 0, %0 ], [ %j, %CACHE_UPDATE_LOOP_2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln236 = icmp eq i4 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %add_ln236 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln236, label %2, label %CACHE_UPDATE_LOOP_2

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:0  %i = add i3 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:3  %icmp_ln237 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:4  %select_ln239_4 = select i1 %icmp_ln237, i2 0, i2 %j_0

]]></Node>
<StgValue><ssdm name="select_ln239_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:5  %select_ln239_5 = select i1 %icmp_ln237, i3 %i, i3 %i_0

]]></Node>
<StgValue><ssdm name="select_ln239_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
CACHE_UPDATE_LOOP_2:7  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln239_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
CACHE_UPDATE_LOOP_2:8  %zext_ln203 = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:11  %trunc_ln239 = trunc i3 %select_ln239_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:15  %zext_ln239_1 = zext i2 %select_ln239_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
CACHE_UPDATE_LOOP_2:16  %add_ln239 = add i5 %zext_ln239_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
CACHE_UPDATE_LOOP_2:17  %zext_ln239_2 = zext i5 %add_ln239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln239_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:18  %cache_in_0_V_addr = getelementptr [8 x i40]* %cache_in_0_V, i64 0, i64 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="cache_in_0_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:19  %cache_in_1_V_addr = getelementptr [8 x i40]* %cache_in_1_V, i64 0, i64 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="cache_in_1_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:20  %cache_in_2_V_addr = getelementptr [8 x i40]* %cache_in_2_V, i64 0, i64 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="cache_in_2_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:21  %cache_in_3_V_addr = getelementptr [8 x i40]* %cache_in_3_V, i64 0, i64 %zext_ln239_2

]]></Node>
<StgValue><ssdm name="cache_in_3_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:29  %tmp_6 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read16, i40 %p_read117, i40 %p_read218, i40 %p_read319, i2 %trunc_ln239)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:30  %cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_0_V_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:33  %tmp_7 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read420, i40 %p_read521, i40 %p_read622, i40 %p_read723, i2 %trunc_ln239)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:34  %cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_1_V_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:37  %tmp_8 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read824, i40 %p_read925, i40 %p_read1026, i40 %p_read_26, i2 %trunc_ln239)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:38  %cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_2_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:41  %tmp_9 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read_25, i40 %p_read_24, i40 %p_read_23, i40 %p_read_22, i2 %trunc_ln239)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:42  %cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_3_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:46  %j = add i2 1, %select_ln239_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
CACHE_UPDATE_LOOP_2:1  call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @CACHE_UPDATE_LOOP_1_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:6  %zext_ln239 = zext i3 %select_ln239_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:9  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln239_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
CACHE_UPDATE_LOOP_2:10  %sub_ln203 = sub i5 %tmp_55, %zext_ln239

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
CACHE_UPDATE_LOOP_2:12  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln238"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
CACHE_UPDATE_LOOP_2:13  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
CACHE_UPDATE_LOOP_2:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln238"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
CACHE_UPDATE_LOOP_2:22  %add_ln203 = add i5 %zext_ln239_1, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="5">
<![CDATA[
CACHE_UPDATE_LOOP_2:23  %sext_ln203 = sext i5 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:24  %cache_out_0_V_addr = getelementptr [12 x i40]* %cache_out_0_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="cache_out_0_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:25  %cache_out_1_V_addr = getelementptr [12 x i40]* %cache_out_1_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="cache_out_1_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:26  %cache_out_2_V_addr = getelementptr [12 x i40]* %cache_out_2_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="cache_out_2_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
CACHE_UPDATE_LOOP_2:27  %cache_out_3_V_addr = getelementptr [12 x i40]* %cache_out_3_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="cache_out_3_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
CACHE_UPDATE_LOOP_2:28  %icmp_ln239 = icmp eq i2 %select_ln239_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:30  %cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_0_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
CACHE_UPDATE_LOOP_2:31  %select_ln239 = select i1 %icmp_ln239, i40 %tmp_6, i40 %cache_in_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln239"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
CACHE_UPDATE_LOOP_2:32  store i40 %select_ln239, i40* %cache_out_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:34  %cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_1_V_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
CACHE_UPDATE_LOOP_2:35  %select_ln239_1 = select i1 %icmp_ln239, i40 %tmp_7, i40 %cache_in_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln239_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
CACHE_UPDATE_LOOP_2:36  store i40 %select_ln239_1, i40* %cache_out_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:38  %cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_2_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
CACHE_UPDATE_LOOP_2:39  %select_ln239_2 = select i1 %icmp_ln239, i40 %tmp_8, i40 %cache_in_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln239_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
CACHE_UPDATE_LOOP_2:40  store i40 %select_ln239_2, i40* %cache_out_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="3">
<![CDATA[
CACHE_UPDATE_LOOP_2:42  %cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="cache_in_3_V_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
CACHE_UPDATE_LOOP_2:43  %select_ln239_3 = select i1 %icmp_ln239, i40 %tmp_9, i40 %cache_in_3_V_load

]]></Node>
<StgValue><ssdm name="select_ln239_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="40" op_1_bw="4">
<![CDATA[
CACHE_UPDATE_LOOP_2:44  store i40 %select_ln239_3, i40* %cache_out_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
CACHE_UPDATE_LOOP_2:45  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str40, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
CACHE_UPDATE_LOOP_2:47  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln240"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
