#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 19 20:07:37 2024
# Process ID: 25313
# Current directory: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor
# Command line: vivado vector_processor.xpr
# Log file: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vivado.log
# Journal file: /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vivado.jou
# Running On        :binhkieudo-ASUS
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics
# CPU Frequency     :1400.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33036 MB
# Swap memory       :98302 MB
# Total Virtual     :131339 MB
# Available Virtual :128719 MB
#-----------------------------------------------------------
start_gui
open_project vector_processor.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
file mkdir /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/constrs_1/new/constr.xdc
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property board_part xilinx.com:vcu118:part0:2.4 [current_project]
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close [ open /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/sources_1/new/tb.sv w ]
add_files /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/sources_1/new/tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/sources_1/new/tb.sv]
set_property used_in_implementation false [get_files  /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/vector_processor.srcs/sources_1/new/tb.sv]
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[2].gen_col[7].pe }} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[2].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[3].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[4].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[5].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[6].gen_col[7].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[7].pe /ALU_result}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/state}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /a_update}} {{/tb/udt/\gen_row[0].gen_col[0].pe /b_update}} {{/tb/udt/\gen_row[0].gen_col[0].pe /A_in}} {{/tb/udt/\gen_row[0].gen_col[0].pe /B_in}} {{/tb/udt/\gen_row[0].gen_col[0].pe /B_forward}} {{/tb/udt/\gen_row[0].gen_col[0].pe /A_reg}} {{/tb/udt/\gen_row[0].gen_col[0].pe /B_reg}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /B_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[0].pe /B_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[2].gen_col[0].pe /B_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[3].gen_col[0].pe /B_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[4].gen_col[0].pe /B_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[5].gen_col[0].pe /B_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[6].gen_col[0].pe /B_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[0].pe /B_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /b_update}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /b_src}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/B_forward}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/count}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe }} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /enable}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/enable_reg}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /T_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/b_update_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[2].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[3].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[4].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[5].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[6].pe /v0_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[7].pe /v0_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[7].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[2].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[3].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[4].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[5].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[6].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[7].pe /V0}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[0].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[1].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[2].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[3].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[4].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[5].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[6].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[7].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[0].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[1].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[2].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[3].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[4].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[5].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[6].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[7].gen_col[7].pe /V0}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[2].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[3].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[4].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[5].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[6].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[7].pe /V1}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /enable}} {{/tb/udt/\gen_row[0].gen_col[1].pe /a_update}} {{/tb/udt/\gen_row[0].gen_col[1].pe /b_update}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /b_src}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /A_in}} {{/tb/udt/\gen_row[0].gen_col[1].pe /B_in}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /B_forward}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /A_reg}} {{/tb/udt/\gen_row[0].gen_col[1].pe /B_reg}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /T_reg}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /B_out}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /ALU_result}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /result_forward}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[0].pe /result_out}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[0].gen_col[1].pe /result_forward}} {{/tb/udt/\gen_row[0].gen_col[1].pe /result_out}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/Dest_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/Dest_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/Dest_index}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/dest}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/v_update_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/rfirst}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/iDest}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/dest}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/rsecond}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[0].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[1].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[2].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[3].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[4].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[5].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[6].pe /V1}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[7].pe /V0}} 
current_wave_config {Untitled 1}
add_wave {{/tb/udt/\gen_row[1].gen_col[7].pe /V1}} 
relaunch_sim
save_wave_config {/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/tb_behav.wcfg
set_property xsim.view /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/vector_processor/tb_behav.wcfg [get_filesets sim_1]
close_sim
