<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2492" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2492{left:202px;bottom:68px;letter-spacing:0.1px;}
#t2_2492{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2492{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2492{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2492{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2492{left:69px;bottom:1061px;letter-spacing:0.16px;word-spacing:-0.03px;}
#t7_2492{left:359px;bottom:733px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2492{left:69px;bottom:649px;letter-spacing:-0.13px;}
#t9_2492{left:69px;bottom:625px;letter-spacing:-0.14px;}
#ta_2492{left:69px;bottom:608px;letter-spacing:-0.14px;}
#tb_2492{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_2492{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_2492{left:69px;bottom:558px;letter-spacing:-0.14px;}
#te_2492{left:69px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tf_2492{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tg_2492{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:0.03px;}
#th_2492{left:69px;bottom:483px;letter-spacing:-0.13px;}
#ti_2492{left:74px;bottom:1043px;letter-spacing:-0.14px;}
#tj_2492{left:74px;bottom:1028px;letter-spacing:-0.12px;}
#tk_2492{left:326px;bottom:1043px;letter-spacing:-0.13px;}
#tl_2492{left:326px;bottom:1028px;letter-spacing:-0.18px;}
#tm_2492{left:363px;bottom:1043px;letter-spacing:-0.12px;}
#tn_2492{left:363px;bottom:1028px;letter-spacing:-0.1px;word-spacing:-0.06px;}
#to_2492{left:363px;bottom:1013px;letter-spacing:-0.12px;}
#tp_2492{left:430px;bottom:1043px;letter-spacing:-0.14px;}
#tq_2492{left:541px;bottom:1043px;letter-spacing:-0.12px;}
#tr_2492{left:78px;bottom:990px;letter-spacing:-0.13px;}
#ts_2492{left:78px;bottom:973px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_2492{left:78px;bottom:956px;letter-spacing:-0.15px;}
#tu_2492{left:335px;bottom:990px;}
#tv_2492{left:381px;bottom:990px;letter-spacing:-0.09px;}
#tw_2492{left:434px;bottom:990px;letter-spacing:-0.15px;}
#tx_2492{left:434px;bottom:973px;letter-spacing:-0.15px;}
#ty_2492{left:545px;bottom:990px;letter-spacing:-0.12px;}
#tz_2492{left:545px;bottom:973px;letter-spacing:-0.12px;}
#t10_2492{left:545px;bottom:956px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_2492{left:545px;bottom:940px;letter-spacing:-0.13px;}
#t12_2492{left:78px;bottom:917px;letter-spacing:-0.13px;}
#t13_2492{left:78px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_2492{left:78px;bottom:883px;letter-spacing:-0.15px;}
#t15_2492{left:335px;bottom:917px;}
#t16_2492{left:381px;bottom:917px;letter-spacing:-0.09px;}
#t17_2492{left:434px;bottom:917px;letter-spacing:-0.15px;}
#t18_2492{left:434px;bottom:900px;letter-spacing:-0.15px;}
#t19_2492{left:545px;bottom:917px;letter-spacing:-0.11px;}
#t1a_2492{left:545px;bottom:900px;letter-spacing:-0.12px;}
#t1b_2492{left:545px;bottom:883px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1c_2492{left:545px;bottom:866px;letter-spacing:-0.13px;}
#t1d_2492{left:78px;bottom:843px;letter-spacing:-0.13px;}
#t1e_2492{left:78px;bottom:826px;letter-spacing:-0.13px;}
#t1f_2492{left:78px;bottom:810px;letter-spacing:-0.15px;}
#t1g_2492{left:335px;bottom:843px;}
#t1h_2492{left:381px;bottom:843px;letter-spacing:-0.07px;}
#t1i_2492{left:435px;bottom:843px;letter-spacing:-0.14px;}
#t1j_2492{left:545px;bottom:843px;letter-spacing:-0.12px;}
#t1k_2492{left:545px;bottom:826px;letter-spacing:-0.12px;}
#t1l_2492{left:545px;bottom:810px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1m_2492{left:545px;bottom:793px;letter-spacing:-0.12px;}
#t1n_2492{left:83px;bottom:712px;letter-spacing:-0.14px;}
#t1o_2492{left:142px;bottom:712px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1p_2492{left:262px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_2492{left:417px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1r_2492{left:576px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1s_2492{left:737px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1t_2492{left:97px;bottom:687px;}
#t1u_2492{left:166px;bottom:687px;letter-spacing:-0.08px;}
#t1v_2492{left:245px;bottom:687px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_2492{left:409px;bottom:687px;letter-spacing:-0.12px;}
#t1x_2492{left:569px;bottom:687px;letter-spacing:-0.13px;}
#t1y_2492{left:758px;bottom:687px;letter-spacing:-0.12px;}

.s1_2492{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2492{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2492{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2492{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2492{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2492{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2492{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2492{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2492" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2492Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2492" style="-webkit-user-select: none;"><object width="935" height="1210" data="2492/2492.svg" type="image/svg+xml" id="pdf2492" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2492" class="t s1_2492">VPMADD52HUQ—Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit Products to 64-Bit Accumulators </span>
<span id="t2_2492" class="t s2_2492">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2492" class="t s1_2492">5-530 </span><span id="t4_2492" class="t s1_2492">Vol. 2C </span>
<span id="t5_2492" class="t s3_2492">VPMADD52HUQ—Packed Multiply of Unsigned 52-Bit Unsigned Integers and Add High 52-Bit </span>
<span id="t6_2492" class="t s3_2492">Products to 64-Bit Accumulators </span>
<span id="t7_2492" class="t s4_2492">Instruction Operand Encoding </span>
<span id="t8_2492" class="t s5_2492">Description </span>
<span id="t9_2492" class="t s6_2492">Multiplies packed unsigned 52-bit integers in each qword element of the first source operand (the second oper- </span>
<span id="ta_2492" class="t s6_2492">and) with the packed unsigned 52-bit integers in the corresponding elements of the second source operand (the </span>
<span id="tb_2492" class="t s6_2492">third operand) to form packed 104-bit intermediate results. The high 52-bit, unsigned integer of each 104-bit </span>
<span id="tc_2492" class="t s6_2492">product is added to the corresponding qword unsigned integer of the destination operand (the first operand) </span>
<span id="td_2492" class="t s6_2492">under the writemask k1. </span>
<span id="te_2492" class="t s6_2492">The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM reg- </span>
<span id="tf_2492" class="t s6_2492">ister, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory loca- </span>
<span id="tg_2492" class="t s6_2492">tion. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 64-bit </span>
<span id="th_2492" class="t s6_2492">granularity. </span>
<span id="ti_2492" class="t s7_2492">Opcode/ </span>
<span id="tj_2492" class="t s7_2492">Instruction </span>
<span id="tk_2492" class="t s7_2492">Op/ </span>
<span id="tl_2492" class="t s7_2492">En </span>
<span id="tm_2492" class="t s7_2492">32/64 </span>
<span id="tn_2492" class="t s7_2492">bit Mode </span>
<span id="to_2492" class="t s7_2492">Support </span>
<span id="tp_2492" class="t s7_2492">CPUID </span><span id="tq_2492" class="t s7_2492">Description </span>
<span id="tr_2492" class="t s8_2492">EVEX.128.66.0F38.W1 B5 /r </span>
<span id="ts_2492" class="t s8_2492">VPMADD52HUQ xmm1 {k1}{z}, xmm2, </span>
<span id="tt_2492" class="t s8_2492">xmm3/m128/m64bcst </span>
<span id="tu_2492" class="t s8_2492">A </span><span id="tv_2492" class="t s8_2492">V/V </span><span id="tw_2492" class="t s8_2492">AVX512_IFMA </span>
<span id="tx_2492" class="t s8_2492">AVX512VL </span>
<span id="ty_2492" class="t s8_2492">Multiply unsigned 52-bit integers in xmm2 and </span>
<span id="tz_2492" class="t s8_2492">xmm3/m128 and add the high 52 bits of the 104- </span>
<span id="t10_2492" class="t s8_2492">bit product to the qword unsigned integers in </span>
<span id="t11_2492" class="t s8_2492">xmm1 using writemask k1. </span>
<span id="t12_2492" class="t s8_2492">EVEX.256.66.0F38.W1 B5 /r </span>
<span id="t13_2492" class="t s8_2492">VPMADD52HUQ ymm1 {k1}{z}, ymm2, </span>
<span id="t14_2492" class="t s8_2492">ymm3/m256/m64bcst </span>
<span id="t15_2492" class="t s8_2492">A </span><span id="t16_2492" class="t s8_2492">V/V </span><span id="t17_2492" class="t s8_2492">AVX512_IFMA </span>
<span id="t18_2492" class="t s8_2492">AVX512VL </span>
<span id="t19_2492" class="t s8_2492">Multiply unsigned 52-bit integers in ymm2 and </span>
<span id="t1a_2492" class="t s8_2492">ymm3/m256 and add the high 52 bits of the 104- </span>
<span id="t1b_2492" class="t s8_2492">bit product to the qword unsigned integers in </span>
<span id="t1c_2492" class="t s8_2492">ymm1 using writemask k1. </span>
<span id="t1d_2492" class="t s8_2492">EVEX.512.66.0F38.W1 B5 /r </span>
<span id="t1e_2492" class="t s8_2492">VPMADD52HUQ zmm1 {k1}{z}, zmm2, </span>
<span id="t1f_2492" class="t s8_2492">zmm3/m512/m64bcst </span>
<span id="t1g_2492" class="t s8_2492">A </span><span id="t1h_2492" class="t s8_2492">V/V </span><span id="t1i_2492" class="t s8_2492">AVX512_IFMA </span><span id="t1j_2492" class="t s8_2492">Multiply unsigned 52-bit integers in zmm2 and </span>
<span id="t1k_2492" class="t s8_2492">zmm3/m512 and add the high 52 bits of the 104- </span>
<span id="t1l_2492" class="t s8_2492">bit product to the qword unsigned integers in </span>
<span id="t1m_2492" class="t s8_2492">zmm1 using writemask k1. </span>
<span id="t1n_2492" class="t s7_2492">Op/En </span><span id="t1o_2492" class="t s7_2492">Tuple Type </span><span id="t1p_2492" class="t s7_2492">Operand 1 </span><span id="t1q_2492" class="t s7_2492">Operand 2 </span><span id="t1r_2492" class="t s7_2492">Operand 3 </span><span id="t1s_2492" class="t s7_2492">Operand 4 </span>
<span id="t1t_2492" class="t s8_2492">A </span><span id="t1u_2492" class="t s8_2492">Full </span><span id="t1v_2492" class="t s8_2492">ModRM:reg (r, w) </span><span id="t1w_2492" class="t s8_2492">EVEX.vvvv (r) </span><span id="t1x_2492" class="t s8_2492">ModRM:r/m(r) </span><span id="t1y_2492" class="t s8_2492">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
