name: DFSDM
description: "Digital filter for sigma delta\n      modulators"
groupName: DFSDM
registers:
  - name: CHCFG0R1
    displayName: CHCFG0R1
    description: "DFSDM channel configuration 0 register\n          1"
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              0"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              0"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              0"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              0"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 0 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              0"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG1R1
    displayName: CHCFG1R1
    description: "DFSDM channel configuration 1 register\n          1"
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              1"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              1"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              1"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              1"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 1 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              1"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG2R1
    displayName: CHCFG2R1
    description: "DFSDM channel configuration 2 register\n          1"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              2"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              2"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              2"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              2"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 2 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              2"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG3R1
    displayName: CHCFG3R1
    description: "DFSDM channel configuration 3 register\n          1"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              3"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              3"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              3"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              3"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 3 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              3"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG4R1
    displayName: CHCFG4R1
    description: "DFSDM channel configuration 4 register\n          1"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              4"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              4"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              4"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              4"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 4 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              4"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG5R1
    displayName: CHCFG5R1
    description: "DFSDM channel configuration 5 register\n          1"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              5"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              5"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              5"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              5"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 5 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              5"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG6R1
    displayName: CHCFG6R1
    description: "DFSDM channel configuration 6 register\n          1"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              6"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              6"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              6"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              6"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 6 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              6"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG7R1
    displayName: CHCFG7R1
    description: "DFSDM channel configuration 7 register\n          1"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SITP
        description: "Serial interface type for channel\n              7"
        bitOffset: 0
        bitWidth: 2
      - name: SPICKSEL
        description: "SPI clock select for channel\n              7"
        bitOffset: 2
        bitWidth: 2
      - name: SCDEN
        description: "Short-circuit detector enable on channel\n              7"
        bitOffset: 5
        bitWidth: 1
      - name: CKABEN
        description: "Clock absence detector enable on channel\n              7"
        bitOffset: 6
        bitWidth: 1
      - name: CHEN
        description: Channel 7 enable
        bitOffset: 7
        bitWidth: 1
      - name: CHINSEL
        description: Channel inputs selection
        bitOffset: 8
        bitWidth: 1
      - name: DATMPX
        description: "Input data multiplexer for channel\n              7"
        bitOffset: 12
        bitWidth: 2
      - name: DATPACK
        description: "Data packing mode in DFSDM_CHDATINyR\n              register"
        bitOffset: 14
        bitWidth: 2
      - name: CKOUTDIV
        description: "Output serial clock\n              divider"
        bitOffset: 16
        bitWidth: 8
      - name: CKOUTSRC
        description: "Output serial clock source\n              selection"
        bitOffset: 30
        bitWidth: 1
      - name: DFSDMEN
        description: "Global enable for DFSDM\n              interface"
        bitOffset: 31
        bitWidth: 1
  - name: CHCFG0R2
    displayName: CHCFG0R2
    description: "DFSDM channel configuration 0 register\n          2"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              0"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              0"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG1R2
    displayName: CHCFG1R2
    description: "DFSDM channel configuration 1 register\n          2"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              1"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              1"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG2R2
    displayName: CHCFG2R2
    description: "DFSDM channel configuration 2 register\n          2"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              2"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              2"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG3R2
    displayName: CHCFG3R2
    description: "DFSDM channel configuration 3 register\n          2"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              3"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              3"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG4R2
    displayName: CHCFG4R2
    description: "DFSDM channel configuration 4 register\n          2"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              4"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              4"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG5R2
    displayName: CHCFG5R2
    description: "DFSDM channel configuration 5 register\n          2"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              5"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              5"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG6R2
    displayName: CHCFG6R2
    description: "DFSDM channel configuration 6 register\n          2"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              6"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              6"
        bitOffset: 8
        bitWidth: 24
  - name: CHCFG7R2
    displayName: CHCFG7R2
    description: "DFSDM channel configuration 7 register\n          2"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTRBS
        description: "Data right bit-shift for channel\n              7"
        bitOffset: 3
        bitWidth: 5
      - name: OFFSET
        description: "24-bit calibration offset for channel\n              7"
        bitOffset: 8
        bitWidth: 24
  - name: AWSCD0R
    displayName: AWSCD0R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 0"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 0"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 0"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 0"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD1R
    displayName: AWSCD1R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 1"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 1"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 1"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 1"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD2R
    displayName: AWSCD2R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 2"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 2"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 2"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 2"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD3R
    displayName: AWSCD3R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 3"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 3"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 3"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 3"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD4R
    displayName: AWSCD4R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 4"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 4"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 4"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 4"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD5R
    displayName: AWSCD5R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 5"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 5"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 5"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 5"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD6R
    displayName: AWSCD6R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 6"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 6"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 6"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 6"
        bitOffset: 22
        bitWidth: 2
  - name: AWSCD7R
    displayName: AWSCD7R
    description: "DFSDM analog watchdog and short-circuit\n          detector register"
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCDT
        description: "short-circuit detector threshold for\n              channel 7"
        bitOffset: 0
        bitWidth: 8
      - name: BKSCD
        description: "Break signal assignment for\n              short-circuit detector on channel 7"
        bitOffset: 12
        bitWidth: 4
      - name: AWFOSR
        description: "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 7"
        bitOffset: 16
        bitWidth: 5
      - name: AWFORD
        description: "Analog watchdog Sinc filter order on\n              channel 7"
        bitOffset: 22
        bitWidth: 2
  - name: CHWDAT0R
    displayName: CHWDAT0R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 96
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT1R
    displayName: CHWDAT1R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 100
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT2R
    displayName: CHWDAT2R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 104
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT3R
    displayName: CHWDAT3R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 108
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT4R
    displayName: CHWDAT4R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 112
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT5R
    displayName: CHWDAT5R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 116
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT6R
    displayName: CHWDAT6R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 120
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHWDAT7R
    displayName: CHWDAT7R
    description: "DFSDM channel watchdog filter data\n          register"
    addressOffset: 124
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: WDATA
        description: "Input channel y watchdog\n              data"
        bitOffset: 0
        bitWidth: 16
  - name: CHDATIN0R
    displayName: CHDATIN0R
    description: "DFSDM channel data input\n          register"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 0
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 1
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN1R
    displayName: CHDATIN1R
    description: "DFSDM channel data input\n          register"
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 1
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 2
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN2R
    displayName: CHDATIN2R
    description: "DFSDM channel data input\n          register"
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 2
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 3
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN3R
    displayName: CHDATIN3R
    description: "DFSDM channel data input\n          register"
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 3
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 4
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN4R
    displayName: CHDATIN4R
    description: "DFSDM channel data input\n          register"
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 4
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 5
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN5R
    displayName: CHDATIN5R
    description: "DFSDM channel data input\n          register"
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 5
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 6
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN6R
    displayName: CHDATIN6R
    description: "DFSDM channel data input\n          register"
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 6
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 7
        bitOffset: 16
        bitWidth: 16
  - name: CHDATIN7R
    displayName: CHDATIN7R
    description: "DFSDM channel data input\n          register"
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: INDAT0
        description: Input data for channel 7
        bitOffset: 0
        bitWidth: 16
      - name: INDAT1
        description: Input data for channel 8
        bitOffset: 16
        bitWidth: 16
  - name: CR1
    displayName: CR1
    description: DFSDM control register 1
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DFEN
        description: DFSDM enable
        bitOffset: 0
        bitWidth: 1
      - name: JSWSTART
        description: "Start a conversion of the injected group\n              of channels"
        bitOffset: 1
        bitWidth: 1
      - name: JSYNC
        description: "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
        bitOffset: 3
        bitWidth: 1
      - name: JSCAN
        description: "Scanning conversion mode for injected\n              conversions"
        bitOffset: 4
        bitWidth: 1
      - name: JDMAEN
        description: "DMA channel enabled to read data for the\n              injected channel group"
        bitOffset: 5
        bitWidth: 1
      - name: JEXTSEL
        description: "Trigger signal selection for launching\n              injected conversions"
        bitOffset: 8
        bitWidth: 5
      - name: JEXTEN
        description: "Trigger enable and trigger edge\n              selection for injected conversions"
        bitOffset: 13
        bitWidth: 2
      - name: RSWSTART
        description: "Software start of a conversion on the\n              regular channel"
        bitOffset: 17
        bitWidth: 1
      - name: RCONT
        description: "Continuous mode selection for regular\n              conversions"
        bitOffset: 18
        bitWidth: 1
      - name: RSYNC
        description: "Launch regular conversion synchronously\n              with DFSDM0"
        bitOffset: 19
        bitWidth: 1
      - name: RDMAEN
        description: "DMA channel enabled to read data for the\n              regular conversion"
        bitOffset: 21
        bitWidth: 1
      - name: RCH
        description: Regular channel selection
        bitOffset: 24
        bitWidth: 3
      - name: FAST
        description: "Fast conversion mode selection for\n              regular conversions"
        bitOffset: 29
        bitWidth: 1
      - name: AWFSEL
        description: "Analog watchdog fast mode\n              select"
        bitOffset: 30
        bitWidth: 1
  - name: CR1
    displayName: CR1
    description: DFSDM control register 1
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DFEN
        description: DFSDM enable
        bitOffset: 0
        bitWidth: 1
      - name: JSWSTART
        description: "Start a conversion of the injected group\n              of channels"
        bitOffset: 1
        bitWidth: 1
      - name: JSYNC
        description: "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
        bitOffset: 3
        bitWidth: 1
      - name: JSCAN
        description: "Scanning conversion mode for injected\n              conversions"
        bitOffset: 4
        bitWidth: 1
      - name: JDMAEN
        description: "DMA channel enabled to read data for the\n              injected channel group"
        bitOffset: 5
        bitWidth: 1
      - name: JEXTSEL
        description: "Trigger signal selection for launching\n              injected conversions"
        bitOffset: 8
        bitWidth: 5
      - name: JEXTEN
        description: "Trigger enable and trigger edge\n              selection for injected conversions"
        bitOffset: 13
        bitWidth: 2
      - name: RSWSTART
        description: "Software start of a conversion on the\n              regular channel"
        bitOffset: 17
        bitWidth: 1
      - name: RCONT
        description: "Continuous mode selection for regular\n              conversions"
        bitOffset: 18
        bitWidth: 1
      - name: RSYNC
        description: "Launch regular conversion synchronously\n              with DFSDM0"
        bitOffset: 19
        bitWidth: 1
      - name: RDMAEN
        description: "DMA channel enabled to read data for the\n              regular conversion"
        bitOffset: 21
        bitWidth: 1
      - name: RCH
        description: Regular channel selection
        bitOffset: 24
        bitWidth: 3
      - name: FAST
        description: "Fast conversion mode selection for\n              regular conversions"
        bitOffset: 29
        bitWidth: 1
      - name: AWFSEL
        description: "Analog watchdog fast mode\n              select"
        bitOffset: 30
        bitWidth: 1
  - name: CR1
    displayName: CR1
    description: DFSDM control register 1
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DFEN
        description: DFSDM enable
        bitOffset: 0
        bitWidth: 1
      - name: JSWSTART
        description: "Start a conversion of the injected group\n              of channels"
        bitOffset: 1
        bitWidth: 1
      - name: JSYNC
        description: "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
        bitOffset: 3
        bitWidth: 1
      - name: JSCAN
        description: "Scanning conversion mode for injected\n              conversions"
        bitOffset: 4
        bitWidth: 1
      - name: JDMAEN
        description: "DMA channel enabled to read data for the\n              injected channel group"
        bitOffset: 5
        bitWidth: 1
      - name: JEXTSEL
        description: "Trigger signal selection for launching\n              injected conversions"
        bitOffset: 8
        bitWidth: 5
      - name: JEXTEN
        description: "Trigger enable and trigger edge\n              selection for injected conversions"
        bitOffset: 13
        bitWidth: 2
      - name: RSWSTART
        description: "Software start of a conversion on the\n              regular channel"
        bitOffset: 17
        bitWidth: 1
      - name: RCONT
        description: "Continuous mode selection for regular\n              conversions"
        bitOffset: 18
        bitWidth: 1
      - name: RSYNC
        description: "Launch regular conversion synchronously\n              with DFSDM0"
        bitOffset: 19
        bitWidth: 1
      - name: RDMAEN
        description: "DMA channel enabled to read data for the\n              regular conversion"
        bitOffset: 21
        bitWidth: 1
      - name: RCH
        description: Regular channel selection
        bitOffset: 24
        bitWidth: 3
      - name: FAST
        description: "Fast conversion mode selection for\n              regular conversions"
        bitOffset: 29
        bitWidth: 1
      - name: AWFSEL
        description: "Analog watchdog fast mode\n              select"
        bitOffset: 30
        bitWidth: 1
  - name: CR1
    displayName: CR1
    description: DFSDM control register 1
    addressOffset: 172
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DFEN
        description: DFSDM enable
        bitOffset: 0
        bitWidth: 1
      - name: JSWSTART
        description: "Start a conversion of the injected group\n              of channels"
        bitOffset: 1
        bitWidth: 1
      - name: JSYNC
        description: "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
        bitOffset: 3
        bitWidth: 1
      - name: JSCAN
        description: "Scanning conversion mode for injected\n              conversions"
        bitOffset: 4
        bitWidth: 1
      - name: JDMAEN
        description: "DMA channel enabled to read data for the\n              injected channel group"
        bitOffset: 5
        bitWidth: 1
      - name: JEXTSEL
        description: "Trigger signal selection for launching\n              injected conversions"
        bitOffset: 8
        bitWidth: 5
      - name: JEXTEN
        description: "Trigger enable and trigger edge\n              selection for injected conversions"
        bitOffset: 13
        bitWidth: 2
      - name: RSWSTART
        description: "Software start of a conversion on the\n              regular channel"
        bitOffset: 17
        bitWidth: 1
      - name: RCONT
        description: "Continuous mode selection for regular\n              conversions"
        bitOffset: 18
        bitWidth: 1
      - name: RSYNC
        description: "Launch regular conversion synchronously\n              with DFSDM0"
        bitOffset: 19
        bitWidth: 1
      - name: RDMAEN
        description: "DMA channel enabled to read data for the\n              regular conversion"
        bitOffset: 21
        bitWidth: 1
      - name: RCH
        description: Regular channel selection
        bitOffset: 24
        bitWidth: 3
      - name: FAST
        description: "Fast conversion mode selection for\n              regular conversions"
        bitOffset: 29
        bitWidth: 1
      - name: AWFSEL
        description: "Analog watchdog fast mode\n              select"
        bitOffset: 30
        bitWidth: 1
  - name: CR2
    displayName: CR2
    description: DFSDM control register 2
    addressOffset: 176
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JEOCIE
        description: "Injected end of conversion interrupt\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: REOCIE
        description: "Regular end of conversion interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRIE
        description: "Injected data overrun interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRIE
        description: "Regular data overrun interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: AWDIE
        description: "Analog watchdog interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: SCDIE
        description: "Short-circuit detector interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: CKABIE
        description: "Clock absence interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: EXCH
        description: "Extremes detector channel\n              selection"
        bitOffset: 8
        bitWidth: 8
      - name: AWDCH
        description: "Analog watchdog channel\n              selection"
        bitOffset: 16
        bitWidth: 8
  - name: CR2
    displayName: CR2
    description: DFSDM control register 2
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JEOCIE
        description: "Injected end of conversion interrupt\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: REOCIE
        description: "Regular end of conversion interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRIE
        description: "Injected data overrun interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRIE
        description: "Regular data overrun interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: AWDIE
        description: "Analog watchdog interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: SCDIE
        description: "Short-circuit detector interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: CKABIE
        description: "Clock absence interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: EXCH
        description: "Extremes detector channel\n              selection"
        bitOffset: 8
        bitWidth: 8
      - name: AWDCH
        description: "Analog watchdog channel\n              selection"
        bitOffset: 16
        bitWidth: 8
  - name: CR2
    displayName: CR2
    description: DFSDM control register 2
    addressOffset: 184
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JEOCIE
        description: "Injected end of conversion interrupt\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: REOCIE
        description: "Regular end of conversion interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRIE
        description: "Injected data overrun interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRIE
        description: "Regular data overrun interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: AWDIE
        description: "Analog watchdog interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: SCDIE
        description: "Short-circuit detector interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: CKABIE
        description: "Clock absence interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: EXCH
        description: "Extremes detector channel\n              selection"
        bitOffset: 8
        bitWidth: 8
      - name: AWDCH
        description: "Analog watchdog channel\n              selection"
        bitOffset: 16
        bitWidth: 8
  - name: CR2
    displayName: CR2
    description: DFSDM control register 2
    addressOffset: 188
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JEOCIE
        description: "Injected end of conversion interrupt\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: REOCIE
        description: "Regular end of conversion interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRIE
        description: "Injected data overrun interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRIE
        description: "Regular data overrun interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: AWDIE
        description: "Analog watchdog interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: SCDIE
        description: "Short-circuit detector interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: CKABIE
        description: "Clock absence interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: EXCH
        description: "Extremes detector channel\n              selection"
        bitOffset: 8
        bitWidth: 8
      - name: AWDCH
        description: "Analog watchdog channel\n              selection"
        bitOffset: 16
        bitWidth: 8
  - name: ISR
    displayName: ISR
    description: "DFSDM interrupt and status\n          register"
    addressOffset: 192
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JEOCF
        description: "End of injected conversion\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: REOCF
        description: "End of regular conversion\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRF
        description: "Injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRF
        description: "Regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: AWDF
        description: Analog watchdog
        bitOffset: 4
        bitWidth: 1
      - name: JCIP
        description: "Injected conversion in progress\n              status"
        bitOffset: 13
        bitWidth: 1
      - name: RCIP
        description: "Regular conversion in progress\n              status"
        bitOffset: 14
        bitWidth: 1
      - name: CKABF
        description: Clock absence flag
        bitOffset: 16
        bitWidth: 8
      - name: SCDF
        description: "short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ISR
    displayName: ISR
    description: "DFSDM interrupt and status\n          register"
    addressOffset: 196
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JEOCF
        description: "End of injected conversion\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: REOCF
        description: "End of regular conversion\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRF
        description: "Injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRF
        description: "Regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: AWDF
        description: Analog watchdog
        bitOffset: 4
        bitWidth: 1
      - name: JCIP
        description: "Injected conversion in progress\n              status"
        bitOffset: 13
        bitWidth: 1
      - name: RCIP
        description: "Regular conversion in progress\n              status"
        bitOffset: 14
        bitWidth: 1
      - name: CKABF
        description: Clock absence flag
        bitOffset: 16
        bitWidth: 8
      - name: SCDF
        description: "short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ISR
    displayName: ISR
    description: "DFSDM interrupt and status\n          register"
    addressOffset: 200
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JEOCF
        description: "End of injected conversion\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: REOCF
        description: "End of regular conversion\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRF
        description: "Injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRF
        description: "Regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: AWDF
        description: Analog watchdog
        bitOffset: 4
        bitWidth: 1
      - name: JCIP
        description: "Injected conversion in progress\n              status"
        bitOffset: 13
        bitWidth: 1
      - name: RCIP
        description: "Regular conversion in progress\n              status"
        bitOffset: 14
        bitWidth: 1
      - name: CKABF
        description: Clock absence flag
        bitOffset: 16
        bitWidth: 8
      - name: SCDF
        description: "short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ISR
    displayName: ISR
    description: "DFSDM interrupt and status\n          register"
    addressOffset: 204
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JEOCF
        description: "End of injected conversion\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: REOCF
        description: "End of regular conversion\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: JOVRF
        description: "Injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: ROVRF
        description: "Regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: AWDF
        description: Analog watchdog
        bitOffset: 4
        bitWidth: 1
      - name: JCIP
        description: "Injected conversion in progress\n              status"
        bitOffset: 13
        bitWidth: 1
      - name: RCIP
        description: "Regular conversion in progress\n              status"
        bitOffset: 14
        bitWidth: 1
      - name: CKABF
        description: Clock absence flag
        bitOffset: 16
        bitWidth: 8
      - name: SCDF
        description: "short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ICR
    displayName: ICR
    description: "DFSDM interrupt flag clear\n          register"
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRJOVRF
        description: "Clear the injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: CLRROVRF
        description: "Clear the regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: CLRCKABF
        description: "Clear the clock absence\n              flag"
        bitOffset: 16
        bitWidth: 8
      - name: CLRSCDF
        description: "Clear the short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ICR
    displayName: ICR
    description: "DFSDM interrupt flag clear\n          register"
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRJOVRF
        description: "Clear the injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: CLRROVRF
        description: "Clear the regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: CLRCKABF
        description: "Clear the clock absence\n              flag"
        bitOffset: 16
        bitWidth: 8
      - name: CLRSCDF
        description: "Clear the short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ICR
    displayName: ICR
    description: "DFSDM interrupt flag clear\n          register"
    addressOffset: 216
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRJOVRF
        description: "Clear the injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: CLRROVRF
        description: "Clear the regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: CLRCKABF
        description: "Clear the clock absence\n              flag"
        bitOffset: 16
        bitWidth: 8
      - name: CLRSCDF
        description: "Clear the short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: ICR
    displayName: ICR
    description: "DFSDM interrupt flag clear\n          register"
    addressOffset: 220
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRJOVRF
        description: "Clear the injected conversion overrun\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: CLRROVRF
        description: "Clear the regular conversion overrun\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: CLRCKABF
        description: "Clear the clock absence\n              flag"
        bitOffset: 16
        bitWidth: 8
      - name: CLRSCDF
        description: "Clear the short-circuit detector\n              flag"
        bitOffset: 24
        bitWidth: 8
  - name: JCHGR
    displayName: JCHGR
    description: "DFSDM injected channel group selection\n          register"
    addressOffset: 224
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JCHG
        description: "Injected channel group\n              selection"
        bitOffset: 0
        bitWidth: 8
  - name: JCHGR
    displayName: JCHGR
    description: "DFSDM injected channel group selection\n          register"
    addressOffset: 228
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JCHG
        description: "Injected channel group\n              selection"
        bitOffset: 0
        bitWidth: 8
  - name: JCHGR
    displayName: JCHGR
    description: "DFSDM injected channel group selection\n          register"
    addressOffset: 232
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JCHG
        description: "Injected channel group\n              selection"
        bitOffset: 0
        bitWidth: 8
  - name: JCHGR
    displayName: JCHGR
    description: "DFSDM injected channel group selection\n          register"
    addressOffset: 236
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JCHG
        description: "Injected channel group\n              selection"
        bitOffset: 0
        bitWidth: 8
  - name: FCR
    displayName: FCR
    description: DFSDM filter control register
    addressOffset: 240
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOSR
        description: "Integrator oversampling ratio (averaging\n              length)"
        bitOffset: 0
        bitWidth: 8
      - name: FOSR
        description: "Sinc filter oversampling ratio\n              (decimation rate)"
        bitOffset: 16
        bitWidth: 10
      - name: FORD
        description: Sinc filter order
        bitOffset: 29
        bitWidth: 3
  - name: FCR
    displayName: FCR
    description: DFSDM filter control register
    addressOffset: 244
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOSR
        description: "Integrator oversampling ratio (averaging\n              length)"
        bitOffset: 0
        bitWidth: 8
      - name: FOSR
        description: "Sinc filter oversampling ratio\n              (decimation rate)"
        bitOffset: 16
        bitWidth: 10
      - name: FORD
        description: Sinc filter order
        bitOffset: 29
        bitWidth: 3
  - name: FCR
    displayName: FCR
    description: DFSDM filter control register
    addressOffset: 248
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOSR
        description: "Integrator oversampling ratio (averaging\n              length)"
        bitOffset: 0
        bitWidth: 8
      - name: FOSR
        description: "Sinc filter oversampling ratio\n              (decimation rate)"
        bitOffset: 16
        bitWidth: 10
      - name: FORD
        description: Sinc filter order
        bitOffset: 29
        bitWidth: 3
  - name: FCR
    displayName: FCR
    description: DFSDM filter control register
    addressOffset: 252
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOSR
        description: "Integrator oversampling ratio (averaging\n              length)"
        bitOffset: 0
        bitWidth: 8
      - name: FOSR
        description: "Sinc filter oversampling ratio\n              (decimation rate)"
        bitOffset: 16
        bitWidth: 10
      - name: FORD
        description: Sinc filter order
        bitOffset: 29
        bitWidth: 3
  - name: JDATAR
    displayName: JDATAR
    description: "DFSDM data register for injected\n          group"
    addressOffset: 256
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATACH
        description: "Injected channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: JDATA
        description: "Injected group conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: JDATAR
    displayName: JDATAR
    description: "DFSDM data register for injected\n          group"
    addressOffset: 260
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATACH
        description: "Injected channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: JDATA
        description: "Injected group conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: JDATAR
    displayName: JDATAR
    description: "DFSDM data register for injected\n          group"
    addressOffset: 264
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATACH
        description: "Injected channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: JDATA
        description: "Injected group conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: JDATAR
    displayName: JDATAR
    description: "DFSDM data register for injected\n          group"
    addressOffset: 268
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATACH
        description: "Injected channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: JDATA
        description: "Injected group conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: RDATAR
    displayName: RDATAR
    description: "DFSDM data register for the regular\n          channel"
    addressOffset: 272
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RDATACH
        description: "Regular channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: RPEND
        description: "Regular channel pending\n              data"
        bitOffset: 4
        bitWidth: 1
      - name: RDATA
        description: "Regular channel conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: RDATAR
    displayName: RDATAR
    description: "DFSDM data register for the regular\n          channel"
    addressOffset: 276
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RDATACH
        description: "Regular channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: RPEND
        description: "Regular channel pending\n              data"
        bitOffset: 4
        bitWidth: 1
      - name: RDATA
        description: "Regular channel conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: RDATAR
    displayName: RDATAR
    description: "DFSDM data register for the regular\n          channel"
    addressOffset: 280
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RDATACH
        description: "Regular channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: RPEND
        description: "Regular channel pending\n              data"
        bitOffset: 4
        bitWidth: 1
      - name: RDATA
        description: "Regular channel conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: RDATAR
    displayName: RDATAR
    description: "DFSDM data register for the regular\n          channel"
    addressOffset: 284
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RDATACH
        description: "Regular channel most recently\n              converted"
        bitOffset: 0
        bitWidth: 3
      - name: RPEND
        description: "Regular channel pending\n              data"
        bitOffset: 4
        bitWidth: 1
      - name: RDATA
        description: "Regular channel conversion\n              data"
        bitOffset: 8
        bitWidth: 24
  - name: AWHTR
    displayName: AWHTR
    description: "DFSDM analog watchdog high threshold\n          register"
    addressOffset: 288
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWH
        description: "Break signal assignment to analog\n              watchdog high threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWHT
        description: "Analog watchdog high\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWHTR
    displayName: AWHTR
    description: "DFSDM analog watchdog high threshold\n          register"
    addressOffset: 292
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWH
        description: "Break signal assignment to analog\n              watchdog high threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWHT
        description: "Analog watchdog high\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWHTR
    displayName: AWHTR
    description: "DFSDM analog watchdog high threshold\n          register"
    addressOffset: 296
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWH
        description: "Break signal assignment to analog\n              watchdog high threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWHT
        description: "Analog watchdog high\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWHTR
    displayName: AWHTR
    description: "DFSDM analog watchdog high threshold\n          register"
    addressOffset: 300
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWH
        description: "Break signal assignment to analog\n              watchdog high threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWHT
        description: "Analog watchdog high\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWLTR
    displayName: AWLTR
    description: "DFSDM analog watchdog low threshold\n          register"
    addressOffset: 304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWL
        description: "Break signal assignment to analog\n              watchdog low threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWLT
        description: "Analog watchdog low\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWLTR
    displayName: AWLTR
    description: "DFSDM analog watchdog low threshold\n          register"
    addressOffset: 308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWL
        description: "Break signal assignment to analog\n              watchdog low threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWLT
        description: "Analog watchdog low\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWLTR
    displayName: AWLTR
    description: "DFSDM analog watchdog low threshold\n          register"
    addressOffset: 312
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWL
        description: "Break signal assignment to analog\n              watchdog low threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWLT
        description: "Analog watchdog low\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWLTR
    displayName: AWLTR
    description: "DFSDM analog watchdog low threshold\n          register"
    addressOffset: 316
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BKAWL
        description: "Break signal assignment to analog\n              watchdog low threshold event"
        bitOffset: 0
        bitWidth: 4
      - name: AWLT
        description: "Analog watchdog low\n              threshold"
        bitOffset: 8
        bitWidth: 24
  - name: AWSR
    displayName: AWSR
    description: "DFSDM analog watchdog status\n          register"
    addressOffset: 320
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AWLTF
        description: "Analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: AWHTF
        description: "Analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWSR
    displayName: AWSR
    description: "DFSDM analog watchdog status\n          register"
    addressOffset: 324
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AWLTF
        description: "Analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: AWHTF
        description: "Analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWSR
    displayName: AWSR
    description: "DFSDM analog watchdog status\n          register"
    addressOffset: 328
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AWLTF
        description: "Analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: AWHTF
        description: "Analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWSR
    displayName: AWSR
    description: "DFSDM analog watchdog status\n          register"
    addressOffset: 332
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AWLTF
        description: "Analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: AWHTF
        description: "Analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWCFR
    displayName: AWCFR
    description: "DFSDM analog watchdog clear flag\n          register"
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRAWLTF
        description: "Clear the analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: CLRAWHTF
        description: "Clear the analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWCFR
    displayName: AWCFR
    description: "DFSDM analog watchdog clear flag\n          register"
    addressOffset: 340
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRAWLTF
        description: "Clear the analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: CLRAWHTF
        description: "Clear the analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWCFR
    displayName: AWCFR
    description: "DFSDM analog watchdog clear flag\n          register"
    addressOffset: 344
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRAWLTF
        description: "Clear the analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: CLRAWHTF
        description: "Clear the analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: AWCFR
    displayName: AWCFR
    description: "DFSDM analog watchdog clear flag\n          register"
    addressOffset: 348
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLRAWLTF
        description: "Clear the analog watchdog low threshold\n              flag"
        bitOffset: 0
        bitWidth: 8
      - name: CLRAWHTF
        description: "Clear the analog watchdog high threshold\n              flag"
        bitOffset: 8
        bitWidth: 8
  - name: EXMAX
    displayName: EXMAX
    description: "DFSDM Extremes detector maximum\n          register"
    addressOffset: 352
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMAXCH
        description: "Extremes detector maximum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMAX
        description: "Extremes detector maximum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMAX
    displayName: EXMAX
    description: "DFSDM Extremes detector maximum\n          register"
    addressOffset: 356
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMAXCH
        description: "Extremes detector maximum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMAX
        description: "Extremes detector maximum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMAX
    displayName: EXMAX
    description: "DFSDM Extremes detector maximum\n          register"
    addressOffset: 360
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMAXCH
        description: "Extremes detector maximum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMAX
        description: "Extremes detector maximum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMAX
    displayName: EXMAX
    description: "DFSDM Extremes detector maximum\n          register"
    addressOffset: 364
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMAXCH
        description: "Extremes detector maximum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMAX
        description: "Extremes detector maximum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMIN
    displayName: EXMIN
    description: "DFSDM Extremes detector minimum\n          register"
    addressOffset: 368
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMINCH
        description: "Extremes detector minimum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMIN
        description: "Extremes detector minimum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMIN
    displayName: EXMIN
    description: "DFSDM Extremes detector minimum\n          register"
    addressOffset: 372
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMINCH
        description: "Extremes detector minimum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMIN
        description: "Extremes detector minimum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMIN
    displayName: EXMIN
    description: "DFSDM Extremes detector minimum\n          register"
    addressOffset: 376
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMINCH
        description: "Extremes detector minimum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMIN
        description: "Extremes detector minimum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: EXMIN
    displayName: EXMIN
    description: "DFSDM Extremes detector minimum\n          register"
    addressOffset: 380
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: EXMINCH
        description: "Extremes detector minimum data\n              channel"
        bitOffset: 0
        bitWidth: 3
      - name: EXMIN
        description: "Extremes detector minimum\n              value"
        bitOffset: 8
        bitWidth: 24
  - name: CNVTIMR
    displayName: CNVTIMR
    description: "DFSDM conversion timer\n          register"
    addressOffset: 384
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CNVCNT
        description: "28-bit timer counting conversion\n              time"
        bitOffset: 4
        bitWidth: 28
  - name: CNVTIMR
    displayName: CNVTIMR
    description: "DFSDM conversion timer\n          register"
    addressOffset: 388
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CNVCNT
        description: "28-bit timer counting conversion\n              time"
        bitOffset: 4
        bitWidth: 28
  - name: CNVTIMR
    displayName: CNVTIMR
    description: "DFSDM conversion timer\n          register"
    addressOffset: 392
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CNVCNT
        description: "28-bit timer counting conversion\n              time"
        bitOffset: 4
        bitWidth: 28
  - name: CNVTIMR
    displayName: CNVTIMR
    description: "DFSDM conversion timer\n          register"
    addressOffset: 396
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CNVCNT
        description: "28-bit timer counting conversion\n              time"
        bitOffset: 4
        bitWidth: 28
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: FLT3
    description: DFSDM1 filter 3 interrupt
  - name: FLT2
    description: DFSDM1 filter 2 interrupt
  - name: FLT1
    description: DFSDM1 filter 1 interrupt
  - name: FLT0
    description: DFSDM1 filter 0 interrupt
