Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 25 14:53:31 2024
| Host         : CB195-UL-33 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/top_level_0/U0/clock_en5ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.385    -1321.988                     28                  644        0.174        0.000                      0                  644        9.500        0.000                       0                   313  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -47.385    -1321.988                     28                  497        0.174        0.000                      0                  497        9.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.045        0.000                      0                  147        0.585        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack      -47.385ns,  Total Violation    -1321.988ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.385ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.922ns  (logic 40.534ns (60.569%)  route 26.388ns (39.431%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.651    69.536    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y62         LUT6 (Prop_lut6_I0_O)        0.373    69.909 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    69.909    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[21]_i_1_n_0
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Setup_fdce_C_D)        0.032    22.524    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         22.524    
                         arrival time                         -69.909    
  -------------------------------------------------------------------
                         slack                                -47.385    

Slack (VIOLATED) :        -47.381ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.917ns  (logic 40.534ns (60.574%)  route 26.383ns (39.426%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.646    69.531    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y62         LUT6 (Prop_lut6_I0_O)        0.373    69.904 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    69.904    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[22]_i_1_n_0
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Setup_fdce_C_D)        0.031    22.523    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -69.904    
  -------------------------------------------------------------------
                         slack                                -47.381    

Slack (VIOLATED) :        -47.356ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.892ns  (logic 40.534ns (60.597%)  route 26.358ns (39.403%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.620    69.505    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.373    69.878 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    69.878    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[23]_i_1_n_0
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Setup_fdce_C_D)        0.032    22.523    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -69.879    
  -------------------------------------------------------------------
                         slack                                -47.356    

Slack (VIOLATED) :        -47.352ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.886ns  (logic 40.534ns (60.601%)  route 26.353ns (39.399%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.615    69.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.373    69.873 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    69.873    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[24]_i_1_n_0
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Setup_fdce_C_D)        0.031    22.522    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -69.873    
  -------------------------------------------------------------------
                         slack                                -47.352    

Slack (VIOLATED) :        -47.323ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.855ns  (logic 40.534ns (60.629%)  route 26.321ns (39.371%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.584    69.469    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.373    69.842 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    69.842    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[17]_i_1_n_0
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Setup_fdce_C_D)        0.029    22.520    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         22.520    
                         arrival time                         -69.842    
  -------------------------------------------------------------------
                         slack                                -47.323    

Slack (VIOLATED) :        -47.318ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.852ns  (logic 40.534ns (60.632%)  route 26.318ns (39.368%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.581    69.466    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.373    69.839 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000    69.839    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[6]_i_1__1_n_0
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Setup_fdce_C_D)        0.031    22.522    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -69.839    
  -------------------------------------------------------------------
                         slack                                -47.318    

Slack (VIOLATED) :        -47.208ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.743ns  (logic 40.534ns (60.731%)  route 26.209ns (39.269%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.472    69.357    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y63         LUT6 (Prop_lut6_I0_O)        0.373    69.730 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    69.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[0]_i_1__1_n_0
    SLICE_X17Y63         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y63         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y63         FDCE (Setup_fdce_C_D)        0.032    22.523    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -69.730    
  -------------------------------------------------------------------
                         slack                                -47.208    

Slack (VIOLATED) :        -47.204ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.738ns  (logic 40.534ns (60.736%)  route 26.204ns (39.264%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.467    69.352    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y63         LUT6 (Prop_lut6_I0_O)        0.373    69.725 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    69.725    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[1]_i_1__1_n_0
    SLICE_X17Y63         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y63         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[1]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y63         FDCE (Setup_fdce_C_D)        0.031    22.522    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -69.725    
  -------------------------------------------------------------------
                         slack                                -47.204    

Slack (VIOLATED) :        -47.187ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.721ns  (logic 40.534ns (60.752%)  route 26.187ns (39.248%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.450    69.335    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X17Y62         LUT6 (Prop_lut6_I0_O)        0.373    69.708 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    69.708    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[2]_i_1__1_n_0
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Setup_fdce_C_D)        0.029    22.521    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.521    
                         arrival time                         -69.708    
  -------------------------------------------------------------------
                         slack                                -47.187    

Slack (VIOLATED) :        -47.185ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        66.719ns  (logic 40.534ns (60.754%)  route 26.185ns (39.246%))
  Logic Levels:           195  (CARRY4=168 LUT2=1 LUT4=5 LUT5=1 LUT6=20)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.676 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.679     2.987    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X10Y10         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[7]/Q
                         net (fo=58, routed)          0.575     4.080    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/Q[7]
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.204 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116/O
                         net (fo=50, routed)          0.408     4.612    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_116_n_0
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.124     4.736 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_68/O
                         net (fo=108, routed)         0.772     5.508    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/data_rd_reg[0]_1[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.632 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_69/O
                         net (fo=3, routed)           0.344     5.976    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/INST_CLK_GEN/freq_out[9]
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_55_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_28/CO[2]
                         net (fo=19, routed)          0.709     7.298    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/CO[0]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.313     7.611 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379/O
                         net (fo=1, routed)           0.000     7.611    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_379_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.144 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.144    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_256_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.261    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_145_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_86_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.607 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_47/CO[2]
                         net (fo=20, routed)          0.656     9.263    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_88[0]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.310     9.573 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382/O
                         net (fo=1, routed)           0.000     9.573    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_382_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.123 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261/CO[3]
                         net (fo=1, routed)           0.000    10.123    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_261_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    10.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_150_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.351    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_89_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_48/CO[3]
                         net (fo=22, routed)          1.159    11.623    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_92[0]
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495/O
                         net (fo=1, routed)           0.000    11.747    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_495_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.297 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    12.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_383_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.411 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_266_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.525 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.525    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_155_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.910 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_49/CO[0]
                         net (fo=24, routed)          0.787    13.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_93_0[0]
    SLICE_X15Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.527 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388/CO[3]
                         net (fo=1, routed)           0.000    14.527    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_388_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.641 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_271_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.755 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.755    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_160_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.869 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.869    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_94_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.026 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_50/CO[1]
                         net (fo=26, routed)          0.849    15.875    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_95[0]
    SLICE_X17Y8          LUT6 (Prop_lut6_I4_O)        0.329    16.204 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396/O
                         net (fo=1, routed)           0.000    16.204    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_396_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.754 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.754    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_276_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.868 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.868    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_165_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.982 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_96_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.210 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_51/CO[2]
                         net (fo=29, routed)          0.567    17.777    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_98[0]
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.313    18.090 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502/O
                         net (fo=1, routed)           0.190    18.280    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_502_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.787 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.787    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_398_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.901 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281/CO[3]
                         net (fo=1, routed)           0.000    18.901    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_281_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.015 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    19.015    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_170_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    19.129    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_99_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_52/CO[3]
                         net (fo=30, routed)          0.986    20.229    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_102[0]
    SLICE_X16Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.353 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598/O
                         net (fo=1, routed)           0.000    20.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_598_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.886 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    20.886    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_506_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.003 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    21.003    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_403_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.120 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    21.120    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_286_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.237 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    21.237    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_175_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.354 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.354    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.608 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_53/CO[0]
                         net (fo=33, routed)          0.664    22.272    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_103_0[0]
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.367    22.639 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515/O
                         net (fo=1, routed)           0.000    22.639    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_515_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.171 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.171    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_408_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291/CO[3]
                         net (fo=1, routed)           0.000    23.285    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_291_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.399    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_180_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.513    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_104_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_54/CO[1]
                         net (fo=34, routed)          0.778    24.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_105[0]
    SLICE_X17Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.233 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.233    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_556_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.347 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453/CO[3]
                         net (fo=1, routed)           0.000    25.347    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_453_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.461 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336/CO[3]
                         net (fo=1, routed)           0.009    25.470    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_336_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.584 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216/CO[3]
                         net (fo=1, routed)           0.000    25.584    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_216_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.698 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    25.698    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_125_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_78/CO[2]
                         net (fo=36, routed)          0.594    26.521    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_127[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I5_O)        0.313    26.834 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648/O
                         net (fo=1, routed)           0.000    26.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_648_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.367 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561/CO[3]
                         net (fo=1, routed)           0.000    27.367    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_561_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.484 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458/CO[3]
                         net (fo=1, routed)           0.000    27.484    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_458_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341/CO[3]
                         net (fo=1, routed)           0.000    27.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_341_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.718 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    27.718    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_221_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.835 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    27.835    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_128_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.952 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_79/CO[3]
                         net (fo=38, routed)          1.127    29.079    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_131[0]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.203 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653/O
                         net (fo=1, routed)           0.000    29.203    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_653_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.735 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000    29.735    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_566_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.849 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463/CO[3]
                         net (fo=1, routed)           0.000    29.849    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_463_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.963 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_346_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.077 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    30.077    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_226_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.191 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    30.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_132_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.462 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_80/CO[0]
                         net (fo=40, routed)          0.999    31.461    design_1_i/top_level_0/INST_CLK_GEN/counter30_in[13]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.373    31.834 r  design_1_i/top_level_0/clock_out_i_723/O
                         net (fo=1, routed)           0.000    31.834    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_727[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.232 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654/CO[3]
                         net (fo=1, routed)           0.000    32.232    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_654_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.346 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571/CO[3]
                         net (fo=1, routed)           0.000    32.346    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_571_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.460 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000    32.460    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_468_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.574 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351/CO[3]
                         net (fo=1, routed)           0.000    32.574    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_351_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.688 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    32.688    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_231_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.802 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000    32.802    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_133_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.959 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_81/CO[1]
                         net (fo=43, routed)          0.809    33.768    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_134[0]
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.329    34.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725/O
                         net (fo=1, routed)           0.338    34.435    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_725_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.955 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.955    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_659_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.072 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576/CO[3]
                         net (fo=1, routed)           0.000    35.072    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_576_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.189 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    35.189    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_473_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.306 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    35.306    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_356_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.423 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.423    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_236_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.540 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    35.540    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_135_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.769 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_82/CO[2]
                         net (fo=45, routed)          0.561    36.330    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_137[0]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.310    36.640 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729/O
                         net (fo=1, routed)           0.190    36.830    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_729_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.337 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664/CO[3]
                         net (fo=1, routed)           0.000    37.337    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_664_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.451 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581/CO[3]
                         net (fo=1, routed)           0.000    37.451    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_581_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    37.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_478_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.679 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361/CO[3]
                         net (fo=1, routed)           0.000    37.679    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_361_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.793 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    37.793    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_241_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.907 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.907    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_138_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.021 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_83/CO[3]
                         net (fo=47, routed)          1.006    39.027    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_141[0]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    39.151 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783/O
                         net (fo=1, routed)           0.190    39.341    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_783_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.861 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    39.861    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_733_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.978 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.978    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_669_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.095 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586/CO[3]
                         net (fo=1, routed)           0.000    40.095    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_586_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    40.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_483_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366/CO[3]
                         net (fo=1, routed)           0.000    40.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_366_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246/CO[3]
                         net (fo=1, routed)           0.000    40.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_246_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    40.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_84/CO[0]
                         net (fo=49, routed)          0.761    41.578    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_142_0[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.367    41.945 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787/O
                         net (fo=1, routed)           0.352    42.297    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_787_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    42.804 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_738_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_674_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_591_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_488_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_371_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_251_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.488 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    43.488    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_143_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.645 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_85/CO[1]
                         net (fo=50, routed)          0.837    44.482    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_144[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.329    44.811 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793/O
                         net (fo=1, routed)           0.000    44.811    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_793_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.361 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    45.361    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_743_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.475 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    45.475    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_679_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.589 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603/CO[3]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_603_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.703 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    45.703    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_516_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.817 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.001    45.817    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_413_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.931 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296/CO[3]
                         net (fo=1, routed)           0.000    45.931    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_296_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.045 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    46.045    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_195_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.273 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_117/CO[2]
                         net (fo=53, routed)          0.696    46.970    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_197[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.313    47.283 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794/O
                         net (fo=1, routed)           0.469    47.752    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_794_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    48.259 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748/CO[3]
                         net (fo=1, routed)           0.000    48.259    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_748_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.373 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684/CO[3]
                         net (fo=1, routed)           0.000    48.373    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_684_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.487 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    48.487    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_608_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.601 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_521_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.715 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418/CO[3]
                         net (fo=1, routed)           0.001    48.715    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_418_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.829 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301/CO[3]
                         net (fo=1, routed)           0.000    48.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_301_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.943 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198/CO[3]
                         net (fo=1, routed)           0.000    48.943    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_198_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.057 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_118/CO[3]
                         net (fo=55, routed)          0.721    49.778    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_201[0]
    SLICE_X11Y52         LUT6 (Prop_lut6_I5_O)        0.124    49.902 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828/O
                         net (fo=1, routed)           0.323    50.226    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_828_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    50.746 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798/CO[3]
                         net (fo=1, routed)           0.000    50.746    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_798_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.863 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753/CO[3]
                         net (fo=1, routed)           0.000    50.863    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_753_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.980 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689/CO[3]
                         net (fo=1, routed)           0.000    50.980    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_689_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.097 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    51.097    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_613_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.214 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    51.214    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_526_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.331 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    51.331    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_423_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.448 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    51.448    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_306_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.565 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000    51.565    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.819 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_119/CO[0]
                         net (fo=57, routed)          0.844    52.663    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_202_0[0]
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.367    53.030 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832/O
                         net (fo=1, routed)           0.323    53.353    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_832_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    53.860 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    53.860    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_803_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.974 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758/CO[3]
                         net (fo=1, routed)           0.000    53.974    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_758_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.088 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694/CO[3]
                         net (fo=1, routed)           0.000    54.088    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_694_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    54.202    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_618_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.316 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531/CO[3]
                         net (fo=1, routed)           0.000    54.316    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_531_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.430 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428/CO[3]
                         net (fo=1, routed)           0.000    54.430    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_428_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.544 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    54.544    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_311_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.658 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203/CO[3]
                         net (fo=1, routed)           0.000    54.658    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_203_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.929 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_120/CO[0]
                         net (fo=57, routed)          0.813    55.742    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_204[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I5_O)        0.373    56.115 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836/O
                         net (fo=1, routed)           0.190    56.305    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_836_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    56.812 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808/CO[3]
                         net (fo=1, routed)           0.000    56.812    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_808_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.926 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763/CO[3]
                         net (fo=1, routed)           0.000    56.926    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_763_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.040 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699/CO[3]
                         net (fo=1, routed)           0.000    57.040    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_699_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.154 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_623_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.268 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    57.268    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_536_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.382 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    57.382    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_433_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.496 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316/CO[3]
                         net (fo=1, routed)           0.000    57.496    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_316_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.610 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205/CO[3]
                         net (fo=1, routed)           0.000    57.610    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_205_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.881 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_121/CO[0]
                         net (fo=57, routed)          0.707    58.587    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_206[0]
    SLICE_X17Y54         LUT6 (Prop_lut6_I5_O)        0.373    58.960 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840/O
                         net (fo=1, routed)           0.338    59.299    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_840_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    59.806 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813/CO[3]
                         net (fo=1, routed)           0.000    59.806    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_813_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.920 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    59.920    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_768_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.034 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.034    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_704_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.148 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    60.148    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_628_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.262 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541/CO[3]
                         net (fo=1, routed)           0.000    60.262    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_541_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.376 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438/CO[3]
                         net (fo=1, routed)           0.000    60.376    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_438_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.490 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.490    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_321_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.604 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.604    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_207_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.875 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_122/CO[0]
                         net (fo=57, routed)          0.954    61.829    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_208[0]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.373    62.202 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844/O
                         net (fo=1, routed)           0.190    62.392    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_844_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.899 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818/CO[3]
                         net (fo=1, routed)           0.000    62.899    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_818_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.013 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773/CO[3]
                         net (fo=1, routed)           0.000    63.013    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_773_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.127 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_709_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.241 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633/CO[3]
                         net (fo=1, routed)           0.000    63.241    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_633_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.355 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    63.355    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_546_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.469 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443/CO[3]
                         net (fo=1, routed)           0.000    63.469    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_443_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.583 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326/CO[3]
                         net (fo=1, routed)           0.000    63.583    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_326_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.697 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    63.697    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_209_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.968 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_123/CO[0]
                         net (fo=57, routed)          0.657    64.624    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_210[0]
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.373    64.997 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823/O
                         net (fo=1, routed)           0.594    65.591    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_i_823_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    66.212 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778/CO[3]
                         net (fo=1, routed)           0.000    66.212    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_778_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.329 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    66.329    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_714_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.446 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    66.446    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_638_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.563 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551/CO[3]
                         net (fo=1, routed)           0.000    66.563    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_551_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.680 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_448_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.797 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331/CO[3]
                         net (fo=1, routed)           0.000    66.797    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_331_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.914 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    66.914    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_211_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.031 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/clock_out_reg_i_124/CO[3]
                         net (fo=2, routed)           0.699    67.730    design_1_i/top_level_0/U0/INST_CLK_GEN/counter30_in[0]
    SLICE_X19Y60         LUT4 (Prop_lut4_I2_O)        0.124    67.854 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77/O
                         net (fo=1, routed)           0.000    67.854    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_i_77_n_0
    SLICE_X19Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    68.386 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.386    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_38_n_0
    SLICE_X19Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.500 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.500    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_19_n_0
    SLICE_X19Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.614 r  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.614    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_7_n_0
    SLICE_X19Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.885 f  design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3/CO[0]
                         net (fo=28, routed)          0.447    69.333    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg_i_3_n_3
    SLICE_X21Y64         LUT6 (Prop_lut6_I0_O)        0.373    69.706 r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    69.706    design_1_i/top_level_0/U0/INST_CLK_GEN/counter[11]_i_1_n_0
    SLICE_X21Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.484    22.676    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X21Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[11]/C
                         clock pessimism              0.116    22.792    
                         clock uncertainty           -0.302    22.490    
    SLICE_X21Y64         FDCE (Setup_fdce_C_D)        0.031    22.521    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         22.521    
                         arrival time                         -69.706    
  -------------------------------------------------------------------
                         slack                                -47.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/SecondLine_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/prev_data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.563%)  route 0.122ns (46.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.559     0.900    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y34         FDCE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/top_level_0/U0/SecondLine_reg[59]/Q
                         net (fo=4, routed)           0.122     1.163    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/prev_data_reg[126]_0[8]
    SLICE_X19Y34         FDRE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/prev_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.825     1.195    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/iClk
    SLICE_X19Y34         FDRE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/prev_data_reg[59]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.075     0.989    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/prev_data_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.554     0.895    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X17Y29         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[2]/Q
                         net (fo=2, routed)           0.127     1.163    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X17Y31         FDCE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.822     1.192    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X17Y31         FDCE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.281     0.911    
    SLICE_X17Y31         FDCE (Hold_fdce_C_D)         0.066     0.977    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.943%)  route 0.105ns (36.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.555     0.896    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X15Y19         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[6]/Q
                         net (fo=12, routed)          0.105     1.141    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.186 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.186    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt[0]_i_1_n_0
    SLICE_X14Y19         FDPE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.821     1.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X14Y19         FDPE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X14Y19         FDPE (Hold_fdpe_C_D)         0.091     1.000    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.451%)  route 0.084ns (28.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.556     0.896    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X12Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/Q
                         net (fo=6, routed)           0.084     1.144    design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.189 r  design_1_i/top_level_0/U0/INST_StateMachine/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.189    design_1_i/top_level_0/U0/INST_StateMachine/plusOp[6]
    SLICE_X13Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.822     1.192    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X13Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[6]/C
                         clock pessimism             -0.282     0.910    
    SLICE_X13Y28         FDRE (Hold_fdre_C_D)         0.092     1.002    design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.725%)  route 0.087ns (29.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.556     0.896    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X12Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]/Q
                         net (fo=6, routed)           0.087     1.147    design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[4]
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.192 r  design_1_i/top_level_0/U0/INST_StateMachine/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.192    design_1_i/top_level_0/U0/INST_StateMachine/plusOp[5]
    SLICE_X13Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.822     1.192    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X13Y28         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[5]/C
                         clock pessimism             -0.282     0.910    
    SLICE_X13Y28         FDRE (Hold_fdre_C_D)         0.092     1.002    design_1_i/top_level_0/U0/INST_StateMachine/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.027%)  route 0.172ns (47.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.561     0.901    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/iClk
    SLICE_X15Y38         FDCE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.172     1.214    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.259 r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt[2]_i_1_n_0
    SLICE_X16Y38         FDPE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.829     1.199    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/iClk
    SLICE_X16Y38         FDPE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X16Y38         FDPE (Hold_fdpe_C_D)         0.121     1.058    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.650%)  route 0.133ns (41.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.555     0.896    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X14Y19         FDPE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt_reg[0]/Q
                         net (fo=21, routed)          0.133     1.170    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/bit_cnt[0]
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.048     1.218 r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X15Y19         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.821     1.191    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/iClk
    SLICE_X15Y19         FDCE                                         r  design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X15Y19         FDCE (Hold_fdce_C_D)         0.107     1.016    design_1_i/top_level_0/U0/INST_ADC_I2C_USRLOGIC/INST_I2C_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.554     0.895    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X16Y29         FDPE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.059 f  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.104     1.163    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.208 r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.208    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X17Y29         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.820     1.190    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X17Y29         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[0]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.091     0.999    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.554     0.895    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X16Y29         FDPE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.059 r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.105     1.164    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.209 r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.209    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X17Y29         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.820     1.190    design_1_i/top_level_0/U0/INST_StateMachine/iClk
    SLICE_X17Y29         FDRE                                         r  design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[1]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.092     1.000    design_1_i/top_level_0/U0/INST_StateMachine/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.561     0.901    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/iClk
    SLICE_X14Y38         FDPE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.043 f  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt_reg[0]/Q
                         net (fo=17, routed)          0.144     1.187    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/bit_cnt__0[0]
    SLICE_X15Y38         LUT4 (Prop_lut4_I2_O)        0.048     1.235 r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X15Y38         FDCE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.829     1.199    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/iClk
    SLICE_X15Y38         FDCE                                         r  design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.284     0.915    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.107     1.022    design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y64   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y64   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X19Y65   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X21Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X16Y38   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/sda_int_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y64   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y64   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X19Y65   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X21Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X17Y62   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X16Y38   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/sda_int_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y39   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/stretch_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/Cont_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/Cont_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y34   design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/Cont_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y33   design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y31   design_1_i/top_level_0/U0/PWN_module_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y37   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/byteSel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y37   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/byteSel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X23Y37   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/byteSel_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X19Y32   design_1_i/top_level_0/U0/SecondLine_reg[32]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X14Y39   design_1_i/top_level_0/U0/INST_LCD_I2C_UsrLogic/INST_I2C_master/FSM_onehot_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.580ns (9.571%)  route 5.480ns (90.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          4.394     9.041    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X21Y62         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X21Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X21Y62         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.580ns (10.033%)  route 5.201ns (89.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          4.115     8.762    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y62         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.580ns (10.033%)  route 5.201ns (89.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          4.115     8.762    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y62         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.580ns (10.033%)  route 5.201ns (89.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          4.115     8.762    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y62         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.580ns (10.033%)  route 5.201ns (89.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          4.115     8.762    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y62         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.486    22.678    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y62         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/C
                         clock pessimism              0.116    22.794    
                         clock uncertainty           -0.302    22.492    
    SLICE_X17Y62         FDCE (Recov_fdce_C_CLR)     -0.405    22.087    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.501%)  route 4.944ns (89.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          3.857     8.505    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y64         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.501%)  route 4.944ns (89.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          3.857     8.505    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y64         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.501%)  route 4.944ns (89.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          3.857     8.505    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y64         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.580ns (10.501%)  route 4.944ns (89.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          3.857     8.505    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y64         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y64         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.613ns  (required time - arrival time)
  Source:                 design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.580ns (10.562%)  route 4.911ns (89.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.673     2.981    design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/iClk
    SLICE_X13Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/top_level_0/U0/Inst_clk_Reset_Delay/oRESET_reg/Q
                         net (fo=2, routed)           1.086     4.523    design_1_i/top_level_0/U0/Inst_Key0/oRESET
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.647 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          3.825     8.472    design_1_i/top_level_0/U0/INST_CLK_GEN/iKey0
    SLICE_X17Y63         FDCE                                         f  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         1.485    22.677    design_1_i/top_level_0/U0/INST_CLK_GEN/iClk
    SLICE_X17Y63         FDCE                                         r  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X17Y63         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 13.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[65]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.347%)  route 0.340ns (64.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.170     1.425    design_1_i/top_level_0/U0/iKey0
    SLICE_X17Y33         FDCE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.824     1.194    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y33         FDCE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[65]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X17Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    design_1_i/top_level_0/U0/SecondLine_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[75]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.347%)  route 0.340ns (64.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.170     1.425    design_1_i/top_level_0/U0/iKey0
    SLICE_X17Y33         FDPE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[75]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.824     1.194    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y33         FDPE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[75]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X17Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     0.837    design_1_i/top_level_0/U0/SecondLine_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.645%)  route 0.351ns (65.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.181     1.435    design_1_i/top_level_0/U0/iKey0
    SLICE_X14Y32         FDCE                                         f  design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.823     1.193    design_1_i/top_level_0/U0/iClk
    SLICE_X14Y32         FDCE                                         r  design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[1]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X14Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.820    design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/PWN_module_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.508%)  route 0.424ns (69.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.253     1.508    design_1_i/top_level_0/U0/iKey0
    SLICE_X16Y27         FDCE                                         f  design_1_i/top_level_0/U0/PWN_module_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.818     1.188    design_1_i/top_level_0/U0/iClk
    SLICE_X16Y27         FDCE                                         r  design_1_i/top_level_0/U0/PWN_module_reg[1]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/top_level_0/U0/PWN_module_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/PWN_module_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.193%)  route 0.410ns (68.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.240     1.495    design_1_i/top_level_0/U0/iKey0
    SLICE_X15Y31         FDCE                                         f  design_1_i/top_level_0/U0/PWN_module_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.822     1.192    design_1_i/top_level_0/U0/iClk
    SLICE_X15Y31         FDCE                                         r  design_1_i/top_level_0/U0/PWN_module_reg[0]/C
                         clock pessimism             -0.281     0.911    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_1_i/top_level_0/U0/PWN_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.369%)  route 0.494ns (72.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.323     1.578    design_1_i/top_level_0/U0/iKey0
    SLICE_X17Y34         FDCE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.825     1.195    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y34         FDCE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[52]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    design_1_i/top_level_0/U0/SecondLine_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.369%)  route 0.494ns (72.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.323     1.578    design_1_i/top_level_0/U0/iKey0
    SLICE_X17Y34         FDCE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.825     1.195    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y34         FDCE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[59]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    design_1_i/top_level_0/U0/SecondLine_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.418%)  route 0.469ns (71.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.298     1.553    design_1_i/top_level_0/U0/iKey0
    SLICE_X14Y30         FDPE                                         f  design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.821     1.191    design_1_i/top_level_0/U0/iClk
    SLICE_X14Y30         FDPE                                         r  design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X14Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     0.815    design_1_i/top_level_0/U0/FSM_onehot_current_PWMState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[82]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.369%)  route 0.494ns (72.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.323     1.578    design_1_i/top_level_0/U0/iKey0
    SLICE_X17Y34         FDPE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[82]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.825     1.195    design_1_i/top_level_0/U0/iClk
    SLICE_X17Y34         FDPE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[82]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    design_1_i/top_level_0/U0/SecondLine_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_level_0/U0/SecondLine_reg[32]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.397%)  route 0.519ns (73.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.558     0.899    design_1_i/top_level_0/U0/Inst_Key0/iClk
    SLICE_X15Y33         FDRE                                         r  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/top_level_0/U0/Inst_Key0/btn_reg_reg/Q
                         net (fo=4, routed)           0.170     1.210    design_1_i/top_level_0/U0/Inst_Key0/BTN0_DB
    SLICE_X15Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  design_1_i/top_level_0/U0/Inst_Key0/FinaloPWM_i_3/O
                         net (fo=94, routed)          0.348     1.603    design_1_i/top_level_0/U0/iKey0
    SLICE_X19Y32         FDPE                                         f  design_1_i/top_level_0/U0/SecondLine_reg[32]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=312, routed)         0.823     1.193    design_1_i/top_level_0/U0/iClk
    SLICE_X19Y32         FDPE                                         r  design_1_i/top_level_0/U0/SecondLine_reg[32]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X19Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     0.836    design_1_i/top_level_0/U0/SecondLine_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.768    





