==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'fcuda_gen/fcuda_gen_matmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'matrixMul_CMP_5' into 'matrixMul' (fcuda_gen/fcuda_gen_matmul.cpp:142) automatically.
@I [XFORM-811] Inferring bus burst write of variable length on port 'C' (fcuda_gen/fcuda_gen_matmul.cpp:37:1).
@I [XFORM-811] Inferring bus burst read of variable length on port 'A' (fcuda_gen/fcuda_gen_matmul.cpp:57:1).
@I [XFORM-811] Inferring bus burst read of variable length on port 'B' (fcuda_gen/fcuda_gen_matmul.cpp:58:1).
@I [HLS-111] Elapsed time: 3.42 seconds; current memory usage: 0.194 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matrixMul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'matrixMul_matrixMul_TRN_6/A_dataout' to 0.
@W [RTGEN-101] Setting dangling out port 'matrixMul_matrixMul_TRN_6/B_dataout' to 0.
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_6'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'matrixMul_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'matrixMul_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_SNC_7'.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_10'.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_10_wrapper'.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 0.194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matrixMul/C' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/A' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/B' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/wA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/wB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'matrixMul' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'matrixMul/gridDim_z' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'matrixMul'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.194 MB.
@I [RTMG-278] Implementing memory 'matrixMul_Csub_block_block0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for matrixMul.
@I [VHDL-304] Generating VHDL RTL for matrixMul.
@I [VLOG-307] Generating Verilog RTL for matrixMul.
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@W [COSIM-76] Bus port 'C' has a depth of '10240'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-76] Bus port 'A' has a depth of '3840'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-76] Bus port 'B' has a depth of '6144'. Insufficient depth may result in simulation mismatch or freeze.
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-112] Total elapsed time: 820.826 seconds; peak memory usage: 0.194 MB.
