{
  "design": {
    "design_info": {
      "boundary_crc": "0xD2DB9A61AE6A6822",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../cm3_soc.gen/sources_1/bd/soc",
      "name": "soc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "acc": {
        "filter_unit": {
          "config_fft_0": "",
          "xfft_1024": "",
          "xfft_inv_1024": "",
          "xlconstant_0": "",
          "format_conversion_0": "",
          "hls_xfft2real_1": ""
        },
        "acc_reset": "",
        "and_logic": "",
        "read_data_unit_0": "",
        "backproject_0": ""
      },
      "CORTEXM3_AXI_0": "",
      "acc_configurator_v1_0_0": "",
      "cm3_irq": "",
      "axi_gpio_0": "",
      "axi_interconnect_L1": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "axi_interconnect_ddr": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "auto_us_df": ""
        },
        "s02_couplers": {
          "auto_us_df": ""
        },
        "s03_couplers": {
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        }
      },
      "axi_timer_0": "",
      "axi_uartlite_0": "",
      "sys_mmcm": "",
      "proc_sys_reset_0": "",
      "rst_mig_200M": "",
      "swdio_tri_buffer_0": "",
      "core_rst_inv": "",
      "util_vector_logic_0": "",
      "xlconcat_IRQ": "",
      "no_nmi": "",
      "cfg_itcm_const": "",
      "mig_7series_0": "",
      "util_ds_buf_0": "",
      "xdma_0": "",
      "pcie_irq": "",
      "axi_interconnect_LowSpeed": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      }
    },
    "interface_ports": {
      "ddr3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_ref": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "led": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "key": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "clk_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "pcie_rst_n"
          },
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "resetn_in": {
        "type": "rst",
        "direction": "I"
      },
      "swclk": {
        "type": "clk",
        "direction": "I"
      },
      "swdio": {
        "direction": "IO"
      },
      "lnk_up_led": {
        "direction": "O"
      },
      "pcie_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "acc": {
        "interface_ports": {
          "img_axi_mem": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "angle_axi_mem": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "acc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "img_base_addr_valid": {
            "direction": "I"
          },
          "img_base_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start_fbp": {
            "direction": "I"
          },
          "finsh_fbp": {
            "direction": "O"
          },
          "angle_base_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "angle_base_addr_valid": {
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "axi_mem_error": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "filter_unit": {
            "interface_ports": {
              "filter_data_output": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "fft_axis_data": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "filter_arstn": {
                "type": "rst",
                "direction": "I"
              },
              "filter_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "config_fft_0": {
                "vlnv": "xilinx.com:module_ref:config_fft:1.0",
                "xci_name": "soc_config_fft_0_0",
                "xci_path": "ip\\soc_config_fft_0_0\\soc_config_fft_0_0.xci",
                "inst_hier_path": "acc/filter_unit/config_fft_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "config_fft",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "fft_config": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "2",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "fft_config_tdata",
                        "direction": "O",
                        "left": "15",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "fft_config_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "fft_config_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "ifft_config": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "2",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "ifft_config_tdata",
                        "direction": "O",
                        "left": "15",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "ifft_config_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "ifft_config_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "fft_config:ifft_config",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "arstn": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "const_prop"
                      }
                    }
                  }
                }
              },
              "xfft_1024": {
                "vlnv": "xilinx.com:ip:xfft:9.1",
                "xci_name": "soc_xfft_0_0",
                "xci_path": "ip\\soc_xfft_0_0\\soc_xfft_0_0.xci",
                "inst_hier_path": "acc/filter_unit/xfft_1024",
                "parameters": {
                  "aresetn": {
                    "value": "true"
                  },
                  "implementation_options": {
                    "value": "pipelined_streaming_io"
                  },
                  "input_width": {
                    "value": "32"
                  },
                  "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                    "value": "3"
                  },
                  "phase_factor_width": {
                    "value": "24"
                  },
                  "transform_length": {
                    "value": "1024"
                  }
                }
              },
              "xfft_inv_1024": {
                "vlnv": "xilinx.com:ip:xfft:9.1",
                "xci_name": "soc_xfft_0_1",
                "xci_path": "ip\\soc_xfft_0_1\\soc_xfft_0_1.xci",
                "inst_hier_path": "acc/filter_unit/xfft_inv_1024",
                "parameters": {
                  "aresetn": {
                    "value": "true"
                  },
                  "implementation_options": {
                    "value": "pipelined_streaming_io"
                  },
                  "input_width": {
                    "value": "32"
                  },
                  "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                    "value": "3"
                  },
                  "output_ordering": {
                    "value": "natural_order"
                  },
                  "phase_factor_width": {
                    "value": "24"
                  },
                  "transform_length": {
                    "value": "1024"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "soc_xlconstant_0_0",
                "xci_path": "ip\\soc_xlconstant_0_0\\soc_xlconstant_0_0.xci",
                "inst_hier_path": "acc/filter_unit/xlconstant_0"
              },
              "format_conversion_0": {
                "vlnv": "xilinx.com:module_ref:format_conversion:1.0",
                "xci_name": "soc_format_conversion_0_0",
                "xci_path": "ip\\soc_format_conversion_0_0\\soc_format_conversion_0_0.xci",
                "inst_hier_path": "acc/filter_unit/format_conversion_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "format_conversion",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "filter_dout": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "8",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "filter_dout_tdata",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "filter_dout_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "filter_dout_tready",
                        "direction": "O"
                      }
                    }
                  },
                  "ifft_input": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "8",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "ifft_input_tdata",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "ifft_input_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "ifft_input_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "filter_dout:ifft_input",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "200000000",
                        "value_src": "default_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "soc_mig_7series_0_1_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "arstn": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "const_prop"
                      }
                    }
                  }
                }
              },
              "hls_xfft2real_1": {
                "vlnv": "xilinx.com:hls:hls_xfft2real:1.0",
                "xci_name": "soc_hls_xfft2real_1_0",
                "xci_path": "ip\\soc_hls_xfft2real_1_0\\soc_hls_xfft2real_1_0.xci",
                "inst_hier_path": "acc/filter_unit/hls_xfft2real_1"
              }
            },
            "interface_nets": {
              "config_fft_0_fft_config": {
                "interface_ports": [
                  "config_fft_0/fft_config",
                  "xfft_1024/S_AXIS_CONFIG"
                ]
              },
              "format_conversion_0_ifft_input": {
                "interface_ports": [
                  "format_conversion_0/ifft_input",
                  "xfft_inv_1024/S_AXIS_DATA"
                ]
              },
              "config_fft_0_ifft_config": {
                "interface_ports": [
                  "config_fft_0/ifft_config",
                  "xfft_inv_1024/S_AXIS_CONFIG"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "fft_axis_data",
                  "xfft_1024/S_AXIS_DATA"
                ]
              },
              "xfft_512_M_AXIS_DATA": {
                "interface_ports": [
                  "xfft_1024/M_AXIS_DATA",
                  "hls_xfft2real_1/din_V"
                ]
              },
              "hls_filter2ifft_0_dout_V": {
                "interface_ports": [
                  "hls_xfft2real_1/dout_V",
                  "format_conversion_0/filter_dout"
                ]
              },
              "xfft_inv_512_M_AXIS_DATA": {
                "interface_ports": [
                  "filter_data_output",
                  "xfft_inv_1024/M_AXIS_DATA"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "hls_xfft2real_1/ap_start"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "filter_arstn",
                  "config_fft_0/arstn",
                  "xfft_1024/aresetn",
                  "xfft_inv_1024/aresetn",
                  "hls_xfft2real_1/ap_rst_n",
                  "format_conversion_0/arstn"
                ]
              },
              "aclk_0_1": {
                "ports": [
                  "filter_clk",
                  "config_fft_0/clk",
                  "xfft_1024/aclk",
                  "xfft_inv_1024/aclk",
                  "hls_xfft2real_1/ap_clk",
                  "format_conversion_0/clk"
                ]
              }
            }
          },
          "acc_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "soc_proc_sys_reset_0_0",
            "xci_path": "ip\\soc_proc_sys_reset_0_0\\soc_proc_sys_reset_0_0.xci",
            "inst_hier_path": "acc/acc_reset"
          },
          "and_logic": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "soc_util_vector_logic_0_0",
            "xci_path": "ip\\soc_util_vector_logic_0_0\\soc_util_vector_logic_0_0.xci",
            "inst_hier_path": "acc/and_logic",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "read_data_unit_0": {
            "vlnv": "xilinx.com:module_ref:read_data_unit:1.0",
            "xci_name": "soc_read_data_unit_0_1",
            "xci_path": "ip\\soc_read_data_unit_0_1\\soc_read_data_unit_0_1.xci",
            "inst_hier_path": "acc/read_data_unit_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "read_data_unit",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m00_axi_mem": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "m00_axi_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "m00_axi_mem_awid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "m00_axi_mem_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m00_axi_mem_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "m00_axi_mem_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "m00_axi_mem_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "m00_axi_mem_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "m00_axi_mem_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_mem_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "m00_axi_mem_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "m00_axi_mem_awuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_mem_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_mem_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_mem_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_mem_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m00_axi_mem_wlast",
                    "direction": "O"
                  },
                  "WUSER": {
                    "physical_name": "m00_axi_mem_wuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_mem_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_mem_wready",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "m00_axi_mem_bid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_mem_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "m00_axi_mem_buser",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_mem_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_mem_bready",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "m00_axi_mem_arid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_mem_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "m00_axi_mem_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "m00_axi_mem_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "m00_axi_mem_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "m00_axi_mem_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "m00_axi_mem_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_mem_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "m00_axi_mem_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARUSER": {
                    "physical_name": "m00_axi_mem_aruser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_mem_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_mem_arready",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "m00_axi_mem_rid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_mem_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_mem_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "m00_axi_mem_rlast",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "m00_axi_mem_ruser",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_mem_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_mem_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "angle_base_addr": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "angle_base_addr_valid": {
                "direction": "I"
              },
              "start_one_new_txn_rd": {
                "direction": "I"
              },
              "get_next_angle": {
                "direction": "I"
              },
              "one_angle_txn_done": {
                "direction": "O"
              },
              "txn_rd_done": {
                "direction": "O"
              },
              "m00_axi_mem_error": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis:m00_axi_mem",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi_mem": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "m00_axi_mem": {
                "mode": "Master",
                "address_space_ref": "m00_axi_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "backproject_0": {
            "vlnv": "xilinx.com:module_ref:backproject:1.0",
            "xci_name": "soc_backproject_0_2",
            "xci_path": "ip\\soc_backproject_0_2\\soc_backproject_0_2.xci",
            "inst_hier_path": "acc/backproject_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "backproject",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "angle_data": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65536} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65536} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65504} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 31} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 65504} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 32} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 1024} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 64} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 31} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 64 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "angle_data_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "angle_data_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "angle_data_tready",
                    "direction": "O"
                  }
                }
              },
              "m00_axi_mem": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "m00_axi_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "ARUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "WUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "m00_axi_mem_awid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "m00_axi_mem_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m00_axi_mem_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "m00_axi_mem_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "m00_axi_mem_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "m00_axi_mem_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "m00_axi_mem_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_mem_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "m00_axi_mem_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "m00_axi_mem_awuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_mem_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_mem_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_mem_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_mem_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m00_axi_mem_wlast",
                    "direction": "O"
                  },
                  "WUSER": {
                    "physical_name": "m00_axi_mem_wuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_mem_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_mem_wready",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "m00_axi_mem_bid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_mem_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "m00_axi_mem_buser",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_mem_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_mem_bready",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "m00_axi_mem_arid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_mem_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "m00_axi_mem_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "m00_axi_mem_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "m00_axi_mem_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "m00_axi_mem_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "m00_axi_mem_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_mem_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "m00_axi_mem_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARUSER": {
                    "physical_name": "m00_axi_mem_aruser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_mem_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_mem_arready",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "m00_axi_mem_rid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_mem_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_mem_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "m00_axi_mem_rlast",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "m00_axi_mem_ruser",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_mem_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_mem_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "angle_data:m00_axi_mem",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "soc_mig_7series_0_1_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "arstn": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "img_base_addr_valid": {
                "direction": "I"
              },
              "img_base_addr": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "start_fbp": {
                "direction": "I"
              },
              "finsh_fbp": {
                "direction": "O"
              },
              "start_one_new_txn_angle_data": {
                "direction": "O"
              },
              "get_next_angle": {
                "direction": "O"
              },
              "one_angle_txn_done": {
                "direction": "I"
              },
              "angle_data_txn_done": {
                "direction": "I"
              },
              "m00_axi_mem_error": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi_mem": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "m00_axi_mem": {
                "mode": "Master",
                "address_space_ref": "m00_axi_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "read_data_unit_0_m00_axi_mem": {
            "interface_ports": [
              "angle_axi_mem",
              "read_data_unit_0/m00_axi_mem"
            ]
          },
          "xfft_inv_512_M_AXIS_DATA": {
            "interface_ports": [
              "filter_unit/filter_data_output",
              "backproject_0/angle_data"
            ]
          },
          "backproject_0_m00_axi_mem": {
            "interface_ports": [
              "img_axi_mem",
              "backproject_0/m00_axi_mem"
            ]
          },
          "read_data_unit_0_m_axis": {
            "interface_ports": [
              "read_data_unit_0/m_axis",
              "filter_unit/fft_axis_data"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "acc_reset/peripheral_aresetn",
              "filter_unit/filter_arstn",
              "read_data_unit_0/aresetn",
              "backproject_0/arstn"
            ]
          },
          "backproject_0_start_one_new_txn_angle_data": {
            "ports": [
              "backproject_0/start_one_new_txn_angle_data",
              "read_data_unit_0/start_one_new_txn_rd"
            ]
          },
          "backproject_0_get_next_angle": {
            "ports": [
              "backproject_0/get_next_angle",
              "read_data_unit_0/get_next_angle"
            ]
          },
          "read_data_unit_0_one_angle_txn_done": {
            "ports": [
              "read_data_unit_0/one_angle_txn_done",
              "backproject_0/one_angle_txn_done"
            ]
          },
          "read_data_unit_0_txn_rd_done": {
            "ports": [
              "read_data_unit_0/txn_rd_done",
              "backproject_0/angle_data_txn_done"
            ]
          },
          "backproject_0_m00_axi_mem_error": {
            "ports": [
              "backproject_0/m00_axi_mem_error",
              "and_logic/Op2"
            ]
          },
          "read_data_unit_0_m00_axi_mem_error": {
            "ports": [
              "read_data_unit_0/m00_axi_mem_error",
              "and_logic/Op1"
            ]
          },
          "aclk_0_1": {
            "ports": [
              "acc_clk",
              "filter_unit/filter_clk",
              "acc_reset/slowest_sync_clk",
              "read_data_unit_0/aclk",
              "backproject_0/clk"
            ]
          },
          "img_base_addr_valid_0_1": {
            "ports": [
              "img_base_addr_valid",
              "backproject_0/img_base_addr_valid"
            ]
          },
          "img_base_addr_0_1": {
            "ports": [
              "img_base_addr",
              "backproject_0/img_base_addr"
            ]
          },
          "start_fbp_0_1": {
            "ports": [
              "start_fbp",
              "backproject_0/start_fbp"
            ]
          },
          "backproject_0_finsh_fbp": {
            "ports": [
              "backproject_0/finsh_fbp",
              "finsh_fbp"
            ]
          },
          "angle_base_addr_0_1": {
            "ports": [
              "angle_base_addr",
              "read_data_unit_0/angle_base_addr"
            ]
          },
          "angle_base_addr_valid_0_1": {
            "ports": [
              "angle_base_addr_valid",
              "read_data_unit_0/angle_base_addr_valid"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "rstn",
              "acc_reset/ext_reset_in"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "and_logic/Res",
              "axi_mem_error"
            ]
          }
        }
      },
      "CORTEXM3_AXI_0": {
        "vlnv": "Arm.com:CortexM:CORTEXM3_AXI:1.1",
        "xci_name": "soc_CORTEXM3_AXI_0_0",
        "xci_path": "ip\\soc_CORTEXM3_AXI_0_0\\soc_CORTEXM3_AXI_0_0.xci",
        "inst_hier_path": "CORTEXM3_AXI_0",
        "parameters": {
          "DTCM_SIZE": {
            "value": "\"0111\""
          },
          "ITCM_INIT_RAM": {
            "value": "false"
          },
          "ITCM_SIZE": {
            "value": "\"0111\""
          },
          "JTAG_PRESENT": {
            "value": "false"
          },
          "TRACE_LVL": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "CM3_SYS_AXI3": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "CM3_SYS_AXI3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "Peripheral",
                    "display_name": "Peripherals",
                    "base_address": "0x40000000",
                    "range": "3G",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            },
            "CM3_CODE_AXI3": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "CM3_CODE_AXI3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "Code",
                    "display_name": "eXecute",
                    "base_address": "0x00000000",
                    "range": "512M",
                    "width": "29",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "CM3_SYS_AXI3": {
            "mode": "Master",
            "address_space_ref": "CM3_SYS_AXI3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "CM3_CODE_AXI3": {
            "mode": "Master",
            "address_space_ref": "CM3_CODE_AXI3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "acc_configurator_v1_0_0": {
        "vlnv": "xilinx.com:module_ref:acc_configurator_v1_0:1.0",
        "xci_name": "soc_acc_configurator_v1_0_0_0",
        "xci_path": "ip\\soc_acc_configurator_v1_0_0_0\\soc_acc_configurator_v1_0_0_0.xci",
        "inst_hier_path": "acc_configurator_v1_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "acc_configurator_v1_0",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "default_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "4",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "soc_mig_7series_0_1_ui_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "start_fbp": {
            "direction": "O"
          },
          "finsh_fbp": {
            "direction": "I"
          },
          "soft_rstn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "angle_data_base_addr_valid": {
            "direction": "O"
          },
          "angle_data_base_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "img_base_addr_valid": {
            "direction": "O"
          },
          "img_base_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "soc_mig_7series_0_1_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "cm3_irq": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "soc_axi_gpio_0_1",
        "xci_path": "ip\\soc_axi_gpio_0_1\\soc_axi_gpio_0_1.xci",
        "inst_hier_path": "cm3_irq",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "soc_axi_gpio_0_2",
        "xci_path": "ip\\soc_axi_gpio_0_2\\soc_axi_gpio_0_2.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "4"
          },
          "C_GPIO_WIDTH": {
            "value": "7"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_L1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\soc_axi_interconnect_0_0\\soc_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_L1",
        "xci_name": "soc_axi_interconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "soc_xbar_3",
            "xci_path": "ip\\soc_xbar_3\\soc_xbar_3.xci",
            "inst_hier_path": "axi_interconnect_L1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "soc_auto_pc_1",
                "xci_path": "ip\\soc_auto_pc_1\\soc_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_L1/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_us_0",
                "xci_path": "ip\\soc_auto_us_0\\soc_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_L1/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "soc_auto_cc_0",
                "xci_path": "ip\\soc_auto_cc_0\\soc_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_L1/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "soc_auto_cc_1",
                "xci_path": "ip\\soc_auto_cc_1\\soc_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_L1/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_ds_0",
                "xci_path": "ip\\soc_auto_ds_0\\soc_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_L1/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "soc_auto_pc_0",
                "xci_path": "ip\\soc_auto_pc_0\\soc_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_L1/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_L1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_L1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_L1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_L1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_L1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_ddr": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\soc_axi_interconnect_0_2\\soc_axi_interconnect_0_2.xci",
        "inst_hier_path": "axi_interconnect_ddr",
        "xci_name": "soc_axi_interconnect_0_2",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "soc_xbar_5",
            "xci_path": "ip\\soc_xbar_5\\soc_xbar_5.xci",
            "inst_hier_path": "axi_interconnect_ddr/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "soc_s00_data_fifo_0",
                "xci_path": "ip\\soc_s00_data_fifo_0\\soc_s00_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_ddr/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_us_df_0",
                "xci_path": "ip\\soc_auto_us_df_0\\soc_auto_us_df_0.xci",
                "inst_hier_path": "axi_interconnect_ddr/s01_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              },
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_us_df_1",
                "xci_path": "ip\\soc_auto_us_df_1\\soc_auto_us_df_1.xci",
                "inst_hier_path": "axi_interconnect_ddr/s02_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s02_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_us_cc_df_0",
                "xci_path": "ip\\soc_auto_us_cc_df_0\\soc_auto_us_cc_df_0.xci",
                "inst_hier_path": "axi_interconnect_ddr/s03_couplers/auto_us_cc_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_auto_us_cc_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "soc_auto_ds_1",
                "xci_path": "ip\\soc_auto_ds_1\\soc_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect_ddr/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_ddr_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_ddr_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "axi_interconnect_ddr_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_ddr_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_ddr": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ddr_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ddr_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "soc_axi_timer_0_0",
        "xci_path": "ip\\soc_axi_timer_0_0\\soc_axi_timer_0_0.xci",
        "inst_hier_path": "axi_timer_0"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "soc_axi_uartlite_0_0",
        "xci_path": "ip\\soc_axi_uartlite_0_0\\soc_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "sys_mmcm": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "soc_clk_wiz_0_0",
        "xci_path": "ip\\soc_clk_wiz_0_0\\soc_clk_wiz_0_0.xci",
        "inst_hier_path": "sys_mmcm",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "142.107"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "192.113"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "soc_proc_sys_reset_0_1",
        "xci_path": "ip\\soc_proc_sys_reset_0_1\\soc_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "rst_mig_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "soc_proc_sys_reset_1_0",
        "xci_path": "ip\\soc_proc_sys_reset_1_0\\soc_proc_sys_reset_1_0.xci",
        "inst_hier_path": "rst_mig_200M"
      },
      "swdio_tri_buffer_0": {
        "vlnv": "xilinx.com:module_ref:swdio_tri_buffer:1.0",
        "xci_name": "soc_swdio_tri_buffer_0_0",
        "xci_path": "ip\\soc_swdio_tri_buffer_0_0\\soc_swdio_tri_buffer_0_0.xci",
        "inst_hier_path": "swdio_tri_buffer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "swdio_tri_buffer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "swd_o": {
            "direction": "I"
          },
          "swd_i": {
            "direction": "O"
          },
          "swd_oe": {
            "direction": "I"
          },
          "swd_io": {
            "direction": "IO"
          }
        }
      },
      "core_rst_inv": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "soc_util_vector_logic_0_1",
        "xci_path": "ip\\soc_util_vector_logic_0_1\\soc_util_vector_logic_0_1.xci",
        "inst_hier_path": "core_rst_inv",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "soc_util_vector_logic_0_2",
        "xci_path": "ip\\soc_util_vector_logic_0_2\\soc_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconcat_IRQ": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "soc_xlconcat_0_0",
        "xci_path": "ip\\soc_xlconcat_0_0\\soc_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_IRQ",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "5"
          }
        }
      },
      "no_nmi": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "soc_xlconstant_0_1",
        "xci_path": "ip\\soc_xlconstant_0_1\\soc_xlconstant_0_1.xci",
        "inst_hier_path": "no_nmi",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "cfg_itcm_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "soc_xlconstant_1_0",
        "xci_path": "ip\\soc_xlconstant_1_0\\soc_xlconstant_1_0.xci",
        "inst_hier_path": "cfg_itcm_const",
        "parameters": {
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "soc_mig_7series_0_1",
        "xci_path": "ip\\soc_mig_7series_0_1\\soc_mig_7series_0_1.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "soc_util_ds_buf_1_0",
        "xci_path": "ip\\soc_util_ds_buf_1_0\\soc_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "soc_xdma_0_1",
        "xci_path": "ip\\soc_xdma_0_1\\soc_xdma_0_1.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pciebar2axibar_axil_master": {
            "value": "0x40040000"
          },
          "pf0_device_id": {
            "value": "7024"
          },
          "pf0_interrupt_pin": {
            "value": "NONE"
          },
          "pf0_msix_cap_pba_bir": {
            "value": "BAR_3:2"
          },
          "pf0_msix_cap_pba_offset": {
            "value": "00008FE0"
          },
          "pf0_msix_cap_table_bir": {
            "value": "BAR_3:2"
          },
          "pf0_msix_cap_table_offset": {
            "value": "00008000"
          },
          "pf0_msix_cap_table_size": {
            "value": "01F"
          },
          "pf0_msix_enabled": {
            "value": "true"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_num_usr_irq": {
            "value": "2"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          },
          "xdma_rnum_chnl": {
            "value": "2"
          },
          "xdma_wnum_chnl": {
            "value": "2"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "pcie_irq": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "soc_axi_gpio_0_0",
        "xci_path": "ip\\soc_axi_gpio_0_0\\soc_axi_gpio_0_0.xci",
        "inst_hier_path": "pcie_irq",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_LowSpeed": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\soc_axi_interconnect_0_1\\soc_axi_interconnect_0_1.xci",
        "inst_hier_path": "axi_interconnect_LowSpeed",
        "xci_name": "soc_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "soc_xbar_4",
            "xci_path": "ip\\soc_xbar_4\\soc_xbar_4.xci",
            "inst_hier_path": "axi_interconnect_LowSpeed/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_LowSpeed": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_LowSpeed": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_LowSpeed": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_LowSpeed_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_LowSpeed": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_LowSpeed": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_LowSpeed_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_LowSpeed_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_ddr/S00_AXI",
          "axi_interconnect_L1/M00_AXI"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "key",
          "axi_gpio_0/GPIO2"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3",
          "mig_7series_0/DDR3"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma_0/pcie_mgt"
        ]
      },
      "axi_interconnect_LowSpeed_M01_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_LowSpeed/M01_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "pcie_irq/S_AXI"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_interconnect_ddr/S03_AXI"
        ]
      },
      "axi_interconnect_L1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_L1/M01_AXI",
          "axi_interconnect_LowSpeed/S00_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart",
          "axi_uartlite_0/UART"
        ]
      },
      "axi_interconnect_ddr_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_ddr/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "acc_img_axi_mem": {
        "interface_ports": [
          "acc/img_axi_mem",
          "axi_interconnect_ddr/S01_AXI"
        ]
      },
      "acc_angle_axi_mem": {
        "interface_ports": [
          "acc/angle_axi_mem",
          "axi_interconnect_ddr/S02_AXI"
        ]
      },
      "axi_interconnect_LowSpeed_M00_AXI": {
        "interface_ports": [
          "axi_uartlite_0/S_AXI",
          "axi_interconnect_LowSpeed/M00_AXI"
        ]
      },
      "CORTEXM3_AXI_0_CM3_SYS_AXI3": {
        "interface_ports": [
          "CORTEXM3_AXI_0/CM3_SYS_AXI3",
          "axi_interconnect_L1/S00_AXI"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "led",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_interconnect_LowSpeed_M02_AXI": {
        "interface_ports": [
          "axi_timer_0/S_AXI",
          "axi_interconnect_LowSpeed/M02_AXI"
        ]
      },
      "axi_interconnect_LowSpeed_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_LowSpeed/M04_AXI",
          "cm3_irq/S_AXI"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "pcie_ref",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "axi_interconnect_LowSpeed_M03_AXI": {
        "interface_ports": [
          "acc_configurator_v1_0_0/s00_axi",
          "axi_interconnect_LowSpeed/M03_AXI"
        ]
      }
    },
    "nets": {
      "core_rst_inv_Res": {
        "ports": [
          "core_rst_inv/Res",
          "CORTEXM3_AXI_0/SYSRESETn",
          "CORTEXM3_AXI_0/DBGRESETn"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "core_rst_inv/Op1"
        ]
      },
      "CORTEXM3_AXI_0_SYSRESETREQ": {
        "ports": [
          "CORTEXM3_AXI_0/SYSRESETREQ",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in",
          "sys_mmcm/clk_in1"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn_in",
          "sys_mmcm/resetn"
        ]
      },
      "sys_mmcm_clk_out2": {
        "ports": [
          "sys_mmcm/clk_out2",
          "CORTEXM3_AXI_0/HCLK",
          "axi_interconnect_L1/ACLK",
          "axi_interconnect_L1/S00_ACLK",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "sys_mmcm_locked": {
        "ports": [
          "sys_mmcm/locked",
          "proc_sys_reset_0/dcm_locked",
          "mig_7series_0/sys_rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "no_nmi/dout",
          "CORTEXM3_AXI_0/NMI"
        ]
      },
      "cfg_itcm_const_dout": {
        "ports": [
          "cfg_itcm_const/dout",
          "CORTEXM3_AXI_0/CFGITCMEN"
        ]
      },
      "SWCLKTCK_0_1": {
        "ports": [
          "swclk",
          "CORTEXM3_AXI_0/SWCLKTCK"
        ]
      },
      "CORTEXM3_AXI_0_SWDOEN": {
        "ports": [
          "CORTEXM3_AXI_0/SWDOEN",
          "swdio_tri_buffer_0/swd_oe"
        ]
      },
      "CORTEXM3_AXI_0_SWDO": {
        "ports": [
          "CORTEXM3_AXI_0/SWDO",
          "swdio_tri_buffer_0/swd_o"
        ]
      },
      "swdio_tri_buffer_0_swd_i": {
        "ports": [
          "swdio_tri_buffer_0/swd_i",
          "CORTEXM3_AXI_0/SWDITMS"
        ]
      },
      "Net": {
        "ports": [
          "swdio",
          "swdio_tri_buffer_0/swd_io"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_IRQ/dout",
          "CORTEXM3_AXI_0/IRQ"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_interconnect_L1/ARESETN"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_L1/S00_ARESETN"
        ]
      },
      "sys_mmcm_clk_out1": {
        "ports": [
          "sys_mmcm/clk_out1",
          "mig_7series_0/sys_clk_i",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "acc/acc_clk",
          "acc_configurator_v1_0_0/s00_axi_aclk",
          "cm3_irq/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_L1/M00_ACLK",
          "axi_interconnect_L1/M01_ACLK",
          "axi_interconnect_ddr/ACLK",
          "axi_interconnect_ddr/S00_ACLK",
          "axi_interconnect_ddr/M00_ACLK",
          "axi_interconnect_ddr/S01_ACLK",
          "axi_interconnect_ddr/S02_ACLK",
          "axi_timer_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "rst_mig_200M/slowest_sync_clk",
          "axi_interconnect_LowSpeed/ACLK",
          "axi_interconnect_LowSpeed/S00_ACLK",
          "axi_interconnect_LowSpeed/M00_ACLK",
          "axi_interconnect_LowSpeed/M01_ACLK",
          "axi_interconnect_LowSpeed/M02_ACLK",
          "axi_interconnect_LowSpeed/M03_ACLK",
          "axi_interconnect_LowSpeed/M04_ACLK"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "proc_sys_reset_0/ext_reset_in",
          "rst_mig_200M/ext_reset_in"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_200M/dcm_locked"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "rst_mig_200M/peripheral_aresetn",
          "acc_configurator_v1_0_0/s00_axi_aresetn",
          "cm3_irq/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_L1/M00_ARESETN",
          "axi_interconnect_L1/M01_ARESETN",
          "axi_interconnect_ddr/S00_ARESETN",
          "axi_interconnect_ddr/M00_ARESETN",
          "axi_interconnect_ddr/S01_ARESETN",
          "axi_interconnect_ddr/S02_ARESETN",
          "axi_timer_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "util_vector_logic_0/Op1",
          "axi_interconnect_LowSpeed/S00_ARESETN",
          "axi_interconnect_LowSpeed/M00_ARESETN",
          "axi_interconnect_LowSpeed/M01_ARESETN",
          "axi_interconnect_LowSpeed/M02_ARESETN",
          "axi_interconnect_LowSpeed/M03_ARESETN",
          "axi_interconnect_LowSpeed/M04_ARESETN",
          "mig_7series_0/aresetn"
        ]
      },
      "ARESETN_2": {
        "ports": [
          "rst_mig_200M/interconnect_aresetn",
          "axi_interconnect_ddr/ARESETN",
          "axi_interconnect_LowSpeed/ARESETN"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "acc/rstn"
        ]
      },
      "acc_finsh_fbp": {
        "ports": [
          "acc/finsh_fbp",
          "acc_configurator_v1_0_0/finsh_fbp"
        ]
      },
      "acc_configurator_v1_0_0_start_fbp": {
        "ports": [
          "acc_configurator_v1_0_0/start_fbp",
          "acc/start_fbp"
        ]
      },
      "img_base_addr_valid_1": {
        "ports": [
          "acc_configurator_v1_0_0/img_base_addr_valid",
          "acc/img_base_addr_valid"
        ]
      },
      "img_base_addr_1": {
        "ports": [
          "acc_configurator_v1_0_0/img_base_addr",
          "acc/img_base_addr"
        ]
      },
      "angle_base_addr_1": {
        "ports": [
          "acc_configurator_v1_0_0/angle_data_base_addr",
          "acc/angle_base_addr"
        ]
      },
      "angle_base_addr_valid_1": {
        "ports": [
          "acc_configurator_v1_0_0/angle_data_base_addr_valid",
          "acc/angle_base_addr_valid"
        ]
      },
      "acc_configurator_v1_0_0_soft_rstn": {
        "ports": [
          "acc_configurator_v1_0_0/soft_rstn",
          "util_vector_logic_0/Op2"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_interconnect_ddr/S03_ACLK",
          "pcie_irq/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_interconnect_ddr/S03_ARESETN",
          "pcie_irq/s_axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "lnk_up_led"
        ]
      },
      "pcie_irq_gpio_io_o": {
        "ports": [
          "pcie_irq/gpio_io_o",
          "xlconcat_IRQ/In3"
        ]
      },
      "pcie_irq_gpio2_io_o": {
        "ports": [
          "pcie_irq/gpio2_io_o",
          "xlconcat_IRQ/In4"
        ]
      },
      "cm3_irq_gpio_io_o": {
        "ports": [
          "cm3_irq/gpio_io_o",
          "xdma_0/usr_irq_req"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_IRQ/In0"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "xlconcat_IRQ/In1"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "xlconcat_IRQ/In2"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_rst_n",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      }
    },
    "addressing": {
      "/acc/read_data_unit_0": {
        "address_spaces": {
          "m00_axi_mem": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/acc/backproject_0": {
        "address_spaces": {
          "m00_axi_mem": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/CORTEXM3_AXI_0": {
        "address_spaces": {
          "CM3_SYS_AXI3": {
            "segments": {
              "SEG_acc_configurator_v1_0_0_reg0": {
                "address_block": "/acc_configurator_v1_0_0/s00_axi/reg0",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_cm3_irq_Reg": {
                "address_block": "/cm3_irq/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000080000000",
                "range": "1G"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_pcie_irq_Reg": {
                "address_block": "/pcie_irq/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}