

================================================================
== Synthesis Summary Report of 'gemm'
================================================================
+ General Information: 
    * Date:           Mon Dec  2 12:52:45 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+
    |             Modules            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |            |             |     |
    |             & Loops            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+
    |+ gemm                          |     -|  0.28|    16670|  1.667e+05|         -|    16671|     -|        no|  144 (7%)|  512 (20%)|  42623 (7%)|  37019 (13%)|    -|
    | + gemm_Pipeline_lprd_1_lprd_2  |     -|  3.69|     4098|  4.098e+04|         -|     4098|     -|        no|         -|          -|    68 (~0%)|    191 (~0%)|    -|
    |  o lprd_1_lprd_2               |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|          -|           -|            -|    -|
    | + gemm_Pipeline_lp1_lp2        |     -|  0.28|     4361|  4.361e+04|         -|     4361|     -|        no|         -|  507 (20%)|  41820 (7%)|  31010 (11%)|    -|
    |  o lp1_lp2                     |     -|  7.30|     4359|  4.359e+04|       265|        1|  4096|       yes|         -|          -|           -|            -|    -|
    | + gemm_Pipeline_lp4_lp5        |     -|  0.28|     4106|  4.106e+04|         -|     4106|     -|        no|         -|          -|   326 (~0%)|    255 (~0%)|    -|
    |  o lp4_lp5                     |     -|  7.30|     4104|  4.104e+04|        10|        1|  4096|       yes|         -|          -|           -|            -|    -|
    | + gemm_Pipeline_lpwr_1_lpwr_2  |     -|  3.69|     4098|  4.098e+04|         -|     4098|     -|        no|         -|          -|    42 (~0%)|    191 (~0%)|    -|
    |  o lpwr_1_lpwr_2               |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|         -|          -|           -|            -|    -|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+-----------+----------+
| Port           | Direction | Bitwidth |
+----------------+-----------+----------+
| A_address0     | out       | 12       |
| A_q0           | in        | 32       |
| B_address0     | out       | 12       |
| B_q0           | in        | 32       |
| C_address0     | out       | 12       |
| C_q0           | in        | 32       |
| D_out_address0 | out       | 12       |
| D_out_d0       | out       | 32       |
+----------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
| beta  | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| C        | in        | float*   |
| D_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| alpha    | alpha          | port    |          |
| beta     | beta           | port    |          |
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| B        | B_address0     | port    | offset   |
| B        | B_ce0          | port    |          |
| B        | B_q0           | port    |          |
| C        | C_address0     | port    | offset   |
| C        | C_ce0          | port    |          |
| C        | C_q0           | port    |          |
| D_out    | D_out_address0 | port    | offset   |
| D_out    | D_out_ce0      | port    |          |
| D_out    | D_out_we0      | port    |          |
| D_out    | D_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+------------+------+---------+---------+
| + gemm                                 | 512 |        |            |      |         |         |
|  + gemm_Pipeline_lprd_1_lprd_2         | 0   |        |            |      |         |         |
|    add_ln12_1_fu_2197_p2               |     |        | add_ln12_1 | add  | fabric  | 0       |
|    add_ln12_fu_2209_p2                 |     |        | add_ln12   | add  | fabric  | 0       |
|    add_ln14_fu_2253_p2                 |     |        | add_ln14   | add  | fabric  | 0       |
|    add_ln13_fu_2272_p2                 |     |        | add_ln13   | add  | fabric  | 0       |
|  + gemm_Pipeline_lp1_lp2               | 507 |        |            |      |         |         |
|    add_ln21_1_fu_2789_p2               |     |        | add_ln21_1 | add  | fabric  | 0       |
|    add_ln21_fu_2801_p2                 |     |        | add_ln21   | add  | fabric  | 0       |
|    empty_fu_2873_p2                    |     |        | empty      | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U199  | 3   |        | mul1       | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U200  | 3   |        | mul_1      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U201  | 3   |        | mul50_1    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U135 | 2   |        | add_1      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U202  | 3   |        | mul_2      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U203  | 3   |        | mul50_2    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U136 | 2   |        | add_2      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U204  | 3   |        | mul_3      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U205  | 3   |        | mul50_3    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U137 | 2   |        | add_3      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U206  | 3   |        | mul_4      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U207  | 3   |        | mul50_4    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U138 | 2   |        | add_4      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U208  | 3   |        | mul_5      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U209  | 3   |        | mul50_5    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U139 | 2   |        | add_5      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U210  | 3   |        | mul_6      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U211  | 3   |        | mul50_6    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U140 | 2   |        | add_6      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U212  | 3   |        | mul_7      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U213  | 3   |        | mul50_7    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U141 | 2   |        | add_7      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U214  | 3   |        | mul_8      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U215  | 3   |        | mul50_8    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U142 | 2   |        | add_8      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U216  | 3   |        | mul_9      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U217  | 3   |        | mul50_9    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U143 | 2   |        | add_9      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U218  | 3   |        | mul_s      | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U219  | 3   |        | mul50_s    | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U144 | 2   |        | add_s      | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U220  | 3   |        | mul_10     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U221  | 3   |        | mul50_10   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U145 | 2   |        | add_10     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U222  | 3   |        | mul_11     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U223  | 3   |        | mul50_11   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U146 | 2   |        | add_11     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U224  | 3   |        | mul_12     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U225  | 3   |        | mul50_12   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U147 | 2   |        | add_12     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U226  | 3   |        | mul_13     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U227  | 3   |        | mul50_13   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U148 | 2   |        | add_13     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U228  | 3   |        | mul_14     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U229  | 3   |        | mul50_14   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U149 | 2   |        | add_14     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U230  | 3   |        | mul_15     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U231  | 3   |        | mul50_15   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U150 | 2   |        | add_15     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U232  | 3   |        | mul_16     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U233  | 3   |        | mul50_16   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U151 | 2   |        | add_16     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U234  | 3   |        | mul_17     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U235  | 3   |        | mul50_17   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U152 | 2   |        | add_17     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U236  | 3   |        | mul_18     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U237  | 3   |        | mul50_18   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U153 | 2   |        | add_18     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U238  | 3   |        | mul_19     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U239  | 3   |        | mul50_19   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U154 | 2   |        | add_19     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U240  | 3   |        | mul_20     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U241  | 3   |        | mul50_20   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U155 | 2   |        | add_20     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U242  | 3   |        | mul_21     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U243  | 3   |        | mul50_21   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U156 | 2   |        | add_21     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U244  | 3   |        | mul_22     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U245  | 3   |        | mul50_22   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U157 | 2   |        | add_22     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U246  | 3   |        | mul_23     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U247  | 3   |        | mul50_23   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U158 | 2   |        | add_23     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U248  | 3   |        | mul_24     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U249  | 3   |        | mul50_24   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U159 | 2   |        | add_24     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U250  | 3   |        | mul_25     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U251  | 3   |        | mul50_25   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U160 | 2   |        | add_25     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U252  | 3   |        | mul_26     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U253  | 3   |        | mul50_26   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U161 | 2   |        | add_26     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U254  | 3   |        | mul_27     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U255  | 3   |        | mul50_27   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U162 | 2   |        | add_27     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U256  | 3   |        | mul_28     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U257  | 3   |        | mul50_28   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U163 | 2   |        | add_28     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U258  | 3   |        | mul_29     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U259  | 3   |        | mul50_29   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U164 | 2   |        | add_29     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U260  | 3   |        | mul_30     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U261  | 3   |        | mul50_30   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U165 | 2   |        | add_30     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U262  | 3   |        | mul_31     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U263  | 3   |        | mul50_31   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U166 | 2   |        | add_31     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U264  | 3   |        | mul_32     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U265  | 3   |        | mul50_32   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U167 | 2   |        | add_32     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U266  | 3   |        | mul_33     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U267  | 3   |        | mul50_33   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U168 | 2   |        | add_33     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U268  | 3   |        | mul_34     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U269  | 3   |        | mul50_34   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U169 | 2   |        | add_34     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U270  | 3   |        | mul_35     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U271  | 3   |        | mul50_35   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U170 | 2   |        | add_35     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U272  | 3   |        | mul_36     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U273  | 3   |        | mul50_36   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U171 | 2   |        | add_36     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U274  | 3   |        | mul_37     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U275  | 3   |        | mul50_37   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U172 | 2   |        | add_37     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U276  | 3   |        | mul_38     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U277  | 3   |        | mul50_38   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U173 | 2   |        | add_38     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U278  | 3   |        | mul_39     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U279  | 3   |        | mul50_39   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U174 | 2   |        | add_39     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U280  | 3   |        | mul_40     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U281  | 3   |        | mul50_40   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U175 | 2   |        | add_40     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U282  | 3   |        | mul_41     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U283  | 3   |        | mul50_41   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U176 | 2   |        | add_41     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U284  | 3   |        | mul_42     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U285  | 3   |        | mul50_42   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U177 | 2   |        | add_42     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U286  | 3   |        | mul_43     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U287  | 3   |        | mul50_43   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U178 | 2   |        | add_43     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U288  | 3   |        | mul_44     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U289  | 3   |        | mul50_44   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U179 | 2   |        | add_44     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U290  | 3   |        | mul_45     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U291  | 3   |        | mul50_45   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U180 | 2   |        | add_45     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U292  | 3   |        | mul_46     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U293  | 3   |        | mul50_46   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U181 | 2   |        | add_46     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U294  | 3   |        | mul_47     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U295  | 3   |        | mul50_47   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U182 | 2   |        | add_47     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U296  | 3   |        | mul_48     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U297  | 3   |        | mul50_48   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U183 | 2   |        | add_48     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U298  | 3   |        | mul_49     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U299  | 3   |        | mul50_49   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U184 | 2   |        | add_49     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U300  | 3   |        | mul_50     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U301  | 3   |        | mul50_50   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U185 | 2   |        | add_50     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U302  | 3   |        | mul_51     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U303  | 3   |        | mul50_51   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U186 | 2   |        | add_51     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U304  | 3   |        | mul_52     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U305  | 3   |        | mul50_52   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U187 | 2   |        | add_52     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U306  | 3   |        | mul_53     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U307  | 3   |        | mul50_53   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U188 | 2   |        | add_53     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U308  | 3   |        | mul_54     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U309  | 3   |        | mul50_54   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U189 | 2   |        | add_54     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U310  | 3   |        | mul_55     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U311  | 3   |        | mul50_55   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U190 | 2   |        | add_55     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U312  | 3   |        | mul_56     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U313  | 3   |        | mul50_56   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U191 | 2   |        | add_56     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U314  | 3   |        | mul_57     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U315  | 3   |        | mul50_57   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U192 | 2   |        | add_57     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U316  | 3   |        | mul_58     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U317  | 3   |        | mul50_58   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U193 | 2   |        | add_58     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U318  | 3   |        | mul_59     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U319  | 3   |        | mul50_59   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U194 | 2   |        | add_59     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U320  | 3   |        | mul_60     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U321  | 3   |        | mul50_60   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U195 | 2   |        | add_60     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U322  | 3   |        | mul_61     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U323  | 3   |        | mul50_61   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U196 | 2   |        | add_61     | fadd | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U324  | 3   |        | mul_62     | fmul | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U325  | 3   |        | mul50_62   | fmul | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U197 | 2   |        | add_62     | fadd | fulldsp | 3       |
|    add_ln22_fu_2838_p2                 |     |        | add_ln22   | add  | fabric  | 0       |
|  + gemm_Pipeline_lp4_lp5               | 0   |        |            |      |         |         |
|    add_ln29_1_fu_124_p2                |     |        | add_ln29_1 | add  | fabric  | 0       |
|    add_ln29_fu_136_p2                  |     |        | add_ln29   | add  | fabric  | 0       |
|    add_ln31_fu_180_p2                  |     |        | add_ln31   | add  | fabric  | 0       |
|    add_ln30_fu_191_p2                  |     |        | add_ln30   | add  | fabric  | 0       |
|  + gemm_Pipeline_lpwr_1_lpwr_2         | 0   |        |            |      |         |         |
|    add_ln35_1_fu_106_p2                |     |        | add_ln35_1 | add  | fabric  | 0       |
|    add_ln35_fu_118_p2                  |     |        | add_ln35   | add  | fabric  | 0       |
|    add_ln37_fu_162_p2                  |     |        | add_ln37   | add  | fabric  | 0       |
|    add_ln36_fu_173_p2                  |     |        | add_ln36   | add  | fabric  | 0       |
+----------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------------+---------------+------+------+------+--------+-----------+------+---------+------------------+
| Name                                  | Usage         | Type | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                                       |               |      |      |      |        |           |      |         | Banks            |
+---------------------------------------+---------------+------+------+------+--------+-----------+------+---------+------------------+
| + gemm                                |               |      | 144  | 0    |        |           |      |         |                  |
|   buff_A_U                            | ram_1p array  |      | 2    |      |        | buff_A    | auto | 1       | 32, 64, 1        |
|   buff_A_1_U                          | ram_1p array  |      | 2    |      |        | buff_A_1  | auto | 1       | 32, 64, 1        |
|   buff_A_2_U                          | ram_1p array  |      | 2    |      |        | buff_A_2  | auto | 1       | 32, 64, 1        |
|   buff_A_3_U                          | ram_1p array  |      | 2    |      |        | buff_A_3  | auto | 1       | 32, 64, 1        |
|   buff_A_4_U                          | ram_1p array  |      | 2    |      |        | buff_A_4  | auto | 1       | 32, 64, 1        |
|   buff_A_5_U                          | ram_1p array  |      | 2    |      |        | buff_A_5  | auto | 1       | 32, 64, 1        |
|   buff_A_6_U                          | ram_1p array  |      | 2    |      |        | buff_A_6  | auto | 1       | 32, 64, 1        |
|   buff_A_7_U                          | ram_1p array  |      | 2    |      |        | buff_A_7  | auto | 1       | 32, 64, 1        |
|   buff_A_8_U                          | ram_1p array  |      | 2    |      |        | buff_A_8  | auto | 1       | 32, 64, 1        |
|   buff_A_9_U                          | ram_1p array  |      | 2    |      |        | buff_A_9  | auto | 1       | 32, 64, 1        |
|   buff_A_10_U                         | ram_1p array  |      | 2    |      |        | buff_A_10 | auto | 1       | 32, 64, 1        |
|   buff_A_11_U                         | ram_1p array  |      | 2    |      |        | buff_A_11 | auto | 1       | 32, 64, 1        |
|   buff_A_12_U                         | ram_1p array  |      | 2    |      |        | buff_A_12 | auto | 1       | 32, 64, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U466  | ram_1p array  |      | 2    |      |        | buff_A_13 | auto | 1       | 32, 64, 1        |
|   buff_A_14_U                         | ram_1p array  |      | 2    |      |        | buff_A_14 | auto | 1       | 32, 64, 1        |
|   fadd_32ns_32ns_32_4_full_dsp_1_U465 | ram_1p array  |      | 2    |      |        | buff_A_15 | auto | 1       | 32, 64, 1        |
|   buff_A_16_U                         | ram_1p array  |      | 2    |      |        | buff_A_16 | auto | 1       | 32, 64, 1        |
|   buff_A_17_U                         | ram_1p array  |      | 2    |      |        | buff_A_17 | auto | 1       | 32, 64, 1        |
|   buff_A_18_U                         | ram_1p array  |      | 2    |      |        | buff_A_18 | auto | 1       | 32, 64, 1        |
|   buff_A_19_U                         | ram_1p array  |      | 2    |      |        | buff_A_19 | auto | 1       | 32, 64, 1        |
|   buff_A_20_U                         | ram_1p array  |      | 2    |      |        | buff_A_20 | auto | 1       | 32, 64, 1        |
|   buff_A_21_U                         | ram_1p array  |      | 2    |      |        | buff_A_21 | auto | 1       | 32, 64, 1        |
|   buff_A_22_U                         | ram_1p array  |      | 2    |      |        | buff_A_22 | auto | 1       | 32, 64, 1        |
|   buff_A_23_U                         | ram_1p array  |      | 2    |      |        | buff_A_23 | auto | 1       | 32, 64, 1        |
|   buff_A_24_U                         | ram_1p array  |      | 2    |      |        | buff_A_24 | auto | 1       | 32, 64, 1        |
|   buff_A_25_U                         | ram_1p array  |      | 2    |      |        | buff_A_25 | auto | 1       | 32, 64, 1        |
|   buff_A_26_U                         | ram_1p array  |      | 2    |      |        | buff_A_26 | auto | 1       | 32, 64, 1        |
|   buff_A_27_U                         | ram_1p array  |      | 2    |      |        | buff_A_27 | auto | 1       | 32, 64, 1        |
|   buff_A_28_U                         | ram_1p array  |      | 2    |      |        | buff_A_28 | auto | 1       | 32, 64, 1        |
|   buff_A_29_U                         | ram_1p array  |      | 2    |      |        | buff_A_29 | auto | 1       | 32, 64, 1        |
|   buff_A_30_U                         | ram_1p array  |      | 2    |      |        | buff_A_30 | auto | 1       | 32, 64, 1        |
|   buff_A_31_U                         | ram_1p array  |      | 2    |      |        | buff_A_31 | auto | 1       | 32, 64, 1        |
|   buff_A_32_U                         | ram_1p array  |      | 2    |      |        | buff_A_32 | auto | 1       | 32, 64, 1        |
|   buff_A_33_U                         | ram_1p array  |      | 2    |      |        | buff_A_33 | auto | 1       | 32, 64, 1        |
|   buff_A_34_U                         | ram_1p array  |      | 2    |      |        | buff_A_34 | auto | 1       | 32, 64, 1        |
|   buff_A_35_U                         | ram_1p array  |      | 2    |      |        | buff_A_35 | auto | 1       | 32, 64, 1        |
|   buff_A_36_U                         | ram_1p array  |      | 2    |      |        | buff_A_36 | auto | 1       | 32, 64, 1        |
|   buff_A_37_U                         | ram_1p array  |      | 2    |      |        | buff_A_37 | auto | 1       | 32, 64, 1        |
|   buff_A_38_U                         | ram_1p array  |      | 2    |      |        | buff_A_38 | auto | 1       | 32, 64, 1        |
|   buff_A_39_U                         | ram_1p array  |      | 2    |      |        | buff_A_39 | auto | 1       | 32, 64, 1        |
|   buff_A_40_U                         | ram_1p array  |      | 2    |      |        | buff_A_40 | auto | 1       | 32, 64, 1        |
|   buff_A_41_U                         | ram_1p array  |      | 2    |      |        | buff_A_41 | auto | 1       | 32, 64, 1        |
|   buff_A_42_U                         | ram_1p array  |      | 2    |      |        | buff_A_42 | auto | 1       | 32, 64, 1        |
|   buff_A_43_U                         | ram_1p array  |      | 2    |      |        | buff_A_43 | auto | 1       | 32, 64, 1        |
|   buff_A_44_U                         | ram_1p array  |      | 2    |      |        | buff_A_44 | auto | 1       | 32, 64, 1        |
|   buff_A_45_U                         | ram_1p array  |      | 2    |      |        | buff_A_45 | auto | 1       | 32, 64, 1        |
|   buff_A_46_U                         | ram_1p array  |      | 2    |      |        | buff_A_46 | auto | 1       | 32, 64, 1        |
|   buff_A_47_U                         | ram_1p array  |      | 2    |      |        | buff_A_47 | auto | 1       | 32, 64, 1        |
|   buff_A_48_U                         | ram_1p array  |      | 2    |      |        | buff_A_48 | auto | 1       | 32, 64, 1        |
|   buff_A_49_U                         | ram_1p array  |      | 2    |      |        | buff_A_49 | auto | 1       | 32, 64, 1        |
|   buff_A_50_U                         | ram_1p array  |      | 2    |      |        | buff_A_50 | auto | 1       | 32, 64, 1        |
|   buff_A_51_U                         | ram_1p array  |      | 2    |      |        | buff_A_51 | auto | 1       | 32, 64, 1        |
|   buff_A_52_U                         | ram_1p array  |      | 2    |      |        | buff_A_52 | auto | 1       | 32, 64, 1        |
|   buff_A_53_U                         | ram_1p array  |      | 2    |      |        | buff_A_53 | auto | 1       | 32, 64, 1        |
|   buff_A_54_U                         | ram_1p array  |      | 2    |      |        | buff_A_54 | auto | 1       | 32, 64, 1        |
|   buff_A_55_U                         | ram_1p array  |      | 2    |      |        | buff_A_55 | auto | 1       | 32, 64, 1        |
|   buff_A_56_U                         | ram_1p array  |      | 2    |      |        | buff_A_56 | auto | 1       | 32, 64, 1        |
|   buff_A_57_U                         | ram_1p array  |      | 2    |      |        | buff_A_57 | auto | 1       | 32, 64, 1        |
|   buff_A_58_U                         | ram_1p array  |      | 2    |      |        | buff_A_58 | auto | 1       | 32, 64, 1        |
|   buff_A_59_U                         | ram_1p array  |      | 2    |      |        | buff_A_59 | auto | 1       | 32, 64, 1        |
|   buff_A_60_U                         | ram_1p array  |      | 2    |      |        | buff_A_60 | auto | 1       | 32, 64, 1        |
|   buff_A_61_U                         | ram_1p array  |      | 2    |      |        | buff_A_61 | auto | 1       | 32, 64, 1        |
|   buff_A_62_U                         | ram_1p array  |      | 2    |      |        | buff_A_62 | auto | 1       | 32, 64, 1        |
|   buff_A_63_U                         | ram_1p array  |      | 2    |      |        | buff_A_63 | auto | 1       | 32, 64, 1        |
|   buff_B_U                            | ram_1p array  |      | 2    |      |        | buff_B    | auto | 1       | 32, 64, 1        |
|   buff_B_1_U                          | ram_1p array  |      | 2    |      |        | buff_B_1  | auto | 1       | 32, 64, 1        |
|   buff_B_2_U                          | ram_1p array  |      | 2    |      |        | buff_B_2  | auto | 1       | 32, 64, 1        |
|   buff_B_3_U                          | ram_1p array  |      | 2    |      |        | buff_B_3  | auto | 1       | 32, 64, 1        |
|   buff_B_4_U                          | ram_1p array  |      | 2    |      |        | buff_B_4  | auto | 1       | 32, 64, 1        |
|   buff_B_5_U                          | ram_1p array  |      | 2    |      |        | buff_B_5  | auto | 1       | 32, 64, 1        |
|   buff_B_6_U                          | ram_1p array  |      | 2    |      |        | buff_B_6  | auto | 1       | 32, 64, 1        |
|   buff_B_7_U                          | ram_1p array  |      | 2    |      |        | buff_B_7  | auto | 1       | 32, 64, 1        |
|   buff_B_8_U                          | ram_1p array  |      | 2    |      |        | buff_B_8  | auto | 1       | 32, 64, 1        |
|   buff_B_9_U                          | ram_1p array  |      | 2    |      |        | buff_B_9  | auto | 1       | 32, 64, 1        |
|   buff_B_10_U                         | ram_1p array  |      | 2    |      |        | buff_B_10 | auto | 1       | 32, 64, 1        |
|   buff_B_11_U                         | ram_1p array  |      | 2    |      |        | buff_B_11 | auto | 1       | 32, 64, 1        |
|   buff_B_12_U                         | ram_1p array  |      | 2    |      |        | buff_B_12 | auto | 1       | 32, 64, 1        |
|   buff_B_13_U                         | ram_1p array  |      | 2    |      |        | buff_B_13 | auto | 1       | 32, 64, 1        |
|   buff_B_14_U                         | ram_1p array  |      | 2    |      |        | buff_B_14 | auto | 1       | 32, 64, 1        |
|   buff_B_15_U                         | ram_1p array  |      | 2    |      |        | buff_B_15 | auto | 1       | 32, 64, 1        |
|   buff_B_16_U                         | ram_1p array  |      | 2    |      |        | buff_B_16 | auto | 1       | 32, 64, 1        |
|   buff_B_17_U                         | ram_1p array  |      | 2    |      |        | buff_B_17 | auto | 1       | 32, 64, 1        |
|   buff_B_18_U                         | ram_1p array  |      | 2    |      |        | buff_B_18 | auto | 1       | 32, 64, 1        |
|   buff_B_19_U                         | ram_1p array  |      | 2    |      |        | buff_B_19 | auto | 1       | 32, 64, 1        |
|   buff_B_20_U                         | ram_1p array  |      | 2    |      |        | buff_B_20 | auto | 1       | 32, 64, 1        |
|   buff_B_21_U                         | ram_1p array  |      | 2    |      |        | buff_B_21 | auto | 1       | 32, 64, 1        |
|   buff_B_22_U                         | ram_1p array  |      | 2    |      |        | buff_B_22 | auto | 1       | 32, 64, 1        |
|   buff_B_23_U                         | ram_1p array  |      | 2    |      |        | buff_B_23 | auto | 1       | 32, 64, 1        |
|   buff_B_24_U                         | ram_1p array  |      | 2    |      |        | buff_B_24 | auto | 1       | 32, 64, 1        |
|   buff_B_25_U                         | ram_1p array  |      | 2    |      |        | buff_B_25 | auto | 1       | 32, 64, 1        |
|   buff_B_26_U                         | ram_1p array  |      | 2    |      |        | buff_B_26 | auto | 1       | 32, 64, 1        |
|   buff_B_27_U                         | ram_1p array  |      | 2    |      |        | buff_B_27 | auto | 1       | 32, 64, 1        |
|   buff_B_28_U                         | ram_1p array  |      | 2    |      |        | buff_B_28 | auto | 1       | 32, 64, 1        |
|   buff_B_29_U                         | ram_1p array  |      | 2    |      |        | buff_B_29 | auto | 1       | 32, 64, 1        |
|   buff_B_30_U                         | ram_1p array  |      | 2    |      |        | buff_B_30 | auto | 1       | 32, 64, 1        |
|   buff_B_31_U                         | ram_1p array  |      | 2    |      |        | buff_B_31 | auto | 1       | 32, 64, 1        |
|   buff_B_32_U                         | ram_1p array  |      | 2    |      |        | buff_B_32 | auto | 1       | 32, 64, 1        |
|   buff_B_33_U                         | ram_1p array  |      | 2    |      |        | buff_B_33 | auto | 1       | 32, 64, 1        |
|   buff_B_34_U                         | ram_1p array  |      | 2    |      |        | buff_B_34 | auto | 1       | 32, 64, 1        |
|   buff_B_35_U                         | ram_1p array  |      | 2    |      |        | buff_B_35 | auto | 1       | 32, 64, 1        |
|   buff_B_36_U                         | ram_1p array  |      | 2    |      |        | buff_B_36 | auto | 1       | 32, 64, 1        |
|   buff_B_37_U                         | ram_1p array  |      | 2    |      |        | buff_B_37 | auto | 1       | 32, 64, 1        |
|   buff_B_38_U                         | ram_1p array  |      | 2    |      |        | buff_B_38 | auto | 1       | 32, 64, 1        |
|   buff_B_39_U                         | ram_1p array  |      | 2    |      |        | buff_B_39 | auto | 1       | 32, 64, 1        |
|   buff_B_40_U                         | ram_1p array  |      | 2    |      |        | buff_B_40 | auto | 1       | 32, 64, 1        |
|   buff_B_41_U                         | ram_1p array  |      | 2    |      |        | buff_B_41 | auto | 1       | 32, 64, 1        |
|   buff_B_42_U                         | ram_1p array  |      | 2    |      |        | buff_B_42 | auto | 1       | 32, 64, 1        |
|   buff_B_43_U                         | ram_1p array  |      | 2    |      |        | buff_B_43 | auto | 1       | 32, 64, 1        |
|   buff_B_44_U                         | ram_1p array  |      | 2    |      |        | buff_B_44 | auto | 1       | 32, 64, 1        |
|   buff_B_45_U                         | ram_1p array  |      | 2    |      |        | buff_B_45 | auto | 1       | 32, 64, 1        |
|   buff_B_46_U                         | ram_1p array  |      | 2    |      |        | buff_B_46 | auto | 1       | 32, 64, 1        |
|   buff_B_47_U                         | ram_1p array  |      | 2    |      |        | buff_B_47 | auto | 1       | 32, 64, 1        |
|   buff_B_48_U                         | ram_1p array  |      | 2    |      |        | buff_B_48 | auto | 1       | 32, 64, 1        |
|   buff_B_49_U                         | ram_1p array  |      | 2    |      |        | buff_B_49 | auto | 1       | 32, 64, 1        |
|   buff_B_50_U                         | ram_1p array  |      | 2    |      |        | buff_B_50 | auto | 1       | 32, 64, 1        |
|   buff_B_51_U                         | ram_1p array  |      | 2    |      |        | buff_B_51 | auto | 1       | 32, 64, 1        |
|   buff_B_52_U                         | ram_1p array  |      | 2    |      |        | buff_B_52 | auto | 1       | 32, 64, 1        |
|   buff_B_53_U                         | ram_1p array  |      | 2    |      |        | buff_B_53 | auto | 1       | 32, 64, 1        |
|   buff_B_54_U                         | ram_1p array  |      | 2    |      |        | buff_B_54 | auto | 1       | 32, 64, 1        |
|   buff_B_55_U                         | ram_1p array  |      | 2    |      |        | buff_B_55 | auto | 1       | 32, 64, 1        |
|   buff_B_56_U                         | ram_1p array  |      | 2    |      |        | buff_B_56 | auto | 1       | 32, 64, 1        |
|   buff_B_57_U                         | ram_1p array  |      | 2    |      |        | buff_B_57 | auto | 1       | 32, 64, 1        |
|   buff_B_58_U                         | ram_1p array  |      | 2    |      |        | buff_B_58 | auto | 1       | 32, 64, 1        |
|   buff_B_59_U                         | ram_1p array  |      | 2    |      |        | buff_B_59 | auto | 1       | 32, 64, 1        |
|   buff_B_60_U                         | ram_1p array  |      | 2    |      |        | buff_B_60 | auto | 1       | 32, 64, 1        |
|   buff_B_61_U                         | ram_1p array  |      | 2    |      |        | buff_B_61 | auto | 1       | 32, 64, 1        |
|   buff_B_62_U                         | ram_1p array  |      | 2    |      |        | buff_B_62 | auto | 1       | 32, 64, 1        |
|   buff_B_63_U                         | ram_1p array  |      | 2    |      |        | buff_B_63 | auto | 1       | 32, 64, 1        |
|   buff_C_U                            | ram_s2p array |      | 8    |      |        | buff_C    | auto | 1       | 32, 4096, 1      |
|   tmp1_U                              | ram_s2p array |      | 8    |      |        | tmp1      | auto | 1       | 32, 4096, 1      |
+---------------------------------------+---------------+------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

