# üîê SecureSilicon ‚Äî AES-UART Secure Communication System

## Overview
SecureSilicon is an FPGA-based **AES-128 Hardware Encryption System** that uses **UART communication** to securely transfer encrypted data in real time.  
This system runs on the **Xilinx Basys-3 FPGA**, written entirely in synthesizable Verilog, and built for a National-Level Hardware Hackathon.

The project encrypts incoming UART plaintext using a hardware AES core and sends the encrypted ciphertext back over UART.

---

## üìÅ Project Structure (Actual Vivado Layout)

Your current project structure:

project_1/
‚îÇ
‚îú‚îÄ‚îÄ project_1.srcs/ ‚Üí Vivado auto-generated sources
‚îÇ
‚îú‚îÄ‚îÄ constrs_1/
‚îÇ ‚îî‚îÄ‚îÄ new/
‚îÇ ‚îî‚îÄ‚îÄ asa.xdc ‚Üí Basys-3 constraint file
‚îÇ
‚îú‚îÄ‚îÄ sources_1/
‚îÇ ‚îî‚îÄ‚îÄ new/
‚îÇ ‚îî‚îÄ‚îÄ top.v ‚Üí Your top-level Verilog module
‚îÇ
‚îî‚îÄ‚îÄ .gitignore ‚Üí Ignoring Vivado build files

yaml
Copy code

This is the standard **Vivado directory structure** and is perfectly valid.

---

## üöÄ Features

### üî∏ AES-128 Encryption Engine
- Fully synthesizable hardware AES core  
- Implements 10 AES rounds  
- Real-time encryption of UART data  

### üî∏ UART RX & TX Interface
- Receives plaintext bytes  
- Transmits ciphertext bytes  
- Baud rate: **115200**  
- Works with PuTTY / TeraTerm / VS Code Serial Monitor  

### üî∏ Basys-3 FPGA Integration
- 100 MHz main clock  
- USB-UART over the on-board FTDI chip  
- Constraint file (`asa.xdc`) included  

---

## üîß Requirements

- **Vivado 2020.2+**
- **Basys-3 FPGA Board**
- USB-UART Serial Terminal  
- UART settings: **115200**, **8-N-1**

---

## üõ† How to Build & Run

### 1Ô∏è‚É£ Open the Vivado project
File ‚Üí Open Project ‚Üí select project_1.xpr

shell
Copy code

### 2Ô∏è‚É£ Synthesize & Generate Bitstream
Flow ‚Üí Generate Bitstream

shell
Copy code

### 3Ô∏è‚É£ Program Basys-3 FPGA
Hardware Manager ‚Üí Program Device

yaml
Copy code

### 4Ô∏è‚É£ Open UART Terminal
Configure your serial monitor:
- Baud: **115200**
- Data bits: **8**
- Parity: **None**
- Stop bits: **1**

### 5Ô∏è‚É£ Send Data
Type a character or string.  
The FPGA encrypts it using AES-128 and returns **ciphertext**.

---

## üì° System Data Flow

+------------+ +-------------+ +-------------+
| UART RX | ---> | AES-128 | ---> | UART TX |
| (Plaintext)| | Encryption | | (Ciphertext)|
+------------+ +-------------+ +-------------+

yaml
Copy code

---

## üèÜ Hackathon Focus

SecureSilicon demonstrates:
- Hardware-level cryptography  
- FPGA-based secure communication  
- Real-time AES encryption  
- Verilog RTL design  
- End-to-end embedded hardware system  
